{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650972735475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650972735476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 26 13:32:15 2022 " "Processing started: Tue Apr 26 13:32:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650972735476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650972735476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mid_project -c mid_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off mid_project -c mid_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650972735476 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650972736182 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650972736183 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "up_down_counter.v(6) " "Verilog HDL information at up_down_counter.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "../verilog/up_down_counter.v" "" { Text "D:/collage project/verilog/up_down_counter.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1650972746458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/collage project/verilog/up_down_counter.v 2 2 " "Found 2 design units, including 2 entities, in source file /collage project/verilog/up_down_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_down_counter " "Found entity 1: up_down_counter" {  } { { "../verilog/up_down_counter.v" "" { Text "D:/collage project/verilog/up_down_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650972746461 ""} { "Info" "ISGN_ENTITY_NAME" "2 test " "Found entity 2: test" {  } { { "../verilog/up_down_counter.v" "" { Text "D:/collage project/verilog/up_down_counter.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650972746461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650972746461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/collage project/verilog/t_count.v 2 2 " "Found 2 design units, including 2 entities, in source file /collage project/verilog/t_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_count " "Found entity 1: t_count" {  } { { "../verilog/t_count.v" "" { Text "D:/collage project/verilog/t_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650972746463 ""} { "Info" "ISGN_ENTITY_NAME" "2 t_count_dut " "Found entity 2: t_count_dut" {  } { { "../verilog/t_count.v" "" { Text "D:/collage project/verilog/t_count.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650972746463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650972746463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/collage project/verilog/sevensegments_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /collage project/verilog/sevensegments_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegments_decoder " "Found entity 1: sevenSegments_decoder" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650972746466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650972746466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/collage project/verilog/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /collage project/verilog/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650972746468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650972746468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/collage project/verilog/mid_project.v 2 2 " "Found 2 design units, including 2 entities, in source file /collage project/verilog/mid_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 mid_project " "Found entity 1: mid_project" {  } { { "../verilog/mid_project.v" "" { Text "D:/collage project/verilog/mid_project.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650972746471 ""} { "Info" "ISGN_ENTITY_NAME" "2 test11 " "Found entity 2: test11" {  } { { "../verilog/mid_project.v" "" { Text "D:/collage project/verilog/mid_project.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650972746471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650972746471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/collage project/verilog/flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file /collage project/verilog/flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop " "Found entity 1: flip_flop" {  } { { "../verilog/flip_flop.v" "" { Text "D:/collage project/verilog/flip_flop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650972746473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650972746473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/collage project/verilog/debounced_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file /collage project/verilog/debounced_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounced_clk " "Found entity 1: debounced_clk" {  } { { "../verilog/debounced_clk.v" "" { Text "D:/collage project/verilog/debounced_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650972746475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650972746475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/collage project/verilog/clock_divider.v 2 2 " "Found 2 design units, including 2 entities, in source file /collage project/verilog/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "../verilog/clock_divider.v" "" { Text "D:/collage project/verilog/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650972746477 ""} { "Info" "ISGN_ENTITY_NAME" "2 dd " "Found entity 2: dd" {  } { { "../verilog/clock_divider.v" "" { Text "D:/collage project/verilog/clock_divider.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650972746477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650972746477 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dis mid_project.v(18) " "Verilog HDL Implicit Net warning at mid_project.v(18): created implicit net for \"dis\"" {  } { { "../verilog/mid_project.v" "" { Text "D:/collage project/verilog/mid_project.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650972746478 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mid_project " "Elaborating entity \"mid_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650972746558 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mid_project.v(14) " "Verilog HDL assignment warning at mid_project.v(14): truncated value with size 32 to match size of target (4)" {  } { { "../verilog/mid_project.v" "" { Text "D:/collage project/verilog/mid_project.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650972746560 "|mid_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mid_project.v(15) " "Verilog HDL assignment warning at mid_project.v(15): truncated value with size 32 to match size of target (4)" {  } { { "../verilog/mid_project.v" "" { Text "D:/collage project/verilog/mid_project.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650972746560 "|mid_project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_count t_count:opj1 " "Elaborating entity \"t_count\" for hierarchy \"t_count:opj1\"" {  } { { "../verilog/mid_project.v" "opj1" { Text "D:/collage project/verilog/mid_project.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650972746561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_down_counter up_down_counter:opj2 " "Elaborating entity \"up_down_counter\" for hierarchy \"up_down_counter:opj2\"" {  } { { "../verilog/mid_project.v" "opj2" { Text "D:/collage project/verilog/mid_project.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650972746563 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 up_down_counter.v(19) " "Verilog HDL assignment warning at up_down_counter.v(19): truncated value with size 32 to match size of target (4)" {  } { { "../verilog/up_down_counter.v" "" { Text "D:/collage project/verilog/up_down_counter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650972746564 "|mid_project|up_down_counter:opj2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 up_down_counter.v(36) " "Verilog HDL assignment warning at up_down_counter.v(36): truncated value with size 32 to match size of target (4)" {  } { { "../verilog/up_down_counter.v" "" { Text "D:/collage project/verilog/up_down_counter.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650972746564 "|mid_project|up_down_counter:opj2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:opj3 " "Elaborating entity \"rom\" for hierarchy \"rom:opj3\"" {  } { { "../verilog/mid_project.v" "opj3" { Text "D:/collage project/verilog/mid_project.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650972746565 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rom.v(9) " "Verilog HDL Case Statement warning at rom.v(9): incomplete case statement has no default case item" {  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1650972746567 "|mid_project|rom:opj3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rom.v(22) " "Verilog HDL Case Statement warning at rom.v(22): incomplete case statement has no default case item" {  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 22 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1650972746567 "|mid_project|rom:opj3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rom.v(35) " "Verilog HDL Case Statement warning at rom.v(35): incomplete case statement has no default case item" {  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 35 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1650972746567 "|mid_project|rom:opj3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wtime rom.v(7) " "Verilog HDL Always Construct warning at rom.v(7): inferring latch(es) for variable \"wtime\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650972746567 "|mid_project|rom:opj3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wtime\[0\] rom.v(7) " "Inferred latch for \"wtime\[0\]\" at rom.v(7)" {  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650972746567 "|mid_project|rom:opj3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wtime\[1\] rom.v(7) " "Inferred latch for \"wtime\[1\]\" at rom.v(7)" {  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650972746567 "|mid_project|rom:opj3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wtime\[2\] rom.v(7) " "Inferred latch for \"wtime\[2\]\" at rom.v(7)" {  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650972746567 "|mid_project|rom:opj3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wtime\[3\] rom.v(7) " "Inferred latch for \"wtime\[3\]\" at rom.v(7)" {  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650972746567 "|mid_project|rom:opj3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wtime\[4\] rom.v(7) " "Inferred latch for \"wtime\[4\]\" at rom.v(7)" {  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650972746567 "|mid_project|rom:opj3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegments_decoder sevenSegments_decoder:opj4 " "Elaborating entity \"sevenSegments_decoder\" for hierarchy \"sevenSegments_decoder:opj4\"" {  } { { "../verilog/mid_project.v" "opj4" { Text "D:/collage project/verilog/mid_project.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650972746568 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sevenSegments_decoder.v(6) " "Verilog HDL Case Statement warning at sevenSegments_decoder.v(6): incomplete case statement has no default case item" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1650972746569 "|mid_project|sevenSegments_decoder:opj4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dec sevenSegments_decoder.v(6) " "Verilog HDL Always Construct warning at sevenSegments_decoder.v(6): inferring latch(es) for variable \"dec\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650972746569 "|mid_project|sevenSegments_decoder:opj4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[0\] sevenSegments_decoder.v(6) " "Inferred latch for \"dec\[0\]\" at sevenSegments_decoder.v(6)" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650972746569 "|mid_project|sevenSegments_decoder:opj4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[1\] sevenSegments_decoder.v(6) " "Inferred latch for \"dec\[1\]\" at sevenSegments_decoder.v(6)" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650972746569 "|mid_project|sevenSegments_decoder:opj4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[2\] sevenSegments_decoder.v(6) " "Inferred latch for \"dec\[2\]\" at sevenSegments_decoder.v(6)" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650972746570 "|mid_project|sevenSegments_decoder:opj4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[3\] sevenSegments_decoder.v(6) " "Inferred latch for \"dec\[3\]\" at sevenSegments_decoder.v(6)" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650972746570 "|mid_project|sevenSegments_decoder:opj4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[4\] sevenSegments_decoder.v(6) " "Inferred latch for \"dec\[4\]\" at sevenSegments_decoder.v(6)" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650972746570 "|mid_project|sevenSegments_decoder:opj4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[5\] sevenSegments_decoder.v(6) " "Inferred latch for \"dec\[5\]\" at sevenSegments_decoder.v(6)" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650972746570 "|mid_project|sevenSegments_decoder:opj4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[6\] sevenSegments_decoder.v(6) " "Inferred latch for \"dec\[6\]\" at sevenSegments_decoder.v(6)" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650972746570 "|mid_project|sevenSegments_decoder:opj4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:opj7 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:opj7\"" {  } { { "../verilog/mid_project.v" "opj7" { Text "D:/collage project/verilog/mid_project.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650972746573 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clock_divider.v(15) " "Verilog HDL assignment warning at clock_divider.v(15): truncated value with size 32 to match size of target (25)" {  } { { "../verilog/clock_divider.v" "" { Text "D:/collage project/verilog/clock_divider.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650972746574 "|mid_project|clock_divider:opj7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop flip_flop:debouncing_up " "Elaborating entity \"flip_flop\" for hierarchy \"flip_flop:debouncing_up\"" {  } { { "../verilog/mid_project.v" "debouncing_up" { Text "D:/collage project/verilog/mid_project.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650972746575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounced_clk debounced_clk:counter_clk " "Elaborating entity \"debounced_clk\" for hierarchy \"debounced_clk:counter_clk\"" {  } { { "../verilog/mid_project.v" "counter_clk" { Text "D:/collage project/verilog/mid_project.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650972746578 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj5\|dec\[1\] " "LATCH primitive \"sevenSegments_decoder:opj5\|dec\[1\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650972746810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj5\|dec\[2\] " "LATCH primitive \"sevenSegments_decoder:opj5\|dec\[2\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650972746811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj5\|dec\[3\] " "LATCH primitive \"sevenSegments_decoder:opj5\|dec\[3\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650972746811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj5\|dec\[6\] " "LATCH primitive \"sevenSegments_decoder:opj5\|dec\[6\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650972746811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj5\|dec\[1\] " "LATCH primitive \"sevenSegments_decoder:opj5\|dec\[1\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650972746819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj5\|dec\[2\] " "LATCH primitive \"sevenSegments_decoder:opj5\|dec\[2\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650972746820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj5\|dec\[3\] " "LATCH primitive \"sevenSegments_decoder:opj5\|dec\[3\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650972746820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj5\|dec\[6\] " "LATCH primitive \"sevenSegments_decoder:opj5\|dec\[6\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650972746820 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "../verilog/mid_project.v" "Mod0" { Text "D:/collage project/verilog/mid_project.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650972746922 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "../verilog/mid_project.v" "Div0" { Text "D:/collage project/verilog/mid_project.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650972746922 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1650972746922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "../verilog/mid_project.v" "" { Text "D:/collage project/verilog/mid_project.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650972746996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650972746996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650972746996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650972746996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650972746996 ""}  } { { "../verilog/mid_project.v" "" { Text "D:/collage project/verilog/mid_project.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650972746996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9kl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9kl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9kl " "Found entity 1: lpm_divide_9kl" {  } { { "db/lpm_divide_9kl.tdf" "" { Text "D:/collage project/mid_project/db/lpm_divide_9kl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650972747083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650972747083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "D:/collage project/mid_project/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650972747108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650972747108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qee " "Found entity 1: alt_u_div_qee" {  } { { "db/alt_u_div_qee.tdf" "" { Text "D:/collage project/mid_project/db/alt_u_div_qee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650972747136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650972747136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/collage project/mid_project/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650972747214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650972747214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/collage project/mid_project/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650972747293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650972747293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "../verilog/mid_project.v" "" { Text "D:/collage project/verilog/mid_project.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650972747302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650972747302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650972747302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650972747302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650972747302 ""}  } { { "../verilog/mid_project.v" "" { Text "D:/collage project/verilog/mid_project.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650972747302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6sl " "Found entity 1: lpm_divide_6sl" {  } { { "db/lpm_divide_6sl.tdf" "" { Text "D:/collage project/mid_project/db/lpm_divide_6sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650972747364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650972747364 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj8\|dec\[0\] " "LATCH primitive \"sevenSegments_decoder:opj8\|dec\[0\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650972747396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj8\|dec\[1\] " "LATCH primitive \"sevenSegments_decoder:opj8\|dec\[1\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650972747396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj8\|dec\[2\] " "LATCH primitive \"sevenSegments_decoder:opj8\|dec\[2\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650972747396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj8\|dec\[3\] " "LATCH primitive \"sevenSegments_decoder:opj8\|dec\[3\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650972747396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj8\|dec\[4\] " "LATCH primitive \"sevenSegments_decoder:opj8\|dec\[4\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650972747396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj8\|dec\[6\] " "LATCH primitive \"sevenSegments_decoder:opj8\|dec\[6\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650972747396 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1650972747598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegments_decoder:opj4\|dec\[0\] " "Latch sevenSegments_decoder:opj4\|dec\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA up_down_counter:opj2\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal up_down_counter:opj2\|q\[0\]" {  } { { "../verilog/up_down_counter.v" "" { Text "D:/collage project/verilog/up_down_counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650972747608 ""}  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650972747608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegments_decoder:opj4\|dec\[1\] " "Latch sevenSegments_decoder:opj4\|dec\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA up_down_counter:opj2\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal up_down_counter:opj2\|q\[0\]" {  } { { "../verilog/up_down_counter.v" "" { Text "D:/collage project/verilog/up_down_counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650972747608 ""}  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650972747608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegments_decoder:opj4\|dec\[2\] " "Latch sevenSegments_decoder:opj4\|dec\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA up_down_counter:opj2\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal up_down_counter:opj2\|q\[0\]" {  } { { "../verilog/up_down_counter.v" "" { Text "D:/collage project/verilog/up_down_counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650972747608 ""}  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650972747608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegments_decoder:opj4\|dec\[3\] " "Latch sevenSegments_decoder:opj4\|dec\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA up_down_counter:opj2\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal up_down_counter:opj2\|q\[0\]" {  } { { "../verilog/up_down_counter.v" "" { Text "D:/collage project/verilog/up_down_counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650972747608 ""}  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650972747608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegments_decoder:opj4\|dec\[4\] " "Latch sevenSegments_decoder:opj4\|dec\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA up_down_counter:opj2\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal up_down_counter:opj2\|q\[0\]" {  } { { "../verilog/up_down_counter.v" "" { Text "D:/collage project/verilog/up_down_counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650972747608 ""}  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650972747608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegments_decoder:opj4\|dec\[5\] " "Latch sevenSegments_decoder:opj4\|dec\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA up_down_counter:opj2\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal up_down_counter:opj2\|q\[0\]" {  } { { "../verilog/up_down_counter.v" "" { Text "D:/collage project/verilog/up_down_counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650972747609 ""}  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650972747609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegments_decoder:opj4\|dec\[6\] " "Latch sevenSegments_decoder:opj4\|dec\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA up_down_counter:opj2\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal up_down_counter:opj2\|q\[0\]" {  } { { "../verilog/up_down_counter.v" "" { Text "D:/collage project/verilog/up_down_counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650972747609 ""}  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650972747609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegments_decoder:opj6\|dec\[0\] " "Latch sevenSegments_decoder:opj6\|dec\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:opj3\|wtime\[0\] " "Ports D and ENA on the latch are fed by the same signal rom:opj3\|wtime\[0\]" {  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650972747609 ""}  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650972747609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegments_decoder:opj6\|dec\[1\] " "Latch sevenSegments_decoder:opj6\|dec\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:opj3\|wtime\[0\] " "Ports D and ENA on the latch are fed by the same signal rom:opj3\|wtime\[0\]" {  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650972747609 ""}  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650972747609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegments_decoder:opj6\|dec\[2\] " "Latch sevenSegments_decoder:opj6\|dec\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:opj3\|wtime\[0\] " "Ports D and ENA on the latch are fed by the same signal rom:opj3\|wtime\[0\]" {  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650972747609 ""}  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650972747609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegments_decoder:opj6\|dec\[3\] " "Latch sevenSegments_decoder:opj6\|dec\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:opj3\|wtime\[0\] " "Ports D and ENA on the latch are fed by the same signal rom:opj3\|wtime\[0\]" {  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650972747609 ""}  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650972747609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegments_decoder:opj6\|dec\[4\] " "Latch sevenSegments_decoder:opj6\|dec\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:opj3\|wtime\[0\] " "Ports D and ENA on the latch are fed by the same signal rom:opj3\|wtime\[0\]" {  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650972747609 ""}  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650972747609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegments_decoder:opj6\|dec\[5\] " "Latch sevenSegments_decoder:opj6\|dec\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:opj3\|wtime\[0\] " "Ports D and ENA on the latch are fed by the same signal rom:opj3\|wtime\[0\]" {  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650972747610 ""}  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650972747610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegments_decoder:opj6\|dec\[6\] " "Latch sevenSegments_decoder:opj6\|dec\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:opj3\|wtime\[0\] " "Ports D and ENA on the latch are fed by the same signal rom:opj3\|wtime\[0\]" {  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650972747610 ""}  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650972747610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom:opj3\|wtime\[0\] " "Latch rom:opj3\|wtime\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[2\] " "Ports D and ENA on the latch are fed by the same signal sw\[2\]" {  } { { "../verilog/mid_project.v" "" { Text "D:/collage project/verilog/mid_project.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650972747610 ""}  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650972747610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom:opj3\|wtime\[1\] " "Latch rom:opj3\|wtime\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[2\] " "Ports D and ENA on the latch are fed by the same signal sw\[2\]" {  } { { "../verilog/mid_project.v" "" { Text "D:/collage project/verilog/mid_project.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650972747610 ""}  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650972747610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom:opj3\|wtime\[2\] " "Latch rom:opj3\|wtime\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[2\] " "Ports D and ENA on the latch are fed by the same signal sw\[2\]" {  } { { "../verilog/mid_project.v" "" { Text "D:/collage project/verilog/mid_project.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650972747610 ""}  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650972747610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom:opj3\|wtime\[3\] " "Latch rom:opj3\|wtime\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[2\] " "Ports D and ENA on the latch are fed by the same signal sw\[2\]" {  } { { "../verilog/mid_project.v" "" { Text "D:/collage project/verilog/mid_project.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650972747610 ""}  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650972747610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom:opj3\|wtime\[4\] " "Latch rom:opj3\|wtime\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA up_down_counter:opj2\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal up_down_counter:opj2\|q\[3\]" {  } { { "../verilog/up_down_counter.v" "" { Text "D:/collage project/verilog/up_down_counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650972747610 ""}  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650972747610 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj4\|dec\[0\] " "LATCH primitive \"sevenSegments_decoder:opj4\|dec\[0\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650972747669 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj4\|dec\[1\] " "LATCH primitive \"sevenSegments_decoder:opj4\|dec\[1\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650972747669 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj4\|dec\[2\] " "LATCH primitive \"sevenSegments_decoder:opj4\|dec\[2\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650972747670 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj4\|dec\[3\] " "LATCH primitive \"sevenSegments_decoder:opj4\|dec\[3\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650972747670 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj4\|dec\[4\] " "LATCH primitive \"sevenSegments_decoder:opj4\|dec\[4\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650972747670 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj4\|dec\[5\] " "LATCH primitive \"sevenSegments_decoder:opj4\|dec\[5\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650972747670 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj4\|dec\[6\] " "LATCH primitive \"sevenSegments_decoder:opj4\|dec\[6\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650972747670 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sev2\[0\] VCC " "Pin \"sev2\[0\]\" is stuck at VCC" {  } { { "../verilog/mid_project.v" "" { Text "D:/collage project/verilog/mid_project.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650972747698 "|mid_project|sev2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sev2\[4\] GND " "Pin \"sev2\[4\]\" is stuck at GND" {  } { { "../verilog/mid_project.v" "" { Text "D:/collage project/verilog/mid_project.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650972747698 "|mid_project|sev2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sev2\[5\] GND " "Pin \"sev2\[5\]\" is stuck at GND" {  } { { "../verilog/mid_project.v" "" { Text "D:/collage project/verilog/mid_project.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650972747698 "|mid_project|sev2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sev4\[5\] GND " "Pin \"sev4\[5\]\" is stuck at GND" {  } { { "../verilog/mid_project.v" "" { Text "D:/collage project/verilog/mid_project.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650972747698 "|mid_project|sev4[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650972747698 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650972747782 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/collage project/mid_project/output_files/mid_project.map.smsg " "Generated suppressed messages file D:/collage project/mid_project/output_files/mid_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650972748231 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650972748404 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650972748404 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "163 " "Implemented 163 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650972748470 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650972748470 ""} { "Info" "ICUT_CUT_TM_LCELLS" "126 " "Implemented 126 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650972748470 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650972748470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650972748512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 26 13:32:28 2022 " "Processing ended: Tue Apr 26 13:32:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650972748512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650972748512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650972748512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650972748512 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1650972751071 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650972751072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 26 13:32:29 2022 " "Processing started: Tue Apr 26 13:32:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650972751072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1650972751072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mid_project -c mid_project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mid_project -c mid_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1650972751072 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1650972752927 ""}
{ "Info" "0" "" "Project  = mid_project" {  } {  } 0 0 "Project  = mid_project" 0 0 "Fitter" 0 0 1650972752929 ""}
{ "Info" "0" "" "Revision = mid_project" {  } {  } 0 0 "Revision = mid_project" 0 0 "Fitter" 0 0 1650972752930 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1650972753112 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1650972753113 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mid_project 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"mid_project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1650972753134 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1650972753213 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1650972753213 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1650972753782 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1650972753812 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I6G " "Device 10M16DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650972754603 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I6G " "Device 10M25DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650972754603 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I6G " "Device 10M50DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650972754603 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I6G " "Device 10M40DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650972754603 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1650972754603 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/collage project/mid_project/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650972754635 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/collage project/mid_project/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650972754635 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/collage project/mid_project/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650972754635 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/collage project/mid_project/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650972754635 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/collage project/mid_project/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650972754635 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/collage project/mid_project/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650972754635 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/collage project/mid_project/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650972754635 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/collage project/mid_project/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650972754635 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1650972754635 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650972754637 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650972754637 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650972754638 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650972754638 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1650972754644 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1650972756211 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mid_project.sdc " "Synopsys Design Constraints File file not found: 'mid_project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1650972756212 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1650972756213 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1650972756219 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1650972756220 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1650972756222 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650972756253 ""}  } { { "../verilog/mid_project.v" "" { Text "D:/collage project/verilog/mid_project.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/collage project/mid_project/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650972756253 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sevenSegments_decoder:opj6\|Mux7~0  " "Automatically promoted node sevenSegments_decoder:opj6\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650972756253 ""}  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/collage project/mid_project/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650972756253 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debounced_clk:counter_clk\|debouncing_clk  " "Automatically promoted node debounced_clk:counter_clk\|debouncing_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650972756253 ""}  } { { "../verilog/debounced_clk.v" "" { Text "D:/collage project/verilog/debounced_clk.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "D:/collage project/mid_project/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650972756253 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1650972756966 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650972756967 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650972756967 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650972756968 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650972756969 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1650972756970 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1650972756970 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1650972756970 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1650972756998 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1650972756999 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1650972756999 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650972757219 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1650972757236 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1650972759574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650972759755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1650972759812 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1650972763392 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650972763392 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1650972764202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "D:/collage project/mid_project/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1650972766835 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1650972766835 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1650972767786 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1650972767786 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650972767790 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.59 " "Total time spent on timing analysis during the Fitter is 0.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1650972768105 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1650972768123 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1650972768123 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1650972768652 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1650972768652 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1650972768652 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1650972769128 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650972770421 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/collage project/mid_project/output_files/mid_project.fit.smsg " "Generated suppressed messages file D:/collage project/mid_project/output_files/mid_project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1650972771152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5642 " "Peak virtual memory: 5642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650972771743 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 26 13:32:51 2022 " "Processing ended: Tue Apr 26 13:32:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650972771743 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650972771743 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650972771743 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1650972771743 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1650972773415 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650972773415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 26 13:32:53 2022 " "Processing started: Tue Apr 26 13:32:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650972773415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1650972773415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mid_project -c mid_project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mid_project -c mid_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1650972773415 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1650972773917 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1650972776729 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1650972776978 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650972778557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 26 13:32:58 2022 " "Processing ended: Tue Apr 26 13:32:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650972778557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650972778557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650972778557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1650972778557 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1650972779236 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1650972780613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650972780614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 26 13:32:59 2022 " "Processing started: Tue Apr 26 13:32:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650972780614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1650972780614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mid_project -c mid_project " "Command: quartus_sta mid_project -c mid_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1650972780614 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1650972780850 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1650972781215 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1650972781215 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1650972781285 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1650972781286 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1650972781666 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mid_project.sdc " "Synopsys Design Constraints File file not found: 'mid_project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1650972781683 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1650972781684 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name flip_flop:debouncing_down\|q flip_flop:debouncing_down\|q " "create_clock -period 1.000 -name flip_flop:debouncing_down\|q flip_flop:debouncing_down\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650972781686 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:opj7\|clkhz clock_divider:opj7\|clkhz " "create_clock -period 1.000 -name clock_divider:opj7\|clkhz clock_divider:opj7\|clkhz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650972781686 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650972781686 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sw\[0\] sw\[0\] " "create_clock -period 1.000 -name sw\[0\] sw\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650972781686 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rom:opj3\|wtime\[0\] rom:opj3\|wtime\[0\] " "create_clock -period 1.000 -name rom:opj3\|wtime\[0\] rom:opj3\|wtime\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650972781686 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650972781686 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1650972781688 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650972781689 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1650972781693 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1650972781719 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1650972781725 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650972781728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.016 " "Worst-case setup slack is -5.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972781731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972781731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.016             -34.104 rom:opj3\|wtime\[0\]  " "   -5.016             -34.104 rom:opj3\|wtime\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972781731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.370             -53.728 clk  " "   -3.370             -53.728 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972781731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.615             -11.201 sw\[0\]  " "   -2.615             -11.201 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972781731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.185              -6.746 flip_flop:debouncing_down\|q  " "   -1.185              -6.746 flip_flop:debouncing_down\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972781731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650972781731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.331 " "Worst-case hold slack is 0.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972781735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972781735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 flip_flop:debouncing_down\|q  " "    0.331               0.000 flip_flop:debouncing_down\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972781735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 clk  " "    0.382               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972781735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.784               0.000 sw\[0\]  " "    0.784               0.000 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972781735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.103               0.000 rom:opj3\|wtime\[0\]  " "    1.103               0.000 rom:opj3\|wtime\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972781735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650972781735 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650972781742 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650972781745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972781751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972781751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -34.772 clk  " "   -3.000             -34.772 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972781751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sw\[0\]  " "   -3.000              -3.000 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972781751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -7.332 flip_flop:debouncing_down\|q  " "   -1.222              -7.332 flip_flop:debouncing_down\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972781751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 clock_divider:opj7\|clkhz  " "   -1.222              -2.444 clock_divider:opj7\|clkhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972781751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 rom:opj3\|wtime\[0\]  " "    0.345               0.000 rom:opj3\|wtime\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972781751 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650972781751 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1650972781772 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1650972781819 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1650972781819 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1650972782507 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650972782547 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650972782553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.538 " "Worst-case setup slack is -4.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972782557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972782557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.538             -30.674 rom:opj3\|wtime\[0\]  " "   -4.538             -30.674 rom:opj3\|wtime\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972782557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.015             -47.538 clk  " "   -3.015             -47.538 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972782557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.241              -9.520 sw\[0\]  " "   -2.241              -9.520 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972782557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.003              -5.681 flip_flop:debouncing_down\|q  " "   -1.003              -5.681 flip_flop:debouncing_down\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972782557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650972782557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.301 " "Worst-case hold slack is 0.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972782560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972782560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 flip_flop:debouncing_down\|q  " "    0.301               0.000 flip_flop:debouncing_down\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972782560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 clk  " "    0.350               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972782560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.729               0.000 sw\[0\]  " "    0.729               0.000 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972782560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.993               0.000 rom:opj3\|wtime\[0\]  " "    0.993               0.000 rom:opj3\|wtime\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972782560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650972782560 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650972782565 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650972782569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972782573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972782573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -34.772 clk  " "   -3.000             -34.772 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972782573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sw\[0\]  " "   -3.000              -3.000 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972782573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -7.332 flip_flop:debouncing_down\|q  " "   -1.222              -7.332 flip_flop:debouncing_down\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972782573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 clock_divider:opj7\|clkhz  " "   -1.222              -2.444 clock_divider:opj7\|clkhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972782573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 rom:opj3\|wtime\[0\]  " "    0.430               0.000 rom:opj3\|wtime\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972782573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650972782573 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1650972782583 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650972782731 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650972782733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.359 " "Worst-case setup slack is -2.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972782737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972782737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.359             -16.054 rom:opj3\|wtime\[0\]  " "   -2.359             -16.054 rom:opj3\|wtime\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972782737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.156             -11.264 clk  " "   -1.156             -11.264 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972782737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.588              -2.011 sw\[0\]  " "   -0.588              -2.011 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972782737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.023              -0.115 flip_flop:debouncing_down\|q  " "   -0.023              -0.115 flip_flop:debouncing_down\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972782737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650972782737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972782753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972782753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 flip_flop:debouncing_down\|q  " "    0.152               0.000 flip_flop:debouncing_down\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972782753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 clk  " "    0.175               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972782753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 sw\[0\]  " "    0.342               0.000 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972782753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 rom:opj3\|wtime\[0\]  " "    0.432               0.000 rom:opj3\|wtime\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972782753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650972782753 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650972782758 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650972782766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972782772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972782772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -29.924 clk  " "   -3.000             -29.924 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972782772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sw\[0\]  " "   -3.000              -3.000 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972782772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 flip_flop:debouncing_down\|q  " "   -1.000              -6.000 flip_flop:debouncing_down\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972782772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 clock_divider:opj7\|clkhz  " "   -1.000              -2.000 clock_divider:opj7\|clkhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972782772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 rom:opj3\|wtime\[0\]  " "    0.320               0.000 rom:opj3\|wtime\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650972782772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650972782772 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650972784264 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650972784265 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650972784369 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 26 13:33:04 2022 " "Processing ended: Tue Apr 26 13:33:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650972784369 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650972784369 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650972784369 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1650972784369 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 93 s " "Quartus Prime Full Compilation was successful. 0 errors, 93 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1650972785138 ""}
