/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [10:0] _00_;
  wire [5:0] _01_;
  wire [5:0] celloutsig_0_0z;
  reg [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [24:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [9:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  reg [14:0] celloutsig_0_32z;
  wire [15:0] celloutsig_0_33z;
  wire [18:0] celloutsig_0_34z;
  wire [6:0] celloutsig_0_35z;
  reg [7:0] celloutsig_0_36z;
  wire [5:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [6:0] celloutsig_0_39z;
  wire [4:0] celloutsig_0_3z;
  wire [20:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [8:0] celloutsig_0_45z;
  wire [11:0] celloutsig_0_47z;
  wire [3:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  reg [6:0] celloutsig_0_55z;
  wire [2:0] celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_61z;
  wire celloutsig_0_63z;
  wire [17:0] celloutsig_0_64z;
  wire celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_73z;
  wire [2:0] celloutsig_0_74z;
  wire [11:0] celloutsig_0_75z;
  wire [6:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_80z;
  wire [5:0] celloutsig_0_81z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire [18:0] celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [21:0] celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_8z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_42z = ~(celloutsig_0_30z[4] & celloutsig_0_17z);
  assign celloutsig_0_53z = ~(celloutsig_0_12z & celloutsig_0_8z);
  assign celloutsig_0_23z = ~(celloutsig_0_17z & celloutsig_0_6z);
  assign celloutsig_0_21z = ~(celloutsig_0_5z | celloutsig_0_2z);
  assign celloutsig_0_28z = ~(celloutsig_0_23z | celloutsig_0_9z[0]);
  assign celloutsig_0_54z = ~((celloutsig_0_36z[0] | celloutsig_0_5z) & celloutsig_0_42z);
  assign celloutsig_0_57z = ~((celloutsig_0_30z[4] | celloutsig_0_55z[1]) & in_data[82]);
  assign celloutsig_0_8z = ~((celloutsig_0_4z | in_data[66]) & (celloutsig_0_0z[4] | celloutsig_0_0z[1]));
  assign celloutsig_0_0z = in_data[36:31] + in_data[77:72];
  assign celloutsig_0_33z = { celloutsig_0_9z[5:1], celloutsig_0_24z, celloutsig_0_5z } + { celloutsig_0_19z[3:1], celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_24z, celloutsig_0_4z };
  assign celloutsig_0_48z = celloutsig_0_30z[5:2] + { celloutsig_0_37z[3:1], celloutsig_0_11z };
  assign celloutsig_0_73z = celloutsig_0_45z[4:2] + celloutsig_0_64z[16:14];
  assign celloutsig_0_75z = { celloutsig_0_16z[4:1], celloutsig_0_74z, celloutsig_0_18z, celloutsig_0_63z, celloutsig_0_56z } + { celloutsig_0_24z, celloutsig_0_42z, celloutsig_0_68z };
  assign celloutsig_0_81z = { celloutsig_0_64z[13:9], celloutsig_0_68z } + celloutsig_0_75z[9:4];
  assign celloutsig_0_1z = in_data[51:49] + in_data[88:86];
  assign celloutsig_0_14z = { in_data[21:15], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_2z } + { celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_15z = in_data[70:63] + { celloutsig_0_14z[13], celloutsig_0_7z };
  assign celloutsig_0_26z = { celloutsig_0_15z[4:3], celloutsig_0_8z } + { celloutsig_0_0z[2:1], celloutsig_0_11z };
  reg [5:0] _20_;
  always_ff @(posedge clkin_data[160], posedge clkin_data[64])
    if (clkin_data[64]) _20_ <= 6'h00;
    else _20_ <= celloutsig_0_0z;
  assign { _01_[5], _00_[10:6] } = _20_;
  assign celloutsig_0_35z = { celloutsig_0_7z[5:2], celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_2z } & celloutsig_0_15z[7:1];
  assign celloutsig_0_7z = { in_data[47], celloutsig_0_1z, celloutsig_0_1z } / { 1'h1, in_data[80:75] };
  assign celloutsig_0_37z = { celloutsig_0_24z[5:1], celloutsig_0_20z } / { 1'h1, celloutsig_0_15z[4:0] };
  assign celloutsig_0_80z = { celloutsig_0_61z[4:2], celloutsig_0_69z, celloutsig_0_74z, celloutsig_0_42z } / { 1'h1, celloutsig_0_61z[5:2], celloutsig_0_69z, celloutsig_0_20z, celloutsig_0_54z };
  assign celloutsig_0_16z = celloutsig_0_14z[17:11] / { 1'h1, celloutsig_0_0z[4:1], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_30z = celloutsig_0_15z[6:1] / { 1'h1, celloutsig_0_15z[1:0], celloutsig_0_26z };
  assign celloutsig_0_5z = celloutsig_0_0z[5:2] == { celloutsig_0_0z[4], celloutsig_0_1z };
  assign celloutsig_0_68z = { celloutsig_0_6z, celloutsig_0_48z, celloutsig_0_38z, celloutsig_0_57z, celloutsig_0_28z, celloutsig_0_8z } == { celloutsig_0_64z[17:10], celloutsig_0_28z };
  assign celloutsig_1_1z = in_data[117:111] == celloutsig_1_0z[7:1];
  assign celloutsig_1_19z = celloutsig_1_0z[9:1] == celloutsig_1_3z[12:4];
  assign celloutsig_0_11z = celloutsig_0_0z[4:2] == celloutsig_0_3z[2:0];
  assign celloutsig_1_8z = celloutsig_1_0z[5:2] === in_data[141:138];
  assign celloutsig_0_20z = { celloutsig_0_16z[4:2], celloutsig_0_8z, celloutsig_0_4z } === celloutsig_0_0z[5:1];
  assign celloutsig_0_69z = { celloutsig_0_19z[6:1], celloutsig_0_25z } && celloutsig_0_35z;
  assign celloutsig_0_18z = { celloutsig_0_7z[6], celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z } && { celloutsig_0_9z[6:5], celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_15z };
  assign celloutsig_0_38z = ! { celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_27z };
  assign celloutsig_0_4z = { in_data[72:69], celloutsig_0_2z } || in_data[60:56];
  assign celloutsig_1_13z = celloutsig_1_3z[7:1] || celloutsig_1_0z[18:12];
  assign celloutsig_0_45z = { celloutsig_0_19z, celloutsig_0_21z } % { 1'h1, celloutsig_0_9z[0], celloutsig_0_25z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[136:118] % { 1'h1, in_data[136:119] };
  assign celloutsig_0_39z = celloutsig_0_14z[22] ? { celloutsig_0_38z, celloutsig_0_37z } : { _00_[10:8], celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_74z = celloutsig_0_73z[2] ? celloutsig_0_35z[5:3] : celloutsig_0_7z[5:3];
  assign celloutsig_0_3z = celloutsig_0_1z[0] ? celloutsig_0_0z[4:0] : { in_data[68:65], celloutsig_0_2z };
  assign celloutsig_0_27z = { celloutsig_0_24z[8], celloutsig_0_17z, celloutsig_0_12z } != celloutsig_0_10z[2:0];
  assign celloutsig_0_31z = { celloutsig_0_20z, _01_[5], _00_[10:6] } != celloutsig_0_19z[7:1];
  assign celloutsig_0_19z = - { _00_[10:8], celloutsig_0_3z };
  assign celloutsig_1_18z = { celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_13z } !== celloutsig_1_2z[13:4];
  assign celloutsig_0_40z = { celloutsig_0_34z[13:7], celloutsig_0_35z, celloutsig_0_25z, celloutsig_0_30z } | { celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_38z, celloutsig_0_16z };
  assign celloutsig_0_56z = celloutsig_0_47z[11:9] | { celloutsig_0_32z[1], celloutsig_0_6z, celloutsig_0_25z };
  assign celloutsig_0_12z = & { celloutsig_0_10z, celloutsig_0_9z[4] };
  assign celloutsig_0_17z = & { celloutsig_0_11z, celloutsig_0_5z, in_data[57:31] };
  assign celloutsig_0_2z = & { celloutsig_0_1z, celloutsig_0_0z[3] };
  assign celloutsig_0_63z = in_data[25] & celloutsig_0_39z[1];
  assign celloutsig_0_6z = ^ { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_25z = ^ { celloutsig_0_16z[3:2], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_23z, celloutsig_0_6z };
  assign celloutsig_1_3z = { in_data[146:135], celloutsig_1_1z } <<< celloutsig_1_0z[14:2];
  assign celloutsig_0_34z = { in_data[59:52], celloutsig_0_1z, celloutsig_0_19z } - { celloutsig_0_10z, celloutsig_0_31z, celloutsig_0_15z, celloutsig_0_28z, celloutsig_0_1z, celloutsig_0_31z };
  assign celloutsig_0_47z = { celloutsig_0_10z[1:0], celloutsig_0_5z, _01_[5], _00_[10:6], celloutsig_0_42z, celloutsig_0_38z, celloutsig_0_38z } - celloutsig_0_40z[16:5];
  assign celloutsig_0_61z = { celloutsig_0_45z[7:0], celloutsig_0_21z } - { _00_[9:7], _01_[5], _00_[10:6] };
  assign celloutsig_0_64z = { celloutsig_0_55z[1], celloutsig_0_45z, celloutsig_0_19z } - { celloutsig_0_35z[4:0], celloutsig_0_28z, celloutsig_0_53z, celloutsig_0_54z, celloutsig_0_45z, celloutsig_0_31z };
  assign celloutsig_1_4z = { celloutsig_1_2z[4:0], celloutsig_1_1z } - in_data[125:120];
  assign celloutsig_0_9z = { in_data[83:77], celloutsig_0_4z } - { celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_24z = in_data[75:66] - { celloutsig_0_3z[1:0], celloutsig_0_19z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_36z = 8'h00;
    else if (!celloutsig_1_18z) celloutsig_0_36z = { celloutsig_0_33z[6:0], celloutsig_0_21z };
  always_latch
    if (clkin_data[96]) celloutsig_0_55z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_55z = { celloutsig_0_32z[13:8], celloutsig_0_53z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_2z = 22'h000000;
    else if (!clkin_data[32]) celloutsig_1_2z = { celloutsig_1_0z[13], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_10z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_10z = celloutsig_0_0z[5:1];
  always_latch
    if (clkin_data[64]) celloutsig_0_32z = 15'h0000;
    else if (!celloutsig_1_18z) celloutsig_0_32z = { celloutsig_0_30z[2:0], celloutsig_0_23z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_25z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_20z };
  assign _00_[5:0] = celloutsig_0_0z;
  assign _01_[4:0] = _00_[10:6];
  assign { out_data[128], out_data[96], out_data[39:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_80z, celloutsig_0_81z };
endmodule
