
stm32f407_boot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004be4  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08004d6c  08004d6c  00005d6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d7c  08004d7c  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004d7c  08004d7c  00005d7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004d84  08004d84  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d84  08004d84  00005d84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004d88  08004d88  00005d88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004d8c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00006068  2**0
                  CONTENTS
 10 .bss          00000510  20000068  20000068  00006068  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000578  20000578  00006068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008e1b  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001f17  00000000  00000000  0000eeb3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a08  00000000  00000000  00010dd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000795  00000000  00000000  000117d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020a94  00000000  00000000  00011f6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000aa69  00000000  00000000  00032a01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c6171  00000000  00000000  0003d46a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001035db  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002804  00000000  00000000  00103620  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000069  00000000  00000000  00105e24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000068 	.word	0x20000068
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004d54 	.word	0x08004d54

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000006c 	.word	0x2000006c
 80001c4:	08004d54 	.word	0x08004d54

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <WIZCHIP_READ>:

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b084      	sub	sp, #16
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
   uint8_t ret;
   uint8_t spi_data[3];

   WIZCHIP_CRITICAL_ENTER();
 80004fc:	4b22      	ldr	r3, [pc, #136]	@ (8000588 <WIZCHIP_READ+0x94>)
 80004fe:	68db      	ldr	r3, [r3, #12]
 8000500:	4798      	blx	r3
   WIZCHIP.CS._select();
 8000502:	4b21      	ldr	r3, [pc, #132]	@ (8000588 <WIZCHIP_READ+0x94>)
 8000504:	695b      	ldr	r3, [r3, #20]
 8000506:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8000508:	4b1f      	ldr	r3, [pc, #124]	@ (8000588 <WIZCHIP_READ+0x94>)
 800050a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800050c:	2b00      	cmp	r3, #0
 800050e:	d003      	beq.n	8000518 <WIZCHIP_READ+0x24>
 8000510:	4b1d      	ldr	r3, [pc, #116]	@ (8000588 <WIZCHIP_READ+0x94>)
 8000512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000514:	2b00      	cmp	r3, #0
 8000516:	d114      	bne.n	8000542 <WIZCHIP_READ+0x4e>
   {
	   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8000518:	4b1b      	ldr	r3, [pc, #108]	@ (8000588 <WIZCHIP_READ+0x94>)
 800051a:	6a1b      	ldr	r3, [r3, #32]
 800051c:	687a      	ldr	r2, [r7, #4]
 800051e:	0c12      	lsrs	r2, r2, #16
 8000520:	b2d2      	uxtb	r2, r2
 8000522:	4610      	mov	r0, r2
 8000524:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8000526:	4b18      	ldr	r3, [pc, #96]	@ (8000588 <WIZCHIP_READ+0x94>)
 8000528:	6a1b      	ldr	r3, [r3, #32]
 800052a:	687a      	ldr	r2, [r7, #4]
 800052c:	0a12      	lsrs	r2, r2, #8
 800052e:	b2d2      	uxtb	r2, r2
 8000530:	4610      	mov	r0, r2
 8000532:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8000534:	4b14      	ldr	r3, [pc, #80]	@ (8000588 <WIZCHIP_READ+0x94>)
 8000536:	6a1b      	ldr	r3, [r3, #32]
 8000538:	687a      	ldr	r2, [r7, #4]
 800053a:	b2d2      	uxtb	r2, r2
 800053c:	4610      	mov	r0, r2
 800053e:	4798      	blx	r3
 8000540:	e011      	b.n	8000566 <WIZCHIP_READ+0x72>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	0c1b      	lsrs	r3, r3, #16
 8000546:	b2db      	uxtb	r3, r3
 8000548:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	0a1b      	lsrs	r3, r3, #8
 800054e:	b2db      	uxtb	r3, r3
 8000550:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	b2db      	uxtb	r3, r3
 8000556:	73bb      	strb	r3, [r7, #14]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8000558:	4b0b      	ldr	r3, [pc, #44]	@ (8000588 <WIZCHIP_READ+0x94>)
 800055a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800055c:	f107 020c 	add.w	r2, r7, #12
 8000560:	2103      	movs	r1, #3
 8000562:	4610      	mov	r0, r2
 8000564:	4798      	blx	r3
   }
   ret = WIZCHIP.IF.SPI._read_byte();
 8000566:	4b08      	ldr	r3, [pc, #32]	@ (8000588 <WIZCHIP_READ+0x94>)
 8000568:	69db      	ldr	r3, [r3, #28]
 800056a:	4798      	blx	r3
 800056c:	4603      	mov	r3, r0
 800056e:	73fb      	strb	r3, [r7, #15]

   WIZCHIP.CS._deselect();
 8000570:	4b05      	ldr	r3, [pc, #20]	@ (8000588 <WIZCHIP_READ+0x94>)
 8000572:	699b      	ldr	r3, [r3, #24]
 8000574:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8000576:	4b04      	ldr	r3, [pc, #16]	@ (8000588 <WIZCHIP_READ+0x94>)
 8000578:	691b      	ldr	r3, [r3, #16]
 800057a:	4798      	blx	r3
   return ret;
 800057c:	7bfb      	ldrb	r3, [r7, #15]
}
 800057e:	4618      	mov	r0, r3
 8000580:	3710      	adds	r7, #16
 8000582:	46bd      	mov	sp, r7
 8000584:	bd80      	pop	{r7, pc}
 8000586:	bf00      	nop
 8000588:	20000034 	.word	0x20000034

0800058c <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b084      	sub	sp, #16
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
 8000594:	460b      	mov	r3, r1
 8000596:	70fb      	strb	r3, [r7, #3]
   uint8_t spi_data[4];

   WIZCHIP_CRITICAL_ENTER();
 8000598:	4b22      	ldr	r3, [pc, #136]	@ (8000624 <WIZCHIP_WRITE+0x98>)
 800059a:	68db      	ldr	r3, [r3, #12]
 800059c:	4798      	blx	r3
   WIZCHIP.CS._select();
 800059e:	4b21      	ldr	r3, [pc, #132]	@ (8000624 <WIZCHIP_WRITE+0x98>)
 80005a0:	695b      	ldr	r3, [r3, #20]
 80005a2:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	f043 0304 	orr.w	r3, r3, #4
 80005aa:	607b      	str	r3, [r7, #4]

   //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80005ac:	4b1d      	ldr	r3, [pc, #116]	@ (8000624 <WIZCHIP_WRITE+0x98>)
 80005ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d119      	bne.n	80005e8 <WIZCHIP_WRITE+0x5c>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80005b4:	4b1b      	ldr	r3, [pc, #108]	@ (8000624 <WIZCHIP_WRITE+0x98>)
 80005b6:	6a1b      	ldr	r3, [r3, #32]
 80005b8:	687a      	ldr	r2, [r7, #4]
 80005ba:	0c12      	lsrs	r2, r2, #16
 80005bc:	b2d2      	uxtb	r2, r2
 80005be:	4610      	mov	r0, r2
 80005c0:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80005c2:	4b18      	ldr	r3, [pc, #96]	@ (8000624 <WIZCHIP_WRITE+0x98>)
 80005c4:	6a1b      	ldr	r3, [r3, #32]
 80005c6:	687a      	ldr	r2, [r7, #4]
 80005c8:	0a12      	lsrs	r2, r2, #8
 80005ca:	b2d2      	uxtb	r2, r2
 80005cc:	4610      	mov	r0, r2
 80005ce:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80005d0:	4b14      	ldr	r3, [pc, #80]	@ (8000624 <WIZCHIP_WRITE+0x98>)
 80005d2:	6a1b      	ldr	r3, [r3, #32]
 80005d4:	687a      	ldr	r2, [r7, #4]
 80005d6:	b2d2      	uxtb	r2, r2
 80005d8:	4610      	mov	r0, r2
 80005da:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte(wb);
 80005dc:	4b11      	ldr	r3, [pc, #68]	@ (8000624 <WIZCHIP_WRITE+0x98>)
 80005de:	6a1b      	ldr	r3, [r3, #32]
 80005e0:	78fa      	ldrb	r2, [r7, #3]
 80005e2:	4610      	mov	r0, r2
 80005e4:	4798      	blx	r3
 80005e6:	e013      	b.n	8000610 <WIZCHIP_WRITE+0x84>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	0c1b      	lsrs	r3, r3, #16
 80005ec:	b2db      	uxtb	r3, r3
 80005ee:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	0a1b      	lsrs	r3, r3, #8
 80005f4:	b2db      	uxtb	r3, r3
 80005f6:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	b2db      	uxtb	r3, r3
 80005fc:	73bb      	strb	r3, [r7, #14]
		spi_data[3] = wb;
 80005fe:	78fb      	ldrb	r3, [r7, #3]
 8000600:	73fb      	strb	r3, [r7, #15]
		WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 8000602:	4b08      	ldr	r3, [pc, #32]	@ (8000624 <WIZCHIP_WRITE+0x98>)
 8000604:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000606:	f107 020c 	add.w	r2, r7, #12
 800060a:	2104      	movs	r1, #4
 800060c:	4610      	mov	r0, r2
 800060e:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8000610:	4b04      	ldr	r3, [pc, #16]	@ (8000624 <WIZCHIP_WRITE+0x98>)
 8000612:	699b      	ldr	r3, [r3, #24]
 8000614:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8000616:	4b03      	ldr	r3, [pc, #12]	@ (8000624 <WIZCHIP_WRITE+0x98>)
 8000618:	691b      	ldr	r3, [r3, #16]
 800061a:	4798      	blx	r3
}
 800061c:	bf00      	nop
 800061e:	3710      	adds	r7, #16
 8000620:	46bd      	mov	sp, r7
 8000622:	bd80      	pop	{r7, pc}
 8000624:	20000034 	.word	0x20000034

08000628 <WIZCHIP_READ_BUF>:
         
void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8000628:	b590      	push	{r4, r7, lr}
 800062a:	b087      	sub	sp, #28
 800062c:	af00      	add	r7, sp, #0
 800062e:	60f8      	str	r0, [r7, #12]
 8000630:	60b9      	str	r1, [r7, #8]
 8000632:	4613      	mov	r3, r2
 8000634:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 8000636:	4b2b      	ldr	r3, [pc, #172]	@ (80006e4 <WIZCHIP_READ_BUF+0xbc>)
 8000638:	68db      	ldr	r3, [r3, #12]
 800063a:	4798      	blx	r3
   WIZCHIP.CS._select();
 800063c:	4b29      	ldr	r3, [pc, #164]	@ (80006e4 <WIZCHIP_READ_BUF+0xbc>)
 800063e:	695b      	ldr	r3, [r3, #20]
 8000640:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8000642:	4b28      	ldr	r3, [pc, #160]	@ (80006e4 <WIZCHIP_READ_BUF+0xbc>)
 8000644:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000646:	2b00      	cmp	r3, #0
 8000648:	d003      	beq.n	8000652 <WIZCHIP_READ_BUF+0x2a>
 800064a:	4b26      	ldr	r3, [pc, #152]	@ (80006e4 <WIZCHIP_READ_BUF+0xbc>)
 800064c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800064e:	2b00      	cmp	r3, #0
 8000650:	d126      	bne.n	80006a0 <WIZCHIP_READ_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8000652:	4b24      	ldr	r3, [pc, #144]	@ (80006e4 <WIZCHIP_READ_BUF+0xbc>)
 8000654:	6a1b      	ldr	r3, [r3, #32]
 8000656:	68fa      	ldr	r2, [r7, #12]
 8000658:	0c12      	lsrs	r2, r2, #16
 800065a:	b2d2      	uxtb	r2, r2
 800065c:	4610      	mov	r0, r2
 800065e:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8000660:	4b20      	ldr	r3, [pc, #128]	@ (80006e4 <WIZCHIP_READ_BUF+0xbc>)
 8000662:	6a1b      	ldr	r3, [r3, #32]
 8000664:	68fa      	ldr	r2, [r7, #12]
 8000666:	0a12      	lsrs	r2, r2, #8
 8000668:	b2d2      	uxtb	r2, r2
 800066a:	4610      	mov	r0, r2
 800066c:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 800066e:	4b1d      	ldr	r3, [pc, #116]	@ (80006e4 <WIZCHIP_READ_BUF+0xbc>)
 8000670:	6a1b      	ldr	r3, [r3, #32]
 8000672:	68fa      	ldr	r2, [r7, #12]
 8000674:	b2d2      	uxtb	r2, r2
 8000676:	4610      	mov	r0, r2
 8000678:	4798      	blx	r3
		for(i = 0; i < len; i++)
 800067a:	2300      	movs	r3, #0
 800067c:	82fb      	strh	r3, [r7, #22]
 800067e:	e00a      	b.n	8000696 <WIZCHIP_READ_BUF+0x6e>
		   pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 8000680:	4b18      	ldr	r3, [pc, #96]	@ (80006e4 <WIZCHIP_READ_BUF+0xbc>)
 8000682:	69db      	ldr	r3, [r3, #28]
 8000684:	8afa      	ldrh	r2, [r7, #22]
 8000686:	68b9      	ldr	r1, [r7, #8]
 8000688:	188c      	adds	r4, r1, r2
 800068a:	4798      	blx	r3
 800068c:	4603      	mov	r3, r0
 800068e:	7023      	strb	r3, [r4, #0]
		for(i = 0; i < len; i++)
 8000690:	8afb      	ldrh	r3, [r7, #22]
 8000692:	3301      	adds	r3, #1
 8000694:	82fb      	strh	r3, [r7, #22]
 8000696:	8afa      	ldrh	r2, [r7, #22]
 8000698:	88fb      	ldrh	r3, [r7, #6]
 800069a:	429a      	cmp	r2, r3
 800069c:	d3f0      	bcc.n	8000680 <WIZCHIP_READ_BUF+0x58>
   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800069e:	e017      	b.n	80006d0 <WIZCHIP_READ_BUF+0xa8>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80006a0:	68fb      	ldr	r3, [r7, #12]
 80006a2:	0c1b      	lsrs	r3, r3, #16
 80006a4:	b2db      	uxtb	r3, r3
 80006a6:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80006a8:	68fb      	ldr	r3, [r7, #12]
 80006aa:	0a1b      	lsrs	r3, r3, #8
 80006ac:	b2db      	uxtb	r3, r3
 80006ae:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80006b0:	68fb      	ldr	r3, [r7, #12]
 80006b2:	b2db      	uxtb	r3, r3
 80006b4:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80006b6:	4b0b      	ldr	r3, [pc, #44]	@ (80006e4 <WIZCHIP_READ_BUF+0xbc>)
 80006b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80006ba:	f107 0210 	add.w	r2, r7, #16
 80006be:	2103      	movs	r1, #3
 80006c0:	4610      	mov	r0, r2
 80006c2:	4798      	blx	r3
		WIZCHIP.IF.SPI._read_burst(pBuf, len);
 80006c4:	4b07      	ldr	r3, [pc, #28]	@ (80006e4 <WIZCHIP_READ_BUF+0xbc>)
 80006c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006c8:	88fa      	ldrh	r2, [r7, #6]
 80006ca:	4611      	mov	r1, r2
 80006cc:	68b8      	ldr	r0, [r7, #8]
 80006ce:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 80006d0:	4b04      	ldr	r3, [pc, #16]	@ (80006e4 <WIZCHIP_READ_BUF+0xbc>)
 80006d2:	699b      	ldr	r3, [r3, #24]
 80006d4:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80006d6:	4b03      	ldr	r3, [pc, #12]	@ (80006e4 <WIZCHIP_READ_BUF+0xbc>)
 80006d8:	691b      	ldr	r3, [r3, #16]
 80006da:	4798      	blx	r3
}
 80006dc:	bf00      	nop
 80006de:	371c      	adds	r7, #28
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd90      	pop	{r4, r7, pc}
 80006e4:	20000034 	.word	0x20000034

080006e8 <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b086      	sub	sp, #24
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	60f8      	str	r0, [r7, #12]
 80006f0:	60b9      	str	r1, [r7, #8]
 80006f2:	4613      	mov	r3, r2
 80006f4:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 80006f6:	4b2b      	ldr	r3, [pc, #172]	@ (80007a4 <WIZCHIP_WRITE_BUF+0xbc>)
 80006f8:	68db      	ldr	r3, [r3, #12]
 80006fa:	4798      	blx	r3
   WIZCHIP.CS._select();
 80006fc:	4b29      	ldr	r3, [pc, #164]	@ (80007a4 <WIZCHIP_WRITE_BUF+0xbc>)
 80006fe:	695b      	ldr	r3, [r3, #20]
 8000700:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8000702:	68fb      	ldr	r3, [r7, #12]
 8000704:	f043 0304 	orr.w	r3, r3, #4
 8000708:	60fb      	str	r3, [r7, #12]

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800070a:	4b26      	ldr	r3, [pc, #152]	@ (80007a4 <WIZCHIP_WRITE_BUF+0xbc>)
 800070c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800070e:	2b00      	cmp	r3, #0
 8000710:	d126      	bne.n	8000760 <WIZCHIP_WRITE_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8000712:	4b24      	ldr	r3, [pc, #144]	@ (80007a4 <WIZCHIP_WRITE_BUF+0xbc>)
 8000714:	6a1b      	ldr	r3, [r3, #32]
 8000716:	68fa      	ldr	r2, [r7, #12]
 8000718:	0c12      	lsrs	r2, r2, #16
 800071a:	b2d2      	uxtb	r2, r2
 800071c:	4610      	mov	r0, r2
 800071e:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8000720:	4b20      	ldr	r3, [pc, #128]	@ (80007a4 <WIZCHIP_WRITE_BUF+0xbc>)
 8000722:	6a1b      	ldr	r3, [r3, #32]
 8000724:	68fa      	ldr	r2, [r7, #12]
 8000726:	0a12      	lsrs	r2, r2, #8
 8000728:	b2d2      	uxtb	r2, r2
 800072a:	4610      	mov	r0, r2
 800072c:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 800072e:	4b1d      	ldr	r3, [pc, #116]	@ (80007a4 <WIZCHIP_WRITE_BUF+0xbc>)
 8000730:	6a1b      	ldr	r3, [r3, #32]
 8000732:	68fa      	ldr	r2, [r7, #12]
 8000734:	b2d2      	uxtb	r2, r2
 8000736:	4610      	mov	r0, r2
 8000738:	4798      	blx	r3
		for(i = 0; i < len; i++)
 800073a:	2300      	movs	r3, #0
 800073c:	82fb      	strh	r3, [r7, #22]
 800073e:	e00a      	b.n	8000756 <WIZCHIP_WRITE_BUF+0x6e>
			WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 8000740:	4b18      	ldr	r3, [pc, #96]	@ (80007a4 <WIZCHIP_WRITE_BUF+0xbc>)
 8000742:	6a1b      	ldr	r3, [r3, #32]
 8000744:	8afa      	ldrh	r2, [r7, #22]
 8000746:	68b9      	ldr	r1, [r7, #8]
 8000748:	440a      	add	r2, r1
 800074a:	7812      	ldrb	r2, [r2, #0]
 800074c:	4610      	mov	r0, r2
 800074e:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8000750:	8afb      	ldrh	r3, [r7, #22]
 8000752:	3301      	adds	r3, #1
 8000754:	82fb      	strh	r3, [r7, #22]
 8000756:	8afa      	ldrh	r2, [r7, #22]
 8000758:	88fb      	ldrh	r3, [r7, #6]
 800075a:	429a      	cmp	r2, r3
 800075c:	d3f0      	bcc.n	8000740 <WIZCHIP_WRITE_BUF+0x58>
 800075e:	e017      	b.n	8000790 <WIZCHIP_WRITE_BUF+0xa8>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8000760:	68fb      	ldr	r3, [r7, #12]
 8000762:	0c1b      	lsrs	r3, r3, #16
 8000764:	b2db      	uxtb	r3, r3
 8000766:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	0a1b      	lsrs	r3, r3, #8
 800076c:	b2db      	uxtb	r3, r3
 800076e:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	b2db      	uxtb	r3, r3
 8000774:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8000776:	4b0b      	ldr	r3, [pc, #44]	@ (80007a4 <WIZCHIP_WRITE_BUF+0xbc>)
 8000778:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800077a:	f107 0210 	add.w	r2, r7, #16
 800077e:	2103      	movs	r1, #3
 8000780:	4610      	mov	r0, r2
 8000782:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_burst(pBuf, len);
 8000784:	4b07      	ldr	r3, [pc, #28]	@ (80007a4 <WIZCHIP_WRITE_BUF+0xbc>)
 8000786:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000788:	88fa      	ldrh	r2, [r7, #6]
 800078a:	4611      	mov	r1, r2
 800078c:	68b8      	ldr	r0, [r7, #8]
 800078e:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8000790:	4b04      	ldr	r3, [pc, #16]	@ (80007a4 <WIZCHIP_WRITE_BUF+0xbc>)
 8000792:	699b      	ldr	r3, [r3, #24]
 8000794:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8000796:	4b03      	ldr	r3, [pc, #12]	@ (80007a4 <WIZCHIP_WRITE_BUF+0xbc>)
 8000798:	691b      	ldr	r3, [r3, #16]
 800079a:	4798      	blx	r3
}
 800079c:	bf00      	nop
 800079e:	3718      	adds	r7, #24
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}
 80007a4:	20000034 	.word	0x20000034

080007a8 <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn)
{
 80007a8:	b590      	push	{r4, r7, lr}
 80007aa:	b085      	sub	sp, #20
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	4603      	mov	r3, r0
 80007b0:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 80007b2:	2300      	movs	r3, #0
 80007b4:	81fb      	strh	r3, [r7, #14]
 80007b6:	2300      	movs	r3, #0
 80007b8:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 80007ba:	79fb      	ldrb	r3, [r7, #7]
 80007bc:	009b      	lsls	r3, r3, #2
 80007be:	3301      	adds	r3, #1
 80007c0:	00db      	lsls	r3, r3, #3
 80007c2:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80007c6:	4618      	mov	r0, r3
 80007c8:	f7ff fe94 	bl	80004f4 <WIZCHIP_READ>
 80007cc:	4603      	mov	r3, r0
 80007ce:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 80007d0:	89bb      	ldrh	r3, [r7, #12]
 80007d2:	021b      	lsls	r3, r3, #8
 80007d4:	b29c      	uxth	r4, r3
 80007d6:	79fb      	ldrb	r3, [r7, #7]
 80007d8:	009b      	lsls	r3, r3, #2
 80007da:	3301      	adds	r3, #1
 80007dc:	00db      	lsls	r3, r3, #3
 80007de:	f503 5304 	add.w	r3, r3, #8448	@ 0x2100
 80007e2:	4618      	mov	r0, r3
 80007e4:	f7ff fe86 	bl	80004f4 <WIZCHIP_READ>
 80007e8:	4603      	mov	r3, r0
 80007ea:	4423      	add	r3, r4
 80007ec:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 80007ee:	89bb      	ldrh	r3, [r7, #12]
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d019      	beq.n	8000828 <getSn_TX_FSR+0x80>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 80007f4:	79fb      	ldrb	r3, [r7, #7]
 80007f6:	009b      	lsls	r3, r3, #2
 80007f8:	3301      	adds	r3, #1
 80007fa:	00db      	lsls	r3, r3, #3
 80007fc:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000800:	4618      	mov	r0, r3
 8000802:	f7ff fe77 	bl	80004f4 <WIZCHIP_READ>
 8000806:	4603      	mov	r3, r0
 8000808:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 800080a:	89fb      	ldrh	r3, [r7, #14]
 800080c:	021b      	lsls	r3, r3, #8
 800080e:	b29c      	uxth	r4, r3
 8000810:	79fb      	ldrb	r3, [r7, #7]
 8000812:	009b      	lsls	r3, r3, #2
 8000814:	3301      	adds	r3, #1
 8000816:	00db      	lsls	r3, r3, #3
 8000818:	f503 5304 	add.w	r3, r3, #8448	@ 0x2100
 800081c:	4618      	mov	r0, r3
 800081e:	f7ff fe69 	bl	80004f4 <WIZCHIP_READ>
 8000822:	4603      	mov	r3, r0
 8000824:	4423      	add	r3, r4
 8000826:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8000828:	89fa      	ldrh	r2, [r7, #14]
 800082a:	89bb      	ldrh	r3, [r7, #12]
 800082c:	429a      	cmp	r2, r3
 800082e:	d1c4      	bne.n	80007ba <getSn_TX_FSR+0x12>
   return val;
 8000830:	89fb      	ldrh	r3, [r7, #14]
}
 8000832:	4618      	mov	r0, r3
 8000834:	3714      	adds	r7, #20
 8000836:	46bd      	mov	sp, r7
 8000838:	bd90      	pop	{r4, r7, pc}

0800083a <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 800083a:	b590      	push	{r4, r7, lr}
 800083c:	b085      	sub	sp, #20
 800083e:	af00      	add	r7, sp, #0
 8000840:	4603      	mov	r3, r0
 8000842:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8000844:	2300      	movs	r3, #0
 8000846:	81fb      	strh	r3, [r7, #14]
 8000848:	2300      	movs	r3, #0
 800084a:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 800084c:	79fb      	ldrb	r3, [r7, #7]
 800084e:	009b      	lsls	r3, r3, #2
 8000850:	3301      	adds	r3, #1
 8000852:	00db      	lsls	r3, r3, #3
 8000854:	f503 5318 	add.w	r3, r3, #9728	@ 0x2600
 8000858:	4618      	mov	r0, r3
 800085a:	f7ff fe4b 	bl	80004f4 <WIZCHIP_READ>
 800085e:	4603      	mov	r3, r0
 8000860:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8000862:	89bb      	ldrh	r3, [r7, #12]
 8000864:	021b      	lsls	r3, r3, #8
 8000866:	b29c      	uxth	r4, r3
 8000868:	79fb      	ldrb	r3, [r7, #7]
 800086a:	009b      	lsls	r3, r3, #2
 800086c:	3301      	adds	r3, #1
 800086e:	00db      	lsls	r3, r3, #3
 8000870:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8000874:	4618      	mov	r0, r3
 8000876:	f7ff fe3d 	bl	80004f4 <WIZCHIP_READ>
 800087a:	4603      	mov	r3, r0
 800087c:	4423      	add	r3, r4
 800087e:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8000880:	89bb      	ldrh	r3, [r7, #12]
 8000882:	2b00      	cmp	r3, #0
 8000884:	d019      	beq.n	80008ba <getSn_RX_RSR+0x80>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 8000886:	79fb      	ldrb	r3, [r7, #7]
 8000888:	009b      	lsls	r3, r3, #2
 800088a:	3301      	adds	r3, #1
 800088c:	00db      	lsls	r3, r3, #3
 800088e:	f503 5318 	add.w	r3, r3, #9728	@ 0x2600
 8000892:	4618      	mov	r0, r3
 8000894:	f7ff fe2e 	bl	80004f4 <WIZCHIP_READ>
 8000898:	4603      	mov	r3, r0
 800089a:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 800089c:	89fb      	ldrh	r3, [r7, #14]
 800089e:	021b      	lsls	r3, r3, #8
 80008a0:	b29c      	uxth	r4, r3
 80008a2:	79fb      	ldrb	r3, [r7, #7]
 80008a4:	009b      	lsls	r3, r3, #2
 80008a6:	3301      	adds	r3, #1
 80008a8:	00db      	lsls	r3, r3, #3
 80008aa:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 80008ae:	4618      	mov	r0, r3
 80008b0:	f7ff fe20 	bl	80004f4 <WIZCHIP_READ>
 80008b4:	4603      	mov	r3, r0
 80008b6:	4423      	add	r3, r4
 80008b8:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 80008ba:	89fa      	ldrh	r2, [r7, #14]
 80008bc:	89bb      	ldrh	r3, [r7, #12]
 80008be:	429a      	cmp	r2, r3
 80008c0:	d1c4      	bne.n	800084c <getSn_RX_RSR+0x12>
   return val;
 80008c2:	89fb      	ldrh	r3, [r7, #14]
}
 80008c4:	4618      	mov	r0, r3
 80008c6:	3714      	adds	r7, #20
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bd90      	pop	{r4, r7, pc}

080008cc <wiz_send_data>:

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 80008cc:	b590      	push	{r4, r7, lr}
 80008ce:	b085      	sub	sp, #20
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	4603      	mov	r3, r0
 80008d4:	6039      	str	r1, [r7, #0]
 80008d6:	71fb      	strb	r3, [r7, #7]
 80008d8:	4613      	mov	r3, r2
 80008da:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 80008dc:	2300      	movs	r3, #0
 80008de:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 80008e0:	2300      	movs	r3, #0
 80008e2:	60bb      	str	r3, [r7, #8]

   if(len == 0)  return;
 80008e4:	88bb      	ldrh	r3, [r7, #4]
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d046      	beq.n	8000978 <wiz_send_data+0xac>
   ptr = getSn_TX_WR(sn);
 80008ea:	79fb      	ldrb	r3, [r7, #7]
 80008ec:	009b      	lsls	r3, r3, #2
 80008ee:	3301      	adds	r3, #1
 80008f0:	00db      	lsls	r3, r3, #3
 80008f2:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 80008f6:	4618      	mov	r0, r3
 80008f8:	f7ff fdfc 	bl	80004f4 <WIZCHIP_READ>
 80008fc:	4603      	mov	r3, r0
 80008fe:	021b      	lsls	r3, r3, #8
 8000900:	b29c      	uxth	r4, r3
 8000902:	79fb      	ldrb	r3, [r7, #7]
 8000904:	009b      	lsls	r3, r3, #2
 8000906:	3301      	adds	r3, #1
 8000908:	00db      	lsls	r3, r3, #3
 800090a:	f503 5314 	add.w	r3, r3, #9472	@ 0x2500
 800090e:	4618      	mov	r0, r3
 8000910:	f7ff fdf0 	bl	80004f4 <WIZCHIP_READ>
 8000914:	4603      	mov	r3, r0
 8000916:	4423      	add	r3, r4
 8000918:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 800091a:	89fb      	ldrh	r3, [r7, #14]
 800091c:	021a      	lsls	r2, r3, #8
 800091e:	79fb      	ldrb	r3, [r7, #7]
 8000920:	009b      	lsls	r3, r3, #2
 8000922:	3302      	adds	r3, #2
 8000924:	00db      	lsls	r3, r3, #3
 8000926:	4413      	add	r3, r2
 8000928:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_WRITE_BUF(addrsel,wizdata, len);
 800092a:	88bb      	ldrh	r3, [r7, #4]
 800092c:	461a      	mov	r2, r3
 800092e:	6839      	ldr	r1, [r7, #0]
 8000930:	68b8      	ldr	r0, [r7, #8]
 8000932:	f7ff fed9 	bl	80006e8 <WIZCHIP_WRITE_BUF>
   
   ptr += len;
 8000936:	89fa      	ldrh	r2, [r7, #14]
 8000938:	88bb      	ldrh	r3, [r7, #4]
 800093a:	4413      	add	r3, r2
 800093c:	81fb      	strh	r3, [r7, #14]
   setSn_TX_WR(sn,ptr);
 800093e:	79fb      	ldrb	r3, [r7, #7]
 8000940:	009b      	lsls	r3, r3, #2
 8000942:	3301      	adds	r3, #1
 8000944:	00db      	lsls	r3, r3, #3
 8000946:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 800094a:	461a      	mov	r2, r3
 800094c:	89fb      	ldrh	r3, [r7, #14]
 800094e:	0a1b      	lsrs	r3, r3, #8
 8000950:	b29b      	uxth	r3, r3
 8000952:	b2db      	uxtb	r3, r3
 8000954:	4619      	mov	r1, r3
 8000956:	4610      	mov	r0, r2
 8000958:	f7ff fe18 	bl	800058c <WIZCHIP_WRITE>
 800095c:	79fb      	ldrb	r3, [r7, #7]
 800095e:	009b      	lsls	r3, r3, #2
 8000960:	3301      	adds	r3, #1
 8000962:	00db      	lsls	r3, r3, #3
 8000964:	f503 5314 	add.w	r3, r3, #9472	@ 0x2500
 8000968:	461a      	mov	r2, r3
 800096a:	89fb      	ldrh	r3, [r7, #14]
 800096c:	b2db      	uxtb	r3, r3
 800096e:	4619      	mov	r1, r3
 8000970:	4610      	mov	r0, r2
 8000972:	f7ff fe0b 	bl	800058c <WIZCHIP_WRITE>
 8000976:	e000      	b.n	800097a <wiz_send_data+0xae>
   if(len == 0)  return;
 8000978:	bf00      	nop
}
 800097a:	3714      	adds	r7, #20
 800097c:	46bd      	mov	sp, r7
 800097e:	bd90      	pop	{r4, r7, pc}

08000980 <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8000980:	b590      	push	{r4, r7, lr}
 8000982:	b085      	sub	sp, #20
 8000984:	af00      	add	r7, sp, #0
 8000986:	4603      	mov	r3, r0
 8000988:	6039      	str	r1, [r7, #0]
 800098a:	71fb      	strb	r3, [r7, #7]
 800098c:	4613      	mov	r3, r2
 800098e:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8000990:	2300      	movs	r3, #0
 8000992:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8000994:	2300      	movs	r3, #0
 8000996:	60bb      	str	r3, [r7, #8]
   
   if(len == 0) return;
 8000998:	88bb      	ldrh	r3, [r7, #4]
 800099a:	2b00      	cmp	r3, #0
 800099c:	d046      	beq.n	8000a2c <wiz_recv_data+0xac>
   ptr = getSn_RX_RD(sn);
 800099e:	79fb      	ldrb	r3, [r7, #7]
 80009a0:	009b      	lsls	r3, r3, #2
 80009a2:	3301      	adds	r3, #1
 80009a4:	00db      	lsls	r3, r3, #3
 80009a6:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 80009aa:	4618      	mov	r0, r3
 80009ac:	f7ff fda2 	bl	80004f4 <WIZCHIP_READ>
 80009b0:	4603      	mov	r3, r0
 80009b2:	021b      	lsls	r3, r3, #8
 80009b4:	b29c      	uxth	r4, r3
 80009b6:	79fb      	ldrb	r3, [r7, #7]
 80009b8:	009b      	lsls	r3, r3, #2
 80009ba:	3301      	adds	r3, #1
 80009bc:	00db      	lsls	r3, r3, #3
 80009be:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 80009c2:	4618      	mov	r0, r3
 80009c4:	f7ff fd96 	bl	80004f4 <WIZCHIP_READ>
 80009c8:	4603      	mov	r3, r0
 80009ca:	4423      	add	r3, r4
 80009cc:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 80009ce:	89fb      	ldrh	r3, [r7, #14]
 80009d0:	021a      	lsls	r2, r3, #8
 80009d2:	79fb      	ldrb	r3, [r7, #7]
 80009d4:	009b      	lsls	r3, r3, #2
 80009d6:	3303      	adds	r3, #3
 80009d8:	00db      	lsls	r3, r3, #3
 80009da:	4413      	add	r3, r2
 80009dc:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_READ_BUF(addrsel, wizdata, len);
 80009de:	88bb      	ldrh	r3, [r7, #4]
 80009e0:	461a      	mov	r2, r3
 80009e2:	6839      	ldr	r1, [r7, #0]
 80009e4:	68b8      	ldr	r0, [r7, #8]
 80009e6:	f7ff fe1f 	bl	8000628 <WIZCHIP_READ_BUF>
   ptr += len;
 80009ea:	89fa      	ldrh	r2, [r7, #14]
 80009ec:	88bb      	ldrh	r3, [r7, #4]
 80009ee:	4413      	add	r3, r2
 80009f0:	81fb      	strh	r3, [r7, #14]
   
   setSn_RX_RD(sn,ptr);
 80009f2:	79fb      	ldrb	r3, [r7, #7]
 80009f4:	009b      	lsls	r3, r3, #2
 80009f6:	3301      	adds	r3, #1
 80009f8:	00db      	lsls	r3, r3, #3
 80009fa:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 80009fe:	461a      	mov	r2, r3
 8000a00:	89fb      	ldrh	r3, [r7, #14]
 8000a02:	0a1b      	lsrs	r3, r3, #8
 8000a04:	b29b      	uxth	r3, r3
 8000a06:	b2db      	uxtb	r3, r3
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	f7ff fdbe 	bl	800058c <WIZCHIP_WRITE>
 8000a10:	79fb      	ldrb	r3, [r7, #7]
 8000a12:	009b      	lsls	r3, r3, #2
 8000a14:	3301      	adds	r3, #1
 8000a16:	00db      	lsls	r3, r3, #3
 8000a18:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 8000a1c:	461a      	mov	r2, r3
 8000a1e:	89fb      	ldrh	r3, [r7, #14]
 8000a20:	b2db      	uxtb	r3, r3
 8000a22:	4619      	mov	r1, r3
 8000a24:	4610      	mov	r0, r2
 8000a26:	f7ff fdb1 	bl	800058c <WIZCHIP_WRITE>
 8000a2a:	e000      	b.n	8000a2e <wiz_recv_data+0xae>
   if(len == 0) return;
 8000a2c:	bf00      	nop
}
 8000a2e:	3714      	adds	r7, #20
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd90      	pop	{r4, r7, pc}

08000a34 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b082      	sub	sp, #8
 8000a38:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a3a:	f001 fff1 	bl	8002a20 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a3e:	f000 f98d 	bl	8000d5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a42:	f000 fa1f 	bl	8000e84 <MX_GPIO_Init>
  MX_SPI2_Init();
 8000a46:	f000 f9e7 	bl	8000e18 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(100);															/* Задержка после инициализации интерфейсов */
 8000a4a:	2064      	movs	r0, #100	@ 0x64
 8000a4c:	f002 f890 	bl	8002b70 <HAL_Delay>
  if((HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1) == GPIO_PIN_SET)) {				/* Проверка на джампер. Если он установлен, переход на основную прошивку запрещён */
 8000a50:	2102      	movs	r1, #2
 8000a52:	48a9      	ldr	r0, [pc, #676]	@ (8000cf8 <main+0x2c4>)
 8000a54:	f002 ff02 	bl	800385c <HAL_GPIO_ReadPin>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	2b01      	cmp	r3, #1
 8000a5c:	d101      	bne.n	8000a62 <main+0x2e>
	  jump_to_application();
 8000a5e:	f000 fa85 	bl	8000f6c <jump_to_application>
  }

  reg_wizchip_cs_cbfunc(cs_select, cs_deselect);							/* Регистрация функций SPI для сетевого чипа W5500 */
 8000a62:	49a6      	ldr	r1, [pc, #664]	@ (8000cfc <main+0x2c8>)
 8000a64:	48a6      	ldr	r0, [pc, #664]	@ (8000d00 <main+0x2cc>)
 8000a66:	f001 fa41 	bl	8001eec <reg_wizchip_cs_cbfunc>
  reg_wizchip_spi_cbfunc(spi_readbyte, spi_writebyte);
 8000a6a:	49a6      	ldr	r1, [pc, #664]	@ (8000d04 <main+0x2d0>)
 8000a6c:	48a6      	ldr	r0, [pc, #664]	@ (8000d08 <main+0x2d4>)
 8000a6e:	f001 fa63 	bl	8001f38 <reg_wizchip_spi_cbfunc>
  reg_wizchip_cris_cbfunc(cris_enter, cris_exit);
 8000a72:	49a6      	ldr	r1, [pc, #664]	@ (8000d0c <main+0x2d8>)
 8000a74:	48a6      	ldr	r0, [pc, #664]	@ (8000d10 <main+0x2dc>)
 8000a76:	f001 fa13 	bl	8001ea0 <reg_wizchip_cris_cbfunc>
  reg_wizchip_spiburst_cbfunc(spi_readburst, spi_writeburst);
 8000a7a:	49a6      	ldr	r1, [pc, #664]	@ (8000d14 <main+0x2e0>)
 8000a7c:	48a6      	ldr	r0, [pc, #664]	@ (8000d18 <main+0x2e4>)
 8000a7e:	f001 fa87 	bl	8001f90 <reg_wizchip_spiburst_cbfunc>

  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_RESET);						/* Физический сброс W5500 */
 8000a82:	2200      	movs	r2, #0
 8000a84:	2101      	movs	r1, #1
 8000a86:	48a5      	ldr	r0, [pc, #660]	@ (8000d1c <main+0x2e8>)
 8000a88:	f002 ff00 	bl	800388c <HAL_GPIO_WritePin>
  HAL_Delay(500);
 8000a8c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000a90:	f002 f86e 	bl	8002b70 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_SET);
 8000a94:	2201      	movs	r2, #1
 8000a96:	2101      	movs	r1, #1
 8000a98:	48a0      	ldr	r0, [pc, #640]	@ (8000d1c <main+0x2e8>)
 8000a9a:	f002 fef7 	bl	800388c <HAL_GPIO_WritePin>
  HAL_Delay(500);
 8000a9e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000aa2:	f002 f865 	bl	8002b70 <HAL_Delay>

  ctlnetwork(CN_SET_NETINFO, (void*)&gSetNetInfo);							/* Инициализация сетевого чипа параметрами (ip, mask, etc. */
 8000aa6:	499e      	ldr	r1, [pc, #632]	@ (8000d20 <main+0x2ec>)
 8000aa8:	2000      	movs	r0, #0
 8000aaa:	f001 fb8d 	bl	80021c8 <ctlnetwork>
  ctlwizchip(CW_INIT_WIZCHIP,(void*)buffer_size_tx_rx);						/* Установка размеров буфера */
 8000aae:	499d      	ldr	r1, [pc, #628]	@ (8000d24 <main+0x2f0>)
 8000ab0:	2004      	movs	r0, #4
 8000ab2:	f001 fa99 	bl	8001fe8 <ctlwizchip>

  socket(BOOTLOADER_SOCKET, Sn_MR_UDP, BOOTLOADER_PORT, 0);					/* Открытие сокета */
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	f241 52b3 	movw	r2, #5555	@ 0x15b3
 8000abc:	2102      	movs	r1, #2
 8000abe:	2000      	movs	r0, #0
 8000ac0:	f000 fc68 	bl	8001394 <socket>

  state = WAIT_SYNC_BYTE;
 8000ac4:	4b98      	ldr	r3, [pc, #608]	@ (8000d28 <main+0x2f4>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	701a      	strb	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  switch(state)
 8000aca:	4b97      	ldr	r3, [pc, #604]	@ (8000d28 <main+0x2f4>)
 8000acc:	781b      	ldrb	r3, [r3, #0]
 8000ace:	2b03      	cmp	r3, #3
 8000ad0:	d8fb      	bhi.n	8000aca <main+0x96>
 8000ad2:	a201      	add	r2, pc, #4	@ (adr r2, 8000ad8 <main+0xa4>)
 8000ad4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ad8:	08000ae9 	.word	0x08000ae9
 8000adc:	08000bad 	.word	0x08000bad
 8000ae0:	08000cc9 	.word	0x08000cc9
 8000ae4:	08000b4d 	.word	0x08000b4d
	  {
	  	  case WAIT_SYNC_BYTE:
	  		  ret_boot = getSn_RX_RSR(0);
 8000ae8:	2000      	movs	r0, #0
 8000aea:	f7ff fea6 	bl	800083a <getSn_RX_RSR>
 8000aee:	4603      	mov	r3, r0
 8000af0:	461a      	mov	r2, r3
 8000af2:	4b8e      	ldr	r3, [pc, #568]	@ (8000d2c <main+0x2f8>)
 8000af4:	601a      	str	r2, [r3, #0]
	  		  if(ret_boot > 0)
 8000af6:	4b8d      	ldr	r3, [pc, #564]	@ (8000d2c <main+0x2f8>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	f340 80f7 	ble.w	8000cee <main+0x2ba>
	  		  {
	  			  rx_boot = recvfrom(0, rx_data, 1, dest_ip, &dest_port);
 8000b00:	4b8b      	ldr	r3, [pc, #556]	@ (8000d30 <main+0x2fc>)
 8000b02:	9300      	str	r3, [sp, #0]
 8000b04:	4b8b      	ldr	r3, [pc, #556]	@ (8000d34 <main+0x300>)
 8000b06:	2201      	movs	r2, #1
 8000b08:	498b      	ldr	r1, [pc, #556]	@ (8000d38 <main+0x304>)
 8000b0a:	2000      	movs	r0, #0
 8000b0c:	f000 ff30 	bl	8001970 <recvfrom_W5x00>
 8000b10:	4603      	mov	r3, r0
 8000b12:	4a8a      	ldr	r2, [pc, #552]	@ (8000d3c <main+0x308>)
 8000b14:	6013      	str	r3, [r2, #0]
	  			  if(rx_boot > 0)
 8000b16:	4b89      	ldr	r3, [pc, #548]	@ (8000d3c <main+0x308>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	f340 80e7 	ble.w	8000cee <main+0x2ba>
	  			  {
	  				  first_byte = rx_data[0];
 8000b20:	4b85      	ldr	r3, [pc, #532]	@ (8000d38 <main+0x304>)
 8000b22:	781a      	ldrb	r2, [r3, #0]
 8000b24:	4b86      	ldr	r3, [pc, #536]	@ (8000d40 <main+0x30c>)
 8000b26:	701a      	strb	r2, [r3, #0]
	  				  if(first_byte == 0xAA)
 8000b28:	4b85      	ldr	r3, [pc, #532]	@ (8000d40 <main+0x30c>)
 8000b2a:	781b      	ldrb	r3, [r3, #0]
 8000b2c:	2baa      	cmp	r3, #170	@ 0xaa
 8000b2e:	d103      	bne.n	8000b38 <main+0x104>
	  				  {
	  					  state = ERASE_FLASH;
 8000b30:	4b7d      	ldr	r3, [pc, #500]	@ (8000d28 <main+0x2f4>)
 8000b32:	2203      	movs	r2, #3
 8000b34:	701a      	strb	r2, [r3, #0]
 8000b36:	e002      	b.n	8000b3e <main+0x10a>
	  				  }
	  				  else
	  				  {
	  					  state = WAIT_SYNC_BYTE;
 8000b38:	4b7b      	ldr	r3, [pc, #492]	@ (8000d28 <main+0x2f4>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	701a      	strb	r2, [r3, #0]
	  				  }
	  				  memset(rx_data, 0, sizeof(rx_data));
 8000b3e:	f44f 6285 	mov.w	r2, #1064	@ 0x428
 8000b42:	2100      	movs	r1, #0
 8000b44:	487c      	ldr	r0, [pc, #496]	@ (8000d38 <main+0x304>)
 8000b46:	f004 f8d9 	bl	8004cfc <memset>
	  			  }
	  		  }
	  		  break;
 8000b4a:	e0d0      	b.n	8000cee <main+0x2ba>

	  	  case ERASE_FLASH:
	  		  erase_result = flash_erase();
 8000b4c:	f000 fac2 	bl	80010d4 <flash_erase>
 8000b50:	4603      	mov	r3, r0
 8000b52:	461a      	mov	r2, r3
 8000b54:	4b7b      	ldr	r3, [pc, #492]	@ (8000d44 <main+0x310>)
 8000b56:	701a      	strb	r2, [r3, #0]
	  		  if(erase_result == true)
 8000b58:	4b7a      	ldr	r3, [pc, #488]	@ (8000d44 <main+0x310>)
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d00f      	beq.n	8000b80 <main+0x14c>
	  		  {
	  			  tx_data[0] = 0xBB;
 8000b60:	4b79      	ldr	r3, [pc, #484]	@ (8000d48 <main+0x314>)
 8000b62:	22bb      	movs	r2, #187	@ 0xbb
 8000b64:	701a      	strb	r2, [r3, #0]
	  			  sendto(0, tx_data, 1, &dest_ip, dest_port);
 8000b66:	4b72      	ldr	r3, [pc, #456]	@ (8000d30 <main+0x2fc>)
 8000b68:	881b      	ldrh	r3, [r3, #0]
 8000b6a:	9300      	str	r3, [sp, #0]
 8000b6c:	4b71      	ldr	r3, [pc, #452]	@ (8000d34 <main+0x300>)
 8000b6e:	2201      	movs	r2, #1
 8000b70:	4975      	ldr	r1, [pc, #468]	@ (8000d48 <main+0x314>)
 8000b72:	2000      	movs	r0, #0
 8000b74:	f000 fda4 	bl	80016c0 <sendto_W5x00>
	  			  state = PARS_PACKET;
 8000b78:	4b6b      	ldr	r3, [pc, #428]	@ (8000d28 <main+0x2f4>)
 8000b7a:	2201      	movs	r2, #1
 8000b7c:	701a      	strb	r2, [r3, #0]
 8000b7e:	e00e      	b.n	8000b9e <main+0x16a>
	  		  }
	  		  else
	  		  {
	  			  tx_data[0] = 0xCC;
 8000b80:	4b71      	ldr	r3, [pc, #452]	@ (8000d48 <main+0x314>)
 8000b82:	22cc      	movs	r2, #204	@ 0xcc
 8000b84:	701a      	strb	r2, [r3, #0]
	  			  sendto(0, tx_data, 1, &dest_ip, dest_port);
 8000b86:	4b6a      	ldr	r3, [pc, #424]	@ (8000d30 <main+0x2fc>)
 8000b88:	881b      	ldrh	r3, [r3, #0]
 8000b8a:	9300      	str	r3, [sp, #0]
 8000b8c:	4b69      	ldr	r3, [pc, #420]	@ (8000d34 <main+0x300>)
 8000b8e:	2201      	movs	r2, #1
 8000b90:	496d      	ldr	r1, [pc, #436]	@ (8000d48 <main+0x314>)
 8000b92:	2000      	movs	r0, #0
 8000b94:	f000 fd94 	bl	80016c0 <sendto_W5x00>
	  			  state = WAIT_SYNC_BYTE;
 8000b98:	4b63      	ldr	r3, [pc, #396]	@ (8000d28 <main+0x2f4>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	701a      	strb	r2, [r3, #0]
	  		  }
	  		  memset(rx_data, 0, sizeof(rx_data));
 8000b9e:	f44f 6285 	mov.w	r2, #1064	@ 0x428
 8000ba2:	2100      	movs	r1, #0
 8000ba4:	4864      	ldr	r0, [pc, #400]	@ (8000d38 <main+0x304>)
 8000ba6:	f004 f8a9 	bl	8004cfc <memset>
	  		  break;
 8000baa:	e0a4      	b.n	8000cf6 <main+0x2c2>

	  	  case PARS_PACKET:
	  		ret_boot = getSn_RX_RSR(0);
 8000bac:	2000      	movs	r0, #0
 8000bae:	f7ff fe44 	bl	800083a <getSn_RX_RSR>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	461a      	mov	r2, r3
 8000bb6:	4b5d      	ldr	r3, [pc, #372]	@ (8000d2c <main+0x2f8>)
 8000bb8:	601a      	str	r2, [r3, #0]
	  		if(ret_boot > 0)
 8000bba:	4b5c      	ldr	r3, [pc, #368]	@ (8000d2c <main+0x2f8>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	f340 8097 	ble.w	8000cf2 <main+0x2be>
	  		{
	  			rx_boot = recvfrom(0, rx_data, sizeof(rx_data), dest_ip, &dest_port);
 8000bc4:	4b5a      	ldr	r3, [pc, #360]	@ (8000d30 <main+0x2fc>)
 8000bc6:	9300      	str	r3, [sp, #0]
 8000bc8:	4b5a      	ldr	r3, [pc, #360]	@ (8000d34 <main+0x300>)
 8000bca:	f44f 6285 	mov.w	r2, #1064	@ 0x428
 8000bce:	495a      	ldr	r1, [pc, #360]	@ (8000d38 <main+0x304>)
 8000bd0:	2000      	movs	r0, #0
 8000bd2:	f000 fecd 	bl	8001970 <recvfrom_W5x00>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	4a58      	ldr	r2, [pc, #352]	@ (8000d3c <main+0x308>)
 8000bda:	6013      	str	r3, [r2, #0]
	  			if(rx_boot > 0)
 8000bdc:	4b57      	ldr	r3, [pc, #348]	@ (8000d3c <main+0x308>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	f340 8086 	ble.w	8000cf2 <main+0x2be>
	  			{
	  				res = bootloader_process_packet(rx_data, rx_boot, &ack, &crc);
 8000be6:	4b55      	ldr	r3, [pc, #340]	@ (8000d3c <main+0x308>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	4619      	mov	r1, r3
 8000bec:	4b57      	ldr	r3, [pc, #348]	@ (8000d4c <main+0x318>)
 8000bee:	4a58      	ldr	r2, [pc, #352]	@ (8000d50 <main+0x31c>)
 8000bf0:	4851      	ldr	r0, [pc, #324]	@ (8000d38 <main+0x304>)
 8000bf2:	f000 faf3 	bl	80011dc <bootloader_process_packet>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	461a      	mov	r2, r3
 8000bfa:	4b56      	ldr	r3, [pc, #344]	@ (8000d54 <main+0x320>)
 8000bfc:	701a      	strb	r2, [r3, #0]

	  				switch(res)
 8000bfe:	4b55      	ldr	r3, [pc, #340]	@ (8000d54 <main+0x320>)
 8000c00:	781b      	ldrb	r3, [r3, #0]
 8000c02:	2b03      	cmp	r3, #3
 8000c04:	d021      	beq.n	8000c4a <main+0x216>
 8000c06:	2b03      	cmp	r3, #3
 8000c08:	dc47      	bgt.n	8000c9a <main+0x266>
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d002      	beq.n	8000c14 <main+0x1e0>
 8000c0e:	2b02      	cmp	r3, #2
 8000c10:	d00b      	beq.n	8000c2a <main+0x1f6>
 8000c12:	e042      	b.n	8000c9a <main+0x266>
	  				{
	  					case PKT_OK:
	  						sendto(0, &ack, 1, &dest_ip, dest_port);
 8000c14:	4b46      	ldr	r3, [pc, #280]	@ (8000d30 <main+0x2fc>)
 8000c16:	881b      	ldrh	r3, [r3, #0]
 8000c18:	9300      	str	r3, [sp, #0]
 8000c1a:	4b46      	ldr	r3, [pc, #280]	@ (8000d34 <main+0x300>)
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	494c      	ldr	r1, [pc, #304]	@ (8000d50 <main+0x31c>)
 8000c20:	2000      	movs	r0, #0
 8000c22:	f000 fd4d 	bl	80016c0 <sendto_W5x00>
	  						asm("nop");
 8000c26:	bf00      	nop
	  						break;
 8000c28:	e047      	b.n	8000cba <main+0x286>

	  					case PKT_FLASH_ERROR:
	  						tx_data[0] = 0xCC;
 8000c2a:	4b47      	ldr	r3, [pc, #284]	@ (8000d48 <main+0x314>)
 8000c2c:	22cc      	movs	r2, #204	@ 0xcc
 8000c2e:	701a      	strb	r2, [r3, #0]
	  						sendto(0, tx_data, 1, &dest_ip, dest_port);
 8000c30:	4b3f      	ldr	r3, [pc, #252]	@ (8000d30 <main+0x2fc>)
 8000c32:	881b      	ldrh	r3, [r3, #0]
 8000c34:	9300      	str	r3, [sp, #0]
 8000c36:	4b3f      	ldr	r3, [pc, #252]	@ (8000d34 <main+0x300>)
 8000c38:	2201      	movs	r2, #1
 8000c3a:	4943      	ldr	r1, [pc, #268]	@ (8000d48 <main+0x314>)
 8000c3c:	2000      	movs	r0, #0
 8000c3e:	f000 fd3f 	bl	80016c0 <sendto_W5x00>
	  						state = WAIT_SYNC_BYTE;
 8000c42:	4b39      	ldr	r3, [pc, #228]	@ (8000d28 <main+0x2f4>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	701a      	strb	r2, [r3, #0]
	  						break;
 8000c48:	e037      	b.n	8000cba <main+0x286>

	  					case PKT_END_CRC:
	  						if(verify_flash_crc(crc))
 8000c4a:	4b40      	ldr	r3, [pc, #256]	@ (8000d4c <main+0x318>)
 8000c4c:	881b      	ldrh	r3, [r3, #0]
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f000 fb6a 	bl	8001328 <verify_flash_crc>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d00f      	beq.n	8000c7a <main+0x246>
	  						{
	  							tx_data[0] = 0xE2;
 8000c5a:	4b3b      	ldr	r3, [pc, #236]	@ (8000d48 <main+0x314>)
 8000c5c:	22e2      	movs	r2, #226	@ 0xe2
 8000c5e:	701a      	strb	r2, [r3, #0]
	  							sendto(0, tx_data, 1, &dest_ip, dest_port);
 8000c60:	4b33      	ldr	r3, [pc, #204]	@ (8000d30 <main+0x2fc>)
 8000c62:	881b      	ldrh	r3, [r3, #0]
 8000c64:	9300      	str	r3, [sp, #0]
 8000c66:	4b33      	ldr	r3, [pc, #204]	@ (8000d34 <main+0x300>)
 8000c68:	2201      	movs	r2, #1
 8000c6a:	4937      	ldr	r1, [pc, #220]	@ (8000d48 <main+0x314>)
 8000c6c:	2000      	movs	r0, #0
 8000c6e:	f000 fd27 	bl	80016c0 <sendto_W5x00>
	  							state = END_SESSION;
 8000c72:	4b2d      	ldr	r3, [pc, #180]	@ (8000d28 <main+0x2f4>)
 8000c74:	2202      	movs	r2, #2
 8000c76:	701a      	strb	r2, [r3, #0]
	  						{
	  							tx_data[0] = 0xE1;
	  							sendto(0, tx_data, 1, &dest_ip, dest_port);
	  							state = WAIT_SYNC_BYTE;
	  						}
	  						break;
 8000c78:	e01f      	b.n	8000cba <main+0x286>
	  							tx_data[0] = 0xE1;
 8000c7a:	4b33      	ldr	r3, [pc, #204]	@ (8000d48 <main+0x314>)
 8000c7c:	22e1      	movs	r2, #225	@ 0xe1
 8000c7e:	701a      	strb	r2, [r3, #0]
	  							sendto(0, tx_data, 1, &dest_ip, dest_port);
 8000c80:	4b2b      	ldr	r3, [pc, #172]	@ (8000d30 <main+0x2fc>)
 8000c82:	881b      	ldrh	r3, [r3, #0]
 8000c84:	9300      	str	r3, [sp, #0]
 8000c86:	4b2b      	ldr	r3, [pc, #172]	@ (8000d34 <main+0x300>)
 8000c88:	2201      	movs	r2, #1
 8000c8a:	492f      	ldr	r1, [pc, #188]	@ (8000d48 <main+0x314>)
 8000c8c:	2000      	movs	r0, #0
 8000c8e:	f000 fd17 	bl	80016c0 <sendto_W5x00>
	  							state = WAIT_SYNC_BYTE;
 8000c92:	4b25      	ldr	r3, [pc, #148]	@ (8000d28 <main+0x2f4>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	701a      	strb	r2, [r3, #0]
	  						break;
 8000c98:	e00f      	b.n	8000cba <main+0x286>

	  					default:
	  						tx_data[0] = 0xEE;
 8000c9a:	4b2b      	ldr	r3, [pc, #172]	@ (8000d48 <main+0x314>)
 8000c9c:	22ee      	movs	r2, #238	@ 0xee
 8000c9e:	701a      	strb	r2, [r3, #0]
	  						sendto(0, tx_data, 1, &dest_ip, dest_port);
 8000ca0:	4b23      	ldr	r3, [pc, #140]	@ (8000d30 <main+0x2fc>)
 8000ca2:	881b      	ldrh	r3, [r3, #0]
 8000ca4:	9300      	str	r3, [sp, #0]
 8000ca6:	4b23      	ldr	r3, [pc, #140]	@ (8000d34 <main+0x300>)
 8000ca8:	2201      	movs	r2, #1
 8000caa:	4927      	ldr	r1, [pc, #156]	@ (8000d48 <main+0x314>)
 8000cac:	2000      	movs	r0, #0
 8000cae:	f000 fd07 	bl	80016c0 <sendto_W5x00>
	  						state = WAIT_SYNC_BYTE;
 8000cb2:	4b1d      	ldr	r3, [pc, #116]	@ (8000d28 <main+0x2f4>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	701a      	strb	r2, [r3, #0]
	  						break;
 8000cb8:	bf00      	nop
	  				}

	  				memset(rx_data, 0, sizeof(rx_data));
 8000cba:	f44f 6285 	mov.w	r2, #1064	@ 0x428
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	481d      	ldr	r0, [pc, #116]	@ (8000d38 <main+0x304>)
 8000cc2:	f004 f81b 	bl	8004cfc <memset>
	  			}
	  		}
	  		break;
 8000cc6:	e014      	b.n	8000cf2 <main+0x2be>

	  	  case END_SESSION:
	  		  HAL_SPI_DeInit(&hspi2);
 8000cc8:	4823      	ldr	r0, [pc, #140]	@ (8000d58 <main+0x324>)
 8000cca:	f003 faa6 	bl	800421a <HAL_SPI_DeInit>
	  		  HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12);
 8000cce:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000cd2:	4809      	ldr	r0, [pc, #36]	@ (8000cf8 <main+0x2c4>)
 8000cd4:	f002 fcc6 	bl	8003664 <HAL_GPIO_DeInit>
	  		  HAL_GPIO_DeInit(GPIOB, GPIO_PIN_1);
 8000cd8:	2102      	movs	r1, #2
 8000cda:	4807      	ldr	r0, [pc, #28]	@ (8000cf8 <main+0x2c4>)
 8000cdc:	f002 fcc2 	bl	8003664 <HAL_GPIO_DeInit>
	  		  HAL_GPIO_DeInit(GPIOD, GPIO_PIN_0);
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	480e      	ldr	r0, [pc, #56]	@ (8000d1c <main+0x2e8>)
 8000ce4:	f002 fcbe 	bl	8003664 <HAL_GPIO_DeInit>
	  		  jump_to_application();
 8000ce8:	f000 f940 	bl	8000f6c <jump_to_application>
	  		  break;
 8000cec:	e003      	b.n	8000cf6 <main+0x2c2>
	  		  break;
 8000cee:	bf00      	nop
 8000cf0:	e6eb      	b.n	8000aca <main+0x96>
	  		break;
 8000cf2:	bf00      	nop
 8000cf4:	e6e9      	b.n	8000aca <main+0x96>
	  switch(state)
 8000cf6:	e6e8      	b.n	8000aca <main+0x96>
 8000cf8:	40020400 	.word	0x40020400
 8000cfc:	08000fed 	.word	0x08000fed
 8000d00:	08000fd5 	.word	0x08000fd5
 8000d04:	08001061 	.word	0x08001061
 8000d08:	08001041 	.word	0x08001041
 8000d0c:	08001023 	.word	0x08001023
 8000d10:	08001005 	.word	0x08001005
 8000d14:	080010ad 	.word	0x080010ad
 8000d18:	08001085 	.word	0x08001085
 8000d1c:	40020c00 	.word	0x40020c00
 8000d20:	20000000 	.word	0x20000000
 8000d24:	20000018 	.word	0x20000018
 8000d28:	200000e2 	.word	0x200000e2
 8000d2c:	200000e8 	.word	0x200000e8
 8000d30:	200000e0 	.word	0x200000e0
 8000d34:	200000dc 	.word	0x200000dc
 8000d38:	200000f0 	.word	0x200000f0
 8000d3c:	200000ec 	.word	0x200000ec
 8000d40:	20000528 	.word	0x20000528
 8000d44:	20000529 	.word	0x20000529
 8000d48:	20000518 	.word	0x20000518
 8000d4c:	2000052c 	.word	0x2000052c
 8000d50:	2000052a 	.word	0x2000052a
 8000d54:	2000052e 	.word	0x2000052e
 8000d58:	20000084 	.word	0x20000084

08000d5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b094      	sub	sp, #80	@ 0x50
 8000d60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d62:	f107 0320 	add.w	r3, r7, #32
 8000d66:	2230      	movs	r2, #48	@ 0x30
 8000d68:	2100      	movs	r1, #0
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f003 ffc6 	bl	8004cfc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d70:	f107 030c 	add.w	r3, r7, #12
 8000d74:	2200      	movs	r2, #0
 8000d76:	601a      	str	r2, [r3, #0]
 8000d78:	605a      	str	r2, [r3, #4]
 8000d7a:	609a      	str	r2, [r3, #8]
 8000d7c:	60da      	str	r2, [r3, #12]
 8000d7e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d80:	2300      	movs	r3, #0
 8000d82:	60bb      	str	r3, [r7, #8]
 8000d84:	4b22      	ldr	r3, [pc, #136]	@ (8000e10 <SystemClock_Config+0xb4>)
 8000d86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d88:	4a21      	ldr	r2, [pc, #132]	@ (8000e10 <SystemClock_Config+0xb4>)
 8000d8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d8e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d90:	4b1f      	ldr	r3, [pc, #124]	@ (8000e10 <SystemClock_Config+0xb4>)
 8000d92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d98:	60bb      	str	r3, [r7, #8]
 8000d9a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	607b      	str	r3, [r7, #4]
 8000da0:	4b1c      	ldr	r3, [pc, #112]	@ (8000e14 <SystemClock_Config+0xb8>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	4a1b      	ldr	r2, [pc, #108]	@ (8000e14 <SystemClock_Config+0xb8>)
 8000da6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000daa:	6013      	str	r3, [r2, #0]
 8000dac:	4b19      	ldr	r3, [pc, #100]	@ (8000e14 <SystemClock_Config+0xb8>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000db4:	607b      	str	r3, [r7, #4]
 8000db6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000db8:	2302      	movs	r3, #2
 8000dba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000dbc:	2301      	movs	r3, #1
 8000dbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000dc0:	2310      	movs	r3, #16
 8000dc2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dc8:	f107 0320 	add.w	r3, r7, #32
 8000dcc:	4618      	mov	r0, r3
 8000dce:	f002 fd77 	bl	80038c0 <HAL_RCC_OscConfig>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d001      	beq.n	8000ddc <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000dd8:	f000 fad6 	bl	8001388 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ddc:	230f      	movs	r3, #15
 8000dde:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000de0:	2300      	movs	r3, #0
 8000de2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000de4:	2300      	movs	r3, #0
 8000de6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000de8:	2300      	movs	r3, #0
 8000dea:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dec:	2300      	movs	r3, #0
 8000dee:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000df0:	f107 030c 	add.w	r3, r7, #12
 8000df4:	2100      	movs	r1, #0
 8000df6:	4618      	mov	r0, r3
 8000df8:	f002 ffda 	bl	8003db0 <HAL_RCC_ClockConfig>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d001      	beq.n	8000e06 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000e02:	f000 fac1 	bl	8001388 <Error_Handler>
  }
}
 8000e06:	bf00      	nop
 8000e08:	3750      	adds	r7, #80	@ 0x50
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	40023800 	.word	0x40023800
 8000e14:	40007000 	.word	0x40007000

08000e18 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000e1c:	4b17      	ldr	r3, [pc, #92]	@ (8000e7c <MX_SPI2_Init+0x64>)
 8000e1e:	4a18      	ldr	r2, [pc, #96]	@ (8000e80 <MX_SPI2_Init+0x68>)
 8000e20:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000e22:	4b16      	ldr	r3, [pc, #88]	@ (8000e7c <MX_SPI2_Init+0x64>)
 8000e24:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000e28:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000e2a:	4b14      	ldr	r3, [pc, #80]	@ (8000e7c <MX_SPI2_Init+0x64>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000e30:	4b12      	ldr	r3, [pc, #72]	@ (8000e7c <MX_SPI2_Init+0x64>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e36:	4b11      	ldr	r3, [pc, #68]	@ (8000e7c <MX_SPI2_Init+0x64>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e3c:	4b0f      	ldr	r3, [pc, #60]	@ (8000e7c <MX_SPI2_Init+0x64>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000e42:	4b0e      	ldr	r3, [pc, #56]	@ (8000e7c <MX_SPI2_Init+0x64>)
 8000e44:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e48:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000e4a:	4b0c      	ldr	r3, [pc, #48]	@ (8000e7c <MX_SPI2_Init+0x64>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e50:	4b0a      	ldr	r3, [pc, #40]	@ (8000e7c <MX_SPI2_Init+0x64>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e56:	4b09      	ldr	r3, [pc, #36]	@ (8000e7c <MX_SPI2_Init+0x64>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e5c:	4b07      	ldr	r3, [pc, #28]	@ (8000e7c <MX_SPI2_Init+0x64>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000e62:	4b06      	ldr	r3, [pc, #24]	@ (8000e7c <MX_SPI2_Init+0x64>)
 8000e64:	220a      	movs	r2, #10
 8000e66:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000e68:	4804      	ldr	r0, [pc, #16]	@ (8000e7c <MX_SPI2_Init+0x64>)
 8000e6a:	f003 f94d 	bl	8004108 <HAL_SPI_Init>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d001      	beq.n	8000e78 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000e74:	f000 fa88 	bl	8001388 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000e78:	bf00      	nop
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	20000084 	.word	0x20000084
 8000e80:	40003800 	.word	0x40003800

08000e84 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b088      	sub	sp, #32
 8000e88:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e8a:	f107 030c 	add.w	r3, r7, #12
 8000e8e:	2200      	movs	r2, #0
 8000e90:	601a      	str	r2, [r3, #0]
 8000e92:	605a      	str	r2, [r3, #4]
 8000e94:	609a      	str	r2, [r3, #8]
 8000e96:	60da      	str	r2, [r3, #12]
 8000e98:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	60bb      	str	r3, [r7, #8]
 8000e9e:	4b30      	ldr	r3, [pc, #192]	@ (8000f60 <MX_GPIO_Init+0xdc>)
 8000ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ea2:	4a2f      	ldr	r2, [pc, #188]	@ (8000f60 <MX_GPIO_Init+0xdc>)
 8000ea4:	f043 0302 	orr.w	r3, r3, #2
 8000ea8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eaa:	4b2d      	ldr	r3, [pc, #180]	@ (8000f60 <MX_GPIO_Init+0xdc>)
 8000eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eae:	f003 0302 	and.w	r3, r3, #2
 8000eb2:	60bb      	str	r3, [r7, #8]
 8000eb4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	607b      	str	r3, [r7, #4]
 8000eba:	4b29      	ldr	r3, [pc, #164]	@ (8000f60 <MX_GPIO_Init+0xdc>)
 8000ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ebe:	4a28      	ldr	r2, [pc, #160]	@ (8000f60 <MX_GPIO_Init+0xdc>)
 8000ec0:	f043 0301 	orr.w	r3, r3, #1
 8000ec4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ec6:	4b26      	ldr	r3, [pc, #152]	@ (8000f60 <MX_GPIO_Init+0xdc>)
 8000ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eca:	f003 0301 	and.w	r3, r3, #1
 8000ece:	607b      	str	r3, [r7, #4]
 8000ed0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	603b      	str	r3, [r7, #0]
 8000ed6:	4b22      	ldr	r3, [pc, #136]	@ (8000f60 <MX_GPIO_Init+0xdc>)
 8000ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eda:	4a21      	ldr	r2, [pc, #132]	@ (8000f60 <MX_GPIO_Init+0xdc>)
 8000edc:	f043 0308 	orr.w	r3, r3, #8
 8000ee0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ee2:	4b1f      	ldr	r3, [pc, #124]	@ (8000f60 <MX_GPIO_Init+0xdc>)
 8000ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ee6:	f003 0308 	and.w	r3, r3, #8
 8000eea:	603b      	str	r3, [r7, #0]
 8000eec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_RESET);
 8000eee:	2200      	movs	r2, #0
 8000ef0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ef4:	481b      	ldr	r0, [pc, #108]	@ (8000f64 <MX_GPIO_Init+0xe0>)
 8000ef6:	f002 fcc9 	bl	800388c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W5500_RESET_GPIO_Port, W5500_RESET_Pin, GPIO_PIN_RESET);
 8000efa:	2200      	movs	r2, #0
 8000efc:	2101      	movs	r1, #1
 8000efe:	481a      	ldr	r0, [pc, #104]	@ (8000f68 <MX_GPIO_Init+0xe4>)
 8000f00:	f002 fcc4 	bl	800388c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BOOT_JAMPER_Pin */
  GPIO_InitStruct.Pin = BOOT_JAMPER_Pin;
 8000f04:	2302      	movs	r3, #2
 8000f06:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BOOT_JAMPER_GPIO_Port, &GPIO_InitStruct);
 8000f10:	f107 030c 	add.w	r3, r7, #12
 8000f14:	4619      	mov	r1, r3
 8000f16:	4813      	ldr	r0, [pc, #76]	@ (8000f64 <MX_GPIO_Init+0xe0>)
 8000f18:	f002 fa08 	bl	800332c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_RST_Pin */
  GPIO_InitStruct.Pin = SPI2_RST_Pin;
 8000f1c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f20:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f22:	2301      	movs	r3, #1
 8000f24:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f26:	2300      	movs	r3, #0
 8000f28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI2_RST_GPIO_Port, &GPIO_InitStruct);
 8000f2e:	f107 030c 	add.w	r3, r7, #12
 8000f32:	4619      	mov	r1, r3
 8000f34:	480b      	ldr	r0, [pc, #44]	@ (8000f64 <MX_GPIO_Init+0xe0>)
 8000f36:	f002 f9f9 	bl	800332c <HAL_GPIO_Init>

  /*Configure GPIO pin : W5500_RESET_Pin */
  GPIO_InitStruct.Pin = W5500_RESET_Pin;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f3e:	2301      	movs	r3, #1
 8000f40:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f42:	2300      	movs	r3, #0
 8000f44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f46:	2300      	movs	r3, #0
 8000f48:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(W5500_RESET_GPIO_Port, &GPIO_InitStruct);
 8000f4a:	f107 030c 	add.w	r3, r7, #12
 8000f4e:	4619      	mov	r1, r3
 8000f50:	4805      	ldr	r0, [pc, #20]	@ (8000f68 <MX_GPIO_Init+0xe4>)
 8000f52:	f002 f9eb 	bl	800332c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f56:	bf00      	nop
 8000f58:	3720      	adds	r7, #32
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	40023800 	.word	0x40023800
 8000f64:	40020400 	.word	0x40020400
 8000f68:	40020c00 	.word	0x40020c00

08000f6c <jump_to_application>:

/* USER CODE BEGIN 4 */
void jump_to_application(void) {
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b084      	sub	sp, #16
 8000f70:	af00      	add	r7, sp, #0
    uint32_t appStack = *(uint32_t*)APP_ADDRESS;
 8000f72:	4b13      	ldr	r3, [pc, #76]	@ (8000fc0 <jump_to_application+0x54>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	60fb      	str	r3, [r7, #12]
    uint32_t appEntry = *(uint32_t*)(APP_ADDRESS + 4);
 8000f78:	4b12      	ldr	r3, [pc, #72]	@ (8000fc4 <jump_to_application+0x58>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	60bb      	str	r3, [r7, #8]

    if (appStack < 0x20000000 || appStack > 0x20020000)
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000f84:	d318      	bcc.n	8000fb8 <jump_to_application+0x4c>
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	4a0f      	ldr	r2, [pc, #60]	@ (8000fc8 <jump_to_application+0x5c>)
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	d814      	bhi.n	8000fb8 <jump_to_application+0x4c>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f8e:	b672      	cpsid	i
}
 8000f90:	bf00      	nop
        return;

    __disable_irq();

    HAL_DeInit();
 8000f92:	f001 fd67 	bl	8002a64 <HAL_DeInit>
    SysTick->CTRL = 0;
 8000f96:	4b0d      	ldr	r3, [pc, #52]	@ (8000fcc <jump_to_application+0x60>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	601a      	str	r2, [r3, #0]

    SCB->VTOR = APP_ADDRESS;
 8000f9c:	4b0c      	ldr	r3, [pc, #48]	@ (8000fd0 <jump_to_application+0x64>)
 8000f9e:	4a08      	ldr	r2, [pc, #32]	@ (8000fc0 <jump_to_application+0x54>)
 8000fa0:	609a      	str	r2, [r3, #8]
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	f383 8808 	msr	MSP, r3
}
 8000fac:	bf00      	nop

    __set_MSP(appStack);

    pFunction resetHandler = (pFunction)appEntry;
 8000fae:	68bb      	ldr	r3, [r7, #8]
 8000fb0:	607b      	str	r3, [r7, #4]
    resetHandler();
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	4798      	blx	r3
 8000fb6:	e000      	b.n	8000fba <jump_to_application+0x4e>
        return;
 8000fb8:	bf00      	nop
}
 8000fba:	3710      	adds	r7, #16
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	08008000 	.word	0x08008000
 8000fc4:	08008004 	.word	0x08008004
 8000fc8:	20020000 	.word	0x20020000
 8000fcc:	e000e010 	.word	0xe000e010
 8000fd0:	e000ed00 	.word	0xe000ed00

08000fd4 <cs_select>:

void 	cs_select(void) {
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET);
 8000fd8:	2200      	movs	r2, #0
 8000fda:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000fde:	4802      	ldr	r0, [pc, #8]	@ (8000fe8 <cs_select+0x14>)
 8000fe0:	f002 fc54 	bl	800388c <HAL_GPIO_WritePin>
}
 8000fe4:	bf00      	nop
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	40020400 	.word	0x40020400

08000fec <cs_deselect>:

void 	cs_deselect(void) {
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, SET);
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ff6:	4802      	ldr	r0, [pc, #8]	@ (8001000 <cs_deselect+0x14>)
 8000ff8:	f002 fc48 	bl	800388c <HAL_GPIO_WritePin>
}
 8000ffc:	bf00      	nop
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	40020400 	.word	0x40020400

08001004 <cris_enter>:

void 	cris_enter(void) {
 8001004:	b480      	push	{r7}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0
 800100a:	2301      	movs	r3, #1
 800100c:	607b      	str	r3, [r7, #4]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	f383 8810 	msr	PRIMASK, r3
}
 8001014:	bf00      	nop
	__set_PRIMASK(1);
}
 8001016:	bf00      	nop
 8001018:	370c      	adds	r7, #12
 800101a:	46bd      	mov	sp, r7
 800101c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001020:	4770      	bx	lr

08001022 <cris_exit>:

void 	cris_exit(void) {
 8001022:	b480      	push	{r7}
 8001024:	b083      	sub	sp, #12
 8001026:	af00      	add	r7, sp, #0
 8001028:	2300      	movs	r3, #0
 800102a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	f383 8810 	msr	PRIMASK, r3
}
 8001032:	bf00      	nop
	__set_PRIMASK(0);
}
 8001034:	bf00      	nop
 8001036:	370c      	adds	r7, #12
 8001038:	46bd      	mov	sp, r7
 800103a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103e:	4770      	bx	lr

08001040 <spi_readbyte>:

uint8_t spi_readbyte(void) {
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
	uint8_t data;
	HAL_SPI_Receive(&hspi2,&data,1,100);
 8001046:	1df9      	adds	r1, r7, #7
 8001048:	2364      	movs	r3, #100	@ 0x64
 800104a:	2201      	movs	r2, #1
 800104c:	4803      	ldr	r0, [pc, #12]	@ (800105c <spi_readbyte+0x1c>)
 800104e:	f003 fa50 	bl	80044f2 <HAL_SPI_Receive>
	return data;
 8001052:	79fb      	ldrb	r3, [r7, #7]
}
 8001054:	4618      	mov	r0, r3
 8001056:	3708      	adds	r7, #8
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	20000084 	.word	0x20000084

08001060 <spi_writebyte>:

void 	spi_writebyte(uint8_t wb) {
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
 8001066:	4603      	mov	r3, r0
 8001068:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi2,&wb,1,100);
 800106a:	1df9      	adds	r1, r7, #7
 800106c:	2364      	movs	r3, #100	@ 0x64
 800106e:	2201      	movs	r2, #1
 8001070:	4803      	ldr	r0, [pc, #12]	@ (8001080 <spi_writebyte+0x20>)
 8001072:	f003 f8fa 	bl	800426a <HAL_SPI_Transmit>
}
 8001076:	bf00      	nop
 8001078:	3708      	adds	r7, #8
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	20000084 	.word	0x20000084

08001084 <spi_readburst>:

void 	spi_readburst(uint8_t* pBuf, uint16_t len) {
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
 800108c:	460b      	mov	r3, r1
 800108e:	807b      	strh	r3, [r7, #2]
	HAL_SPI_Receive(&hspi2, pBuf, len, HAL_MAX_DELAY);
 8001090:	887a      	ldrh	r2, [r7, #2]
 8001092:	f04f 33ff 	mov.w	r3, #4294967295
 8001096:	6879      	ldr	r1, [r7, #4]
 8001098:	4803      	ldr	r0, [pc, #12]	@ (80010a8 <spi_readburst+0x24>)
 800109a:	f003 fa2a 	bl	80044f2 <HAL_SPI_Receive>
}
 800109e:	bf00      	nop
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	20000084 	.word	0x20000084

080010ac <spi_writeburst>:

void 	spi_writeburst(uint8_t* pBuf, uint16_t len) {
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
 80010b4:	460b      	mov	r3, r1
 80010b6:	807b      	strh	r3, [r7, #2]
	HAL_SPI_Transmit(&hspi2, pBuf, len, HAL_MAX_DELAY);
 80010b8:	887a      	ldrh	r2, [r7, #2]
 80010ba:	f04f 33ff 	mov.w	r3, #4294967295
 80010be:	6879      	ldr	r1, [r7, #4]
 80010c0:	4803      	ldr	r0, [pc, #12]	@ (80010d0 <spi_writeburst+0x24>)
 80010c2:	f003 f8d2 	bl	800426a <HAL_SPI_Transmit>
}
 80010c6:	bf00      	nop
 80010c8:	3708      	adds	r7, #8
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	20000084 	.word	0x20000084

080010d4 <flash_erase>:

bool flash_erase(void) {
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b086      	sub	sp, #24
 80010d8:	af00      	add	r7, sp, #0
    FLASH_EraseInitTypeDef erase = {0};
 80010da:	1d3b      	adds	r3, r7, #4
 80010dc:	2200      	movs	r2, #0
 80010de:	601a      	str	r2, [r3, #0]
 80010e0:	605a      	str	r2, [r3, #4]
 80010e2:	609a      	str	r2, [r3, #8]
 80010e4:	60da      	str	r2, [r3, #12]
 80010e6:	611a      	str	r2, [r3, #16]
    uint32_t sector_error;

    HAL_FLASH_Unlock();
 80010e8:	f001 fe9e 	bl	8002e28 <HAL_FLASH_Unlock>

    erase.TypeErase = FLASH_TYPEERASE_SECTORS;
 80010ec:	2300      	movs	r3, #0
 80010ee:	607b      	str	r3, [r7, #4]
    erase.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 80010f0:	2302      	movs	r3, #2
 80010f2:	617b      	str	r3, [r7, #20]

    // первый сектор приложения
    erase.Sector = FLASH_SECTOR_2;
 80010f4:	2302      	movs	r3, #2
 80010f6:	60fb      	str	r3, [r7, #12]
    erase.NbSectors = 6; // S2..S7 (под 512 KB)
 80010f8:	2306      	movs	r3, #6
 80010fa:	613b      	str	r3, [r7, #16]

    if (HAL_FLASHEx_Erase(&erase, &sector_error) != HAL_OK) {
 80010fc:	463a      	mov	r2, r7
 80010fe:	1d3b      	adds	r3, r7, #4
 8001100:	4611      	mov	r1, r2
 8001102:	4618      	mov	r0, r3
 8001104:	f001 fff2 	bl	80030ec <HAL_FLASHEx_Erase>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d003      	beq.n	8001116 <flash_erase+0x42>
        HAL_FLASH_Lock();
 800110e:	f001 fead 	bl	8002e6c <HAL_FLASH_Lock>
        return false;
 8001112:	2300      	movs	r3, #0
 8001114:	e002      	b.n	800111c <flash_erase+0x48>
    }

    HAL_FLASH_Lock();
 8001116:	f001 fea9 	bl	8002e6c <HAL_FLASH_Lock>
    return true;
 800111a:	2301      	movs	r3, #1
}
 800111c:	4618      	mov	r0, r3
 800111e:	3718      	adds	r7, #24
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}

08001124 <flash_write_block>:

bool flash_write_block(uint8_t *data, uint32_t len) {
 8001124:	b5b0      	push	{r4, r5, r7, lr}
 8001126:	b084      	sub	sp, #16
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
 800112c:	6039      	str	r1, [r7, #0]
    uint32_t i;
    uint32_t word;

    if ((len % 4) != 0)
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	f003 0303 	and.w	r3, r3, #3
 8001134:	2b00      	cmp	r3, #0
 8001136:	d001      	beq.n	800113c <flash_write_block+0x18>
        return false;
 8001138:	2300      	movs	r3, #0
 800113a:	e046      	b.n	80011ca <flash_write_block+0xa6>

    HAL_FLASH_Unlock();
 800113c:	f001 fe74 	bl	8002e28 <HAL_FLASH_Unlock>

    for (i = 0; i < len; i += 4) {
 8001140:	2300      	movs	r3, #0
 8001142:	60fb      	str	r3, [r7, #12]
 8001144:	e03a      	b.n	80011bc <flash_write_block+0x98>
        word =
            (data[i + 0] << 0)  |
 8001146:	687a      	ldr	r2, [r7, #4]
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	4413      	add	r3, r2
 800114c:	781b      	ldrb	r3, [r3, #0]
 800114e:	4619      	mov	r1, r3
            (data[i + 1] << 8)  |
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	3301      	adds	r3, #1
 8001154:	687a      	ldr	r2, [r7, #4]
 8001156:	4413      	add	r3, r2
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	021b      	lsls	r3, r3, #8
            (data[i + 0] << 0)  |
 800115c:	ea41 0203 	orr.w	r2, r1, r3
            (data[i + 2] << 16) |
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	3302      	adds	r3, #2
 8001164:	6879      	ldr	r1, [r7, #4]
 8001166:	440b      	add	r3, r1
 8001168:	781b      	ldrb	r3, [r3, #0]
 800116a:	041b      	lsls	r3, r3, #16
            (data[i + 1] << 8)  |
 800116c:	431a      	orrs	r2, r3
            (data[i + 3] << 24);
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	3303      	adds	r3, #3
 8001172:	6879      	ldr	r1, [r7, #4]
 8001174:	440b      	add	r3, r1
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	061b      	lsls	r3, r3, #24
            (data[i + 2] << 16) |
 800117a:	4313      	orrs	r3, r2
        word =
 800117c:	60bb      	str	r3, [r7, #8]

        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, flash_write_addr, word) != HAL_OK) {
 800117e:	4b15      	ldr	r3, [pc, #84]	@ (80011d4 <flash_write_block+0xb0>)
 8001180:	6819      	ldr	r1, [r3, #0]
 8001182:	68bb      	ldr	r3, [r7, #8]
 8001184:	2200      	movs	r2, #0
 8001186:	461c      	mov	r4, r3
 8001188:	4615      	mov	r5, r2
 800118a:	4622      	mov	r2, r4
 800118c:	462b      	mov	r3, r5
 800118e:	2002      	movs	r0, #2
 8001190:	f001 fdf8 	bl	8002d84 <HAL_FLASH_Program>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d003      	beq.n	80011a2 <flash_write_block+0x7e>
            HAL_FLASH_Lock();
 800119a:	f001 fe67 	bl	8002e6c <HAL_FLASH_Lock>
            return false;
 800119e:	2300      	movs	r3, #0
 80011a0:	e013      	b.n	80011ca <flash_write_block+0xa6>
        }

        flash_write_addr += 4;
 80011a2:	4b0c      	ldr	r3, [pc, #48]	@ (80011d4 <flash_write_block+0xb0>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	3304      	adds	r3, #4
 80011a8:	4a0a      	ldr	r2, [pc, #40]	@ (80011d4 <flash_write_block+0xb0>)
 80011aa:	6013      	str	r3, [r2, #0]
        total_received += 4;
 80011ac:	4b0a      	ldr	r3, [pc, #40]	@ (80011d8 <flash_write_block+0xb4>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	3304      	adds	r3, #4
 80011b2:	4a09      	ldr	r2, [pc, #36]	@ (80011d8 <flash_write_block+0xb4>)
 80011b4:	6013      	str	r3, [r2, #0]
    for (i = 0; i < len; i += 4) {
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	3304      	adds	r3, #4
 80011ba:	60fb      	str	r3, [r7, #12]
 80011bc:	68fa      	ldr	r2, [r7, #12]
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	429a      	cmp	r2, r3
 80011c2:	d3c0      	bcc.n	8001146 <flash_write_block+0x22>
    }

    HAL_FLASH_Lock();
 80011c4:	f001 fe52 	bl	8002e6c <HAL_FLASH_Lock>
    return true;
 80011c8:	2301      	movs	r3, #1
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	3710      	adds	r7, #16
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bdb0      	pop	{r4, r5, r7, pc}
 80011d2:	bf00      	nop
 80011d4:	20000028 	.word	0x20000028
 80011d8:	200000e4 	.word	0x200000e4

080011dc <bootloader_process_packet>:

packet_result_t bootloader_process_packet(uint8_t *buf, uint32_t len, uint8_t *ack_ctrl, uint16_t *final_crc) {
 80011dc:	b580      	push	{r7, lr}
 80011de:	b086      	sub	sp, #24
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	60f8      	str	r0, [r7, #12]
 80011e4:	60b9      	str	r1, [r7, #8]
 80011e6:	607a      	str	r2, [r7, #4]
 80011e8:	603b      	str	r3, [r7, #0]
    uint16_t data_len;

    // Минимальная длина
    if (len < 4)
 80011ea:	68bb      	ldr	r3, [r7, #8]
 80011ec:	2b03      	cmp	r3, #3
 80011ee:	d801      	bhi.n	80011f4 <bootloader_process_packet+0x18>
        return PKT_BAD_FORMAT;
 80011f0:	2301      	movs	r3, #1
 80011f2:	e059      	b.n	80012a8 <bootloader_process_packet+0xcc>

    // CMD
    if (buf[0] != 0x01)
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	2b01      	cmp	r3, #1
 80011fa:	d001      	beq.n	8001200 <bootloader_process_packet+0x24>
        return PKT_BAD_FORMAT;
 80011fc:	2301      	movs	r3, #1
 80011fe:	e053      	b.n	80012a8 <bootloader_process_packet+0xcc>

    // Контрольный байт — всегда возвращаем ПК
    *ack_ctrl = buf[1];
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	785a      	ldrb	r2, [r3, #1]
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	701a      	strb	r2, [r3, #0]

    /* ---------- CRC пакет ---------- */
    if (buf[1] == 0xEE)
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	3301      	adds	r3, #1
 800120c:	781b      	ldrb	r3, [r3, #0]
 800120e:	2bee      	cmp	r3, #238	@ 0xee
 8001210:	d115      	bne.n	800123e <bootloader_process_packet+0x62>
    {
        if (len != 4)
 8001212:	68bb      	ldr	r3, [r7, #8]
 8001214:	2b04      	cmp	r3, #4
 8001216:	d001      	beq.n	800121c <bootloader_process_packet+0x40>
            return PKT_BAD_FORMAT;
 8001218:	2301      	movs	r3, #1
 800121a:	e045      	b.n	80012a8 <bootloader_process_packet+0xcc>

        *final_crc = (buf[2] << 8) | buf[3];
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	3302      	adds	r3, #2
 8001220:	781b      	ldrb	r3, [r3, #0]
 8001222:	b21b      	sxth	r3, r3
 8001224:	021b      	lsls	r3, r3, #8
 8001226:	b21a      	sxth	r2, r3
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	3303      	adds	r3, #3
 800122c:	781b      	ldrb	r3, [r3, #0]
 800122e:	b21b      	sxth	r3, r3
 8001230:	4313      	orrs	r3, r2
 8001232:	b21b      	sxth	r3, r3
 8001234:	b29a      	uxth	r2, r3
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	801a      	strh	r2, [r3, #0]
        return PKT_END_CRC;
 800123a:	2303      	movs	r3, #3
 800123c:	e034      	b.n	80012a8 <bootloader_process_packet+0xcc>
    }

    /* ---------- DATA пакет ---------- */
    data_len = (buf[2] << 8) | buf[3];
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	3302      	adds	r3, #2
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	b21b      	sxth	r3, r3
 8001246:	021b      	lsls	r3, r3, #8
 8001248:	b21a      	sxth	r2, r3
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	3303      	adds	r3, #3
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	b21b      	sxth	r3, r3
 8001252:	4313      	orrs	r3, r2
 8001254:	b21b      	sxth	r3, r3
 8001256:	82fb      	strh	r3, [r7, #22]

    if (data_len == 0 || data_len > 1024)
 8001258:	8afb      	ldrh	r3, [r7, #22]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d003      	beq.n	8001266 <bootloader_process_packet+0x8a>
 800125e:	8afb      	ldrh	r3, [r7, #22]
 8001260:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001264:	d901      	bls.n	800126a <bootloader_process_packet+0x8e>
        return PKT_BAD_FORMAT;
 8001266:	2301      	movs	r3, #1
 8001268:	e01e      	b.n	80012a8 <bootloader_process_packet+0xcc>

    if (len != (uint32_t)(4 + data_len))
 800126a:	8afb      	ldrh	r3, [r7, #22]
 800126c:	1d1a      	adds	r2, r3, #4
 800126e:	68bb      	ldr	r3, [r7, #8]
 8001270:	429a      	cmp	r2, r3
 8001272:	d001      	beq.n	8001278 <bootloader_process_packet+0x9c>
        return PKT_BAD_FORMAT;
 8001274:	2301      	movs	r3, #1
 8001276:	e017      	b.n	80012a8 <bootloader_process_packet+0xcc>

    // Данные должны быть кратны 4 байтам
    if (data_len % 4)
 8001278:	8afb      	ldrh	r3, [r7, #22]
 800127a:	f003 0303 	and.w	r3, r3, #3
 800127e:	b29b      	uxth	r3, r3
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <bootloader_process_packet+0xac>
        return PKT_BAD_FORMAT;
 8001284:	2301      	movs	r3, #1
 8001286:	e00f      	b.n	80012a8 <bootloader_process_packet+0xcc>

    // Пишем во Flash
    if (!flash_write_block(&buf[4], data_len))
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	3304      	adds	r3, #4
 800128c:	8afa      	ldrh	r2, [r7, #22]
 800128e:	4611      	mov	r1, r2
 8001290:	4618      	mov	r0, r3
 8001292:	f7ff ff47 	bl	8001124 <flash_write_block>
 8001296:	4603      	mov	r3, r0
 8001298:	f083 0301 	eor.w	r3, r3, #1
 800129c:	b2db      	uxtb	r3, r3
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <bootloader_process_packet+0xca>
        return PKT_FLASH_ERROR;
 80012a2:	2302      	movs	r3, #2
 80012a4:	e000      	b.n	80012a8 <bootloader_process_packet+0xcc>

    return PKT_OK;
 80012a6:	2300      	movs	r3, #0
}
 80012a8:	4618      	mov	r0, r3
 80012aa:	3718      	adds	r7, #24
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}

080012b0 <crc16>:

uint16_t crc16(const uint8_t *data, uint32_t len) {
 80012b0:	b480      	push	{r7}
 80012b2:	b085      	sub	sp, #20
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	6039      	str	r1, [r7, #0]
    uint16_t crc = 0xFFFF;
 80012ba:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80012be:	81fb      	strh	r3, [r7, #14]
    uint8_t  bit;

    while (len--)
 80012c0:	e025      	b.n	800130e <crc16+0x5e>
    {
        crc ^= (*data++) << 8;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	1c5a      	adds	r2, r3, #1
 80012c6:	607a      	str	r2, [r7, #4]
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	021b      	lsls	r3, r3, #8
 80012cc:	b21a      	sxth	r2, r3
 80012ce:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80012d2:	4053      	eors	r3, r2
 80012d4:	b21b      	sxth	r3, r3
 80012d6:	81fb      	strh	r3, [r7, #14]

        for (bit = 0; bit < 8; bit++)
 80012d8:	2300      	movs	r3, #0
 80012da:	737b      	strb	r3, [r7, #13]
 80012dc:	e014      	b.n	8001308 <crc16+0x58>
        {
            if (crc & 0x8000)
 80012de:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	da0a      	bge.n	80012fc <crc16+0x4c>
                crc = (crc << 1) ^ 0x1021;
 80012e6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80012ea:	005b      	lsls	r3, r3, #1
 80012ec:	b21b      	sxth	r3, r3
 80012ee:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 80012f2:	f083 0301 	eor.w	r3, r3, #1
 80012f6:	b21b      	sxth	r3, r3
 80012f8:	81fb      	strh	r3, [r7, #14]
 80012fa:	e002      	b.n	8001302 <crc16+0x52>
            else
                crc <<= 1;
 80012fc:	89fb      	ldrh	r3, [r7, #14]
 80012fe:	005b      	lsls	r3, r3, #1
 8001300:	81fb      	strh	r3, [r7, #14]
        for (bit = 0; bit < 8; bit++)
 8001302:	7b7b      	ldrb	r3, [r7, #13]
 8001304:	3301      	adds	r3, #1
 8001306:	737b      	strb	r3, [r7, #13]
 8001308:	7b7b      	ldrb	r3, [r7, #13]
 800130a:	2b07      	cmp	r3, #7
 800130c:	d9e7      	bls.n	80012de <crc16+0x2e>
    while (len--)
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	1e5a      	subs	r2, r3, #1
 8001312:	603a      	str	r2, [r7, #0]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d1d4      	bne.n	80012c2 <crc16+0x12>
        }
    }

    return crc;
 8001318:	89fb      	ldrh	r3, [r7, #14]
}
 800131a:	4618      	mov	r0, r3
 800131c:	3714      	adds	r7, #20
 800131e:	46bd      	mov	sp, r7
 8001320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001324:	4770      	bx	lr
	...

08001328 <verify_flash_crc>:

bool verify_flash_crc(uint16_t expected_crc) {
 8001328:	b580      	push	{r7, lr}
 800132a:	b084      	sub	sp, #16
 800132c:	af00      	add	r7, sp, #0
 800132e:	4603      	mov	r3, r0
 8001330:	80fb      	strh	r3, [r7, #6]
    uint8_t  *flash_ptr;
    uint16_t calc_crc;

    if (total_received == 0)
 8001332:	4b13      	ldr	r3, [pc, #76]	@ (8001380 <verify_flash_crc+0x58>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d101      	bne.n	800133e <verify_flash_crc+0x16>
        return false;
 800133a:	2300      	movs	r3, #0
 800133c:	e01b      	b.n	8001376 <verify_flash_crc+0x4e>

    // Защита от выхода за пределы Flash
    if (APP_FLASH_START + total_received > FLASH_END)
 800133e:	4b10      	ldr	r3, [pc, #64]	@ (8001380 <verify_flash_crc+0x58>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8001346:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800134a:	f1b3 6f01 	cmp.w	r3, #135266304	@ 0x8100000
 800134e:	d301      	bcc.n	8001354 <verify_flash_crc+0x2c>
        return false;
 8001350:	2300      	movs	r3, #0
 8001352:	e010      	b.n	8001376 <verify_flash_crc+0x4e>

    flash_ptr = (uint8_t *)APP_FLASH_START;
 8001354:	4b0b      	ldr	r3, [pc, #44]	@ (8001384 <verify_flash_crc+0x5c>)
 8001356:	60fb      	str	r3, [r7, #12]

    calc_crc = crc16(flash_ptr, total_received);
 8001358:	4b09      	ldr	r3, [pc, #36]	@ (8001380 <verify_flash_crc+0x58>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4619      	mov	r1, r3
 800135e:	68f8      	ldr	r0, [r7, #12]
 8001360:	f7ff ffa6 	bl	80012b0 <crc16>
 8001364:	4603      	mov	r3, r0
 8001366:	817b      	strh	r3, [r7, #10]

    return (calc_crc == expected_crc);
 8001368:	897a      	ldrh	r2, [r7, #10]
 800136a:	88fb      	ldrh	r3, [r7, #6]
 800136c:	429a      	cmp	r2, r3
 800136e:	bf0c      	ite	eq
 8001370:	2301      	moveq	r3, #1
 8001372:	2300      	movne	r3, #0
 8001374:	b2db      	uxtb	r3, r3
}
 8001376:	4618      	mov	r0, r3
 8001378:	3710      	adds	r7, #16
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	200000e4 	.word	0x200000e4
 8001384:	08008000 	.word	0x08008000

08001388 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800138c:	b672      	cpsid	i
}
 800138e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001390:	bf00      	nop
 8001392:	e7fd      	b.n	8001390 <Error_Handler+0x8>

08001394 <socket>:




int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{ 
 8001394:	b590      	push	{r4, r7, lr}
 8001396:	b089      	sub	sp, #36	@ 0x24
 8001398:	af00      	add	r7, sp, #0
 800139a:	4604      	mov	r4, r0
 800139c:	4608      	mov	r0, r1
 800139e:	4611      	mov	r1, r2
 80013a0:	461a      	mov	r2, r3
 80013a2:	4623      	mov	r3, r4
 80013a4:	71fb      	strb	r3, [r7, #7]
 80013a6:	4603      	mov	r3, r0
 80013a8:	71bb      	strb	r3, [r7, #6]
 80013aa:	460b      	mov	r3, r1
 80013ac:	80bb      	strh	r3, [r7, #4]
 80013ae:	4613      	mov	r3, r2
 80013b0:	70fb      	strb	r3, [r7, #3]

   uint8_t taddr[16];
   uint16_t local_port=0;
 80013b2:	2300      	movs	r3, #0
 80013b4:	83fb      	strh	r3, [r7, #30]
   CHECK_SOCKNUM(); 
 80013b6:	79fb      	ldrb	r3, [r7, #7]
 80013b8:	2b08      	cmp	r3, #8
 80013ba:	d902      	bls.n	80013c2 <socket+0x2e>
 80013bc:	f04f 33ff 	mov.w	r3, #4294967295
 80013c0:	e102      	b.n	80015c8 <socket+0x234>
   switch (protocol & 0x0F)
 80013c2:	79bb      	ldrb	r3, [r7, #6]
 80013c4:	f003 030f 	and.w	r3, r3, #15
 80013c8:	3b01      	subs	r3, #1
 80013ca:	2b0d      	cmp	r3, #13
 80013cc:	d82c      	bhi.n	8001428 <socket+0x94>
 80013ce:	a201      	add	r2, pc, #4	@ (adr r2, 80013d4 <socket+0x40>)
 80013d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013d4:	0800140d 	.word	0x0800140d
 80013d8:	0800142f 	.word	0x0800142f
 80013dc:	0800142f 	.word	0x0800142f
 80013e0:	0800142f 	.word	0x0800142f
 80013e4:	08001429 	.word	0x08001429
 80013e8:	08001429 	.word	0x08001429
 80013ec:	08001429 	.word	0x08001429
 80013f0:	08001429 	.word	0x08001429
 80013f4:	08001429 	.word	0x08001429
 80013f8:	0800142f 	.word	0x0800142f
 80013fc:	0800142f 	.word	0x0800142f
 8001400:	08001429 	.word	0x08001429
 8001404:	08001429 	.word	0x08001429
 8001408:	0800142f 	.word	0x0800142f
         break;
#else  
         case Sn_MR_TCP :
         {
            uint8_t taddr;
            getSIPR((uint8_t*)&taddr);
 800140c:	f107 030b 	add.w	r3, r7, #11
 8001410:	2204      	movs	r2, #4
 8001412:	4619      	mov	r1, r3
 8001414:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8001418:	f7ff f906 	bl	8000628 <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 800141c:	7afb      	ldrb	r3, [r7, #11]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d107      	bne.n	8001432 <socket+0x9e>
 8001422:	f06f 0302 	mvn.w	r3, #2
 8001426:	e0cf      	b.n	80015c8 <socket+0x234>
      case Sn_MR_MACRAW :
      case Sn_MR_IPRAW4 :
      case Sn_MR_IPRAW6 :
         break; 
      default :
        return SOCKERR_SOCKMODE;
 8001428:	f06f 0304 	mvn.w	r3, #4
 800142c:	e0cc      	b.n	80015c8 <socket+0x234>
         break; 
 800142e:	bf00      	nop
 8001430:	e000      	b.n	8001434 <socket+0xa0>
            break;
 8001432:	bf00      	nop
   } 

   if((flag & 0x04)) return SOCKERR_SOCKFLAG;
 8001434:	78fb      	ldrb	r3, [r7, #3]
 8001436:	f003 0304 	and.w	r3, r3, #4
 800143a:	2b00      	cmp	r3, #0
 800143c:	d002      	beq.n	8001444 <socket+0xb0>
 800143e:	f06f 0305 	mvn.w	r3, #5
 8001442:	e0c1      	b.n	80015c8 <socket+0x234>
   if(flag != 0)
 8001444:	78fb      	ldrb	r3, [r7, #3]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d028      	beq.n	800149c <socket+0x108>
   {
      switch(protocol)
 800144a:	79bb      	ldrb	r3, [r7, #6]
 800144c:	2b01      	cmp	r3, #1
 800144e:	d002      	beq.n	8001456 <socket+0xc2>
 8001450:	2b02      	cmp	r3, #2
 8001452:	d008      	beq.n	8001466 <socket+0xd2>
         break;

#endif 

         default:
            break;
 8001454:	e022      	b.n	800149c <socket+0x108>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 8001456:	78fb      	ldrb	r3, [r7, #3]
 8001458:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 800145c:	2b00      	cmp	r3, #0
 800145e:	d11a      	bne.n	8001496 <socket+0x102>
 8001460:	f06f 0305 	mvn.w	r3, #5
 8001464:	e0b0      	b.n	80015c8 <socket+0x234>
   	      if(flag & SF_IGMP_VER2)
 8001466:	78fb      	ldrb	r3, [r7, #3]
 8001468:	f003 0320 	and.w	r3, r3, #32
 800146c:	2b00      	cmp	r3, #0
 800146e:	d006      	beq.n	800147e <socket+0xea>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 8001470:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001474:	2b00      	cmp	r3, #0
 8001476:	db02      	blt.n	800147e <socket+0xea>
 8001478:	f06f 0305 	mvn.w	r3, #5
 800147c:	e0a4      	b.n	80015c8 <socket+0x234>
      	      if(flag & SF_UNI_BLOCK)
 800147e:	78fb      	ldrb	r3, [r7, #3]
 8001480:	f003 0310 	and.w	r3, r3, #16
 8001484:	2b00      	cmp	r3, #0
 8001486:	d008      	beq.n	800149a <socket+0x106>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 8001488:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800148c:	2b00      	cmp	r3, #0
 800148e:	db04      	blt.n	800149a <socket+0x106>
 8001490:	f06f 0305 	mvn.w	r3, #5
 8001494:	e098      	b.n	80015c8 <socket+0x234>
   	      break;
 8001496:	bf00      	nop
 8001498:	e000      	b.n	800149c <socket+0x108>
         break;
 800149a:	bf00      	nop
      }
   }
   close(sn);
 800149c:	79fb      	ldrb	r3, [r7, #7]
 800149e:	4618      	mov	r0, r3
 80014a0:	f000 f8a0 	bl	80015e4 <close>
   setSn_MR(sn,(protocol | (flag & 0xF0)));
 80014a4:	79fb      	ldrb	r3, [r7, #7]
 80014a6:	009b      	lsls	r3, r3, #2
 80014a8:	3301      	adds	r3, #1
 80014aa:	00d8      	lsls	r0, r3, #3
 80014ac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80014b0:	f023 030f 	bic.w	r3, r3, #15
 80014b4:	b25a      	sxtb	r2, r3
 80014b6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80014ba:	4313      	orrs	r3, r2
 80014bc:	b25b      	sxtb	r3, r3
 80014be:	b2db      	uxtb	r3, r3
 80014c0:	4619      	mov	r1, r3
 80014c2:	f7ff f863 	bl	800058c <WIZCHIP_WRITE>
#ifdef IPV6_AVAILABLE
   setSn_MR2(sn, flag & 0x03);  
#endif 
   if(!port)
 80014c6:	88bb      	ldrh	r3, [r7, #4]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d110      	bne.n	80014ee <socket+0x15a>
   {
      port = sock_any_port++;
 80014cc:	4b40      	ldr	r3, [pc, #256]	@ (80015d0 <socket+0x23c>)
 80014ce:	881b      	ldrh	r3, [r3, #0]
 80014d0:	1c5a      	adds	r2, r3, #1
 80014d2:	b291      	uxth	r1, r2
 80014d4:	4a3e      	ldr	r2, [pc, #248]	@ (80015d0 <socket+0x23c>)
 80014d6:	8011      	strh	r1, [r2, #0]
 80014d8:	80bb      	strh	r3, [r7, #4]
      if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 80014da:	4b3d      	ldr	r3, [pc, #244]	@ (80015d0 <socket+0x23c>)
 80014dc:	881b      	ldrh	r3, [r3, #0]
 80014de:	f64f 72f0 	movw	r2, #65520	@ 0xfff0
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d103      	bne.n	80014ee <socket+0x15a>
 80014e6:	4b3a      	ldr	r3, [pc, #232]	@ (80015d0 <socket+0x23c>)
 80014e8:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 80014ec:	801a      	strh	r2, [r3, #0]
   }
   setSn_PORTR(sn,port);
 80014ee:	79fb      	ldrb	r3, [r7, #7]
 80014f0:	009b      	lsls	r3, r3, #2
 80014f2:	3301      	adds	r3, #1
 80014f4:	00db      	lsls	r3, r3, #3
 80014f6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80014fa:	461a      	mov	r2, r3
 80014fc:	88bb      	ldrh	r3, [r7, #4]
 80014fe:	0a1b      	lsrs	r3, r3, #8
 8001500:	b29b      	uxth	r3, r3
 8001502:	b2db      	uxtb	r3, r3
 8001504:	4619      	mov	r1, r3
 8001506:	4610      	mov	r0, r2
 8001508:	f7ff f840 	bl	800058c <WIZCHIP_WRITE>
 800150c:	79fb      	ldrb	r3, [r7, #7]
 800150e:	009b      	lsls	r3, r3, #2
 8001510:	3301      	adds	r3, #1
 8001512:	00db      	lsls	r3, r3, #3
 8001514:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001518:	461a      	mov	r2, r3
 800151a:	88bb      	ldrh	r3, [r7, #4]
 800151c:	b2db      	uxtb	r3, r3
 800151e:	4619      	mov	r1, r3
 8001520:	4610      	mov	r0, r2
 8001522:	f7ff f833 	bl	800058c <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 8001526:	79fb      	ldrb	r3, [r7, #7]
 8001528:	009b      	lsls	r3, r3, #2
 800152a:	3301      	adds	r3, #1
 800152c:	00db      	lsls	r3, r3, #3
 800152e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001532:	2101      	movs	r1, #1
 8001534:	4618      	mov	r0, r3
 8001536:	f7ff f829 	bl	800058c <WIZCHIP_WRITE>

   while(getSn_CR(sn));
 800153a:	bf00      	nop
 800153c:	79fb      	ldrb	r3, [r7, #7]
 800153e:	009b      	lsls	r3, r3, #2
 8001540:	3301      	adds	r3, #1
 8001542:	00db      	lsls	r3, r3, #3
 8001544:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001548:	4618      	mov	r0, r3
 800154a:	f7fe ffd3 	bl	80004f4 <WIZCHIP_READ>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d1f3      	bne.n	800153c <socket+0x1a8>

   sock_io_mode &= ~(1 <<sn);
 8001554:	79fb      	ldrb	r3, [r7, #7]
 8001556:	2201      	movs	r2, #1
 8001558:	fa02 f303 	lsl.w	r3, r2, r3
 800155c:	b21b      	sxth	r3, r3
 800155e:	43db      	mvns	r3, r3
 8001560:	b21a      	sxth	r2, r3
 8001562:	4b1c      	ldr	r3, [pc, #112]	@ (80015d4 <socket+0x240>)
 8001564:	881b      	ldrh	r3, [r3, #0]
 8001566:	b21b      	sxth	r3, r3
 8001568:	4013      	ands	r3, r2
 800156a:	b21b      	sxth	r3, r3
 800156c:	b29a      	uxth	r2, r3
 800156e:	4b19      	ldr	r3, [pc, #100]	@ (80015d4 <socket+0x240>)
 8001570:	801a      	strh	r2, [r3, #0]
   sock_io_mode |= ((flag & (SF_IO_NONBLOCK>>3)) << sn);
 8001572:	4b18      	ldr	r3, [pc, #96]	@ (80015d4 <socket+0x240>)
 8001574:	881a      	ldrh	r2, [r3, #0]
 8001576:	4b17      	ldr	r3, [pc, #92]	@ (80015d4 <socket+0x240>)
 8001578:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 800157a:	79fb      	ldrb	r3, [r7, #7]
 800157c:	2201      	movs	r2, #1
 800157e:	fa02 f303 	lsl.w	r3, r2, r3
 8001582:	b21b      	sxth	r3, r3
 8001584:	43db      	mvns	r3, r3
 8001586:	b21a      	sxth	r2, r3
 8001588:	4b13      	ldr	r3, [pc, #76]	@ (80015d8 <socket+0x244>)
 800158a:	881b      	ldrh	r3, [r3, #0]
 800158c:	b21b      	sxth	r3, r3
 800158e:	4013      	ands	r3, r2
 8001590:	b21b      	sxth	r3, r3
 8001592:	b29a      	uxth	r2, r3
 8001594:	4b10      	ldr	r3, [pc, #64]	@ (80015d8 <socket+0x244>)
 8001596:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 8001598:	79fb      	ldrb	r3, [r7, #7]
 800159a:	4a10      	ldr	r2, [pc, #64]	@ (80015dc <socket+0x248>)
 800159c:	2100      	movs	r1, #0
 800159e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   sock_pack_info[sn] = PACK_NONE;
 80015a2:	79fb      	ldrb	r3, [r7, #7]
 80015a4:	4a0e      	ldr	r2, [pc, #56]	@ (80015e0 <socket+0x24c>)
 80015a6:	2100      	movs	r1, #0
 80015a8:	54d1      	strb	r1, [r2, r3]

   while(getSn_SR(sn) == SOCK_CLOSED) ;
 80015aa:	bf00      	nop
 80015ac:	79fb      	ldrb	r3, [r7, #7]
 80015ae:	009b      	lsls	r3, r3, #2
 80015b0:	3301      	adds	r3, #1
 80015b2:	00db      	lsls	r3, r3, #3
 80015b4:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80015b8:	4618      	mov	r0, r3
 80015ba:	f7fe ff9b 	bl	80004f4 <WIZCHIP_READ>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d0f3      	beq.n	80015ac <socket+0x218>
//   printf("[%d]%d\r\n", sn, getSn_PORTR(sn));
   return sn;
 80015c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
}  
 80015c8:	4618      	mov	r0, r3
 80015ca:	3724      	adds	r7, #36	@ 0x24
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd90      	pop	{r4, r7, pc}
 80015d0:	2000002c 	.word	0x2000002c
 80015d4:	20000530 	.word	0x20000530
 80015d8:	20000532 	.word	0x20000532
 80015dc:	20000534 	.word	0x20000534
 80015e0:	20000544 	.word	0x20000544

080015e4 <close>:


int8_t close(uint8_t sn)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b082      	sub	sp, #8
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	4603      	mov	r3, r0
 80015ec:	71fb      	strb	r3, [r7, #7]
   CHECK_SOCKNUM();
 80015ee:	79fb      	ldrb	r3, [r7, #7]
 80015f0:	2b08      	cmp	r3, #8
 80015f2:	d902      	bls.n	80015fa <close+0x16>
 80015f4:	f04f 33ff 	mov.w	r3, #4294967295
 80015f8:	e055      	b.n	80016a6 <close+0xc2>
   setSn_CR(sn,Sn_CR_CLOSE);
 80015fa:	79fb      	ldrb	r3, [r7, #7]
 80015fc:	009b      	lsls	r3, r3, #2
 80015fe:	3301      	adds	r3, #1
 8001600:	00db      	lsls	r3, r3, #3
 8001602:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001606:	2110      	movs	r1, #16
 8001608:	4618      	mov	r0, r3
 800160a:	f7fe ffbf 	bl	800058c <WIZCHIP_WRITE>
   /* wait to process the command... */
   while( getSn_CR(sn) );
 800160e:	bf00      	nop
 8001610:	79fb      	ldrb	r3, [r7, #7]
 8001612:	009b      	lsls	r3, r3, #2
 8001614:	3301      	adds	r3, #1
 8001616:	00db      	lsls	r3, r3, #3
 8001618:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800161c:	4618      	mov	r0, r3
 800161e:	f7fe ff69 	bl	80004f4 <WIZCHIP_READ>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d1f3      	bne.n	8001610 <close+0x2c>
   /* clear all interrupt of SOCKETn. */
   setSn_IR(sn, 0xFF);  	
 8001628:	79fb      	ldrb	r3, [r7, #7]
 800162a:	009b      	lsls	r3, r3, #2
 800162c:	3301      	adds	r3, #1
 800162e:	00db      	lsls	r3, r3, #3
 8001630:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001634:	211f      	movs	r1, #31
 8001636:	4618      	mov	r0, r3
 8001638:	f7fe ffa8 	bl	800058c <WIZCHIP_WRITE>
   //setSn_IRCLR(sn, 0xFF);  
   /* Release the sock_io_mode of SOCKETn. */
   sock_io_mode &= ~(1<<sn); 
 800163c:	79fb      	ldrb	r3, [r7, #7]
 800163e:	2201      	movs	r2, #1
 8001640:	fa02 f303 	lsl.w	r3, r2, r3
 8001644:	b21b      	sxth	r3, r3
 8001646:	43db      	mvns	r3, r3
 8001648:	b21a      	sxth	r2, r3
 800164a:	4b19      	ldr	r3, [pc, #100]	@ (80016b0 <close+0xcc>)
 800164c:	881b      	ldrh	r3, [r3, #0]
 800164e:	b21b      	sxth	r3, r3
 8001650:	4013      	ands	r3, r2
 8001652:	b21b      	sxth	r3, r3
 8001654:	b29a      	uxth	r2, r3
 8001656:	4b16      	ldr	r3, [pc, #88]	@ (80016b0 <close+0xcc>)
 8001658:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 800165a:	79fb      	ldrb	r3, [r7, #7]
 800165c:	4a15      	ldr	r2, [pc, #84]	@ (80016b4 <close+0xd0>)
 800165e:	2100      	movs	r1, #0
 8001660:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   sock_is_sending &= ~(1<<sn);
 8001664:	79fb      	ldrb	r3, [r7, #7]
 8001666:	2201      	movs	r2, #1
 8001668:	fa02 f303 	lsl.w	r3, r2, r3
 800166c:	b21b      	sxth	r3, r3
 800166e:	43db      	mvns	r3, r3
 8001670:	b21a      	sxth	r2, r3
 8001672:	4b11      	ldr	r3, [pc, #68]	@ (80016b8 <close+0xd4>)
 8001674:	881b      	ldrh	r3, [r3, #0]
 8001676:	b21b      	sxth	r3, r3
 8001678:	4013      	ands	r3, r2
 800167a:	b21b      	sxth	r3, r3
 800167c:	b29a      	uxth	r2, r3
 800167e:	4b0e      	ldr	r3, [pc, #56]	@ (80016b8 <close+0xd4>)
 8001680:	801a      	strh	r2, [r3, #0]
   sock_pack_info[sn] = PACK_NONE;
 8001682:	79fb      	ldrb	r3, [r7, #7]
 8001684:	4a0d      	ldr	r2, [pc, #52]	@ (80016bc <close+0xd8>)
 8001686:	2100      	movs	r1, #0
 8001688:	54d1      	strb	r1, [r2, r3]
   while(getSn_SR(sn) != SOCK_CLOSED);
 800168a:	bf00      	nop
 800168c:	79fb      	ldrb	r3, [r7, #7]
 800168e:	009b      	lsls	r3, r3, #2
 8001690:	3301      	adds	r3, #1
 8001692:	00db      	lsls	r3, r3, #3
 8001694:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8001698:	4618      	mov	r0, r3
 800169a:	f7fe ff2b 	bl	80004f4 <WIZCHIP_READ>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d1f3      	bne.n	800168c <close+0xa8>
   return SOCK_OK;
 80016a4:	2301      	movs	r3, #1
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	3708      	adds	r7, #8
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	20000530 	.word	0x20000530
 80016b4:	20000534 	.word	0x20000534
 80016b8:	20000532 	.word	0x20000532
 80016bc:	20000544 	.word	0x20000544

080016c0 <sendto_W5x00>:
   while(getSn_CR(sn));  
   return len;
}


int32_t sendto_W5x00(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t port ){
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b086      	sub	sp, #24
 80016c4:	af02      	add	r7, sp, #8
 80016c6:	60b9      	str	r1, [r7, #8]
 80016c8:	607b      	str	r3, [r7, #4]
 80016ca:	4603      	mov	r3, r0
 80016cc:	73fb      	strb	r3, [r7, #15]
 80016ce:	4613      	mov	r3, r2
 80016d0:	81bb      	strh	r3, [r7, #12]
   //static int32_t sendto_IO_6(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t port)
   // printf("sendto_W5x00\r\n" ) ;
   return sendto_IO_6(sn,   buf,  len,   addr,  port,4);
 80016d2:	89ba      	ldrh	r2, [r7, #12]
 80016d4:	7bf8      	ldrb	r0, [r7, #15]
 80016d6:	2304      	movs	r3, #4
 80016d8:	9301      	str	r3, [sp, #4]
 80016da:	8b3b      	ldrh	r3, [r7, #24]
 80016dc:	9300      	str	r3, [sp, #0]
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	68b9      	ldr	r1, [r7, #8]
 80016e2:	f000 f805 	bl	80016f0 <sendto_IO_6>
 80016e6:	4603      	mov	r3, r0
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	3710      	adds	r7, #16
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}

080016f0 <sendto_IO_6>:
   //static int32_t sendto_IO_6(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t port)
   return sendto_IO_6( sn,  buf,  len,   addr,  port, addrlen);
}

static int32_t sendto_IO_6(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t port, uint8_t addrlen)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b086      	sub	sp, #24
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	60b9      	str	r1, [r7, #8]
 80016f8:	607b      	str	r3, [r7, #4]
 80016fa:	4603      	mov	r3, r0
 80016fc:	73fb      	strb	r3, [r7, #15]
 80016fe:	4613      	mov	r3, r2
 8001700:	81bb      	strh	r3, [r7, #12]
   uint8_t tmp = 0;
 8001702:	2300      	movs	r3, #0
 8001704:	75fb      	strb	r3, [r7, #23]
   uint8_t tcmd = Sn_CR_SEND;
 8001706:	2320      	movs	r3, #32
 8001708:	75bb      	strb	r3, [r7, #22]
   uint16_t freesize = 0;
 800170a:	2300      	movs	r3, #0
 800170c:	82bb      	strh	r3, [r7, #20]
    * The below codes can be omitted for optmization of speed
    */
   //CHECK_SOCKNUM();
   //CHECK_DGRAMMODE();
   /************/
   tmp = getSn_MR(sn);
 800170e:	7bfb      	ldrb	r3, [r7, #15]
 8001710:	009b      	lsls	r3, r3, #2
 8001712:	3301      	adds	r3, #1
 8001714:	00db      	lsls	r3, r3, #3
 8001716:	4618      	mov	r0, r3
 8001718:	f7fe feec 	bl	80004f4 <WIZCHIP_READ>
 800171c:	4603      	mov	r3, r0
 800171e:	75fb      	strb	r3, [r7, #23]
   if(tmp != Sn_MR_MACRAW)
 8001720:	7dfb      	ldrb	r3, [r7, #23]
 8001722:	2b04      	cmp	r3, #4
 8001724:	d024      	beq.n	8001770 <sendto_IO_6+0x80>
   {
       if (addrlen == 16)      // addrlen=16, Sn_MR_UDP6(1010), Sn_MR_UDPD(1110)), IPRAW6(1011)
 8001726:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800172a:	2b10      	cmp	r3, #16
 800172c:	d102      	bne.n	8001734 <sendto_IO_6+0x44>
            setSn_DIP6R(sn,addr);
            tcmd = Sn_CR_SEND6;
         }
         else
#endif 
         return SOCKERR_SOCKMODE;
 800172e:	f06f 0304 	mvn.w	r3, #4
 8001732:	e117      	b.n	8001964 <sendto_IO_6+0x274>
      } 
      else if(addrlen == 4)      // addrlen=4, Sn_MR_UDP4(0010), Sn_MR_UDPD(1110), IPRAW4(0011)
 8001734:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001738:	2b04      	cmp	r3, #4
 800173a:	d116      	bne.n	800176a <sendto_IO_6+0x7a>
      {
         if(tmp == Sn_MR_UDP6 || tmp == Sn_MR_IPRAW6) return SOCKERR_SOCKMODE;
 800173c:	7dfb      	ldrb	r3, [r7, #23]
 800173e:	2b0a      	cmp	r3, #10
 8001740:	d002      	beq.n	8001748 <sendto_IO_6+0x58>
 8001742:	7dfb      	ldrb	r3, [r7, #23]
 8001744:	2b0b      	cmp	r3, #11
 8001746:	d102      	bne.n	800174e <sendto_IO_6+0x5e>
 8001748:	f06f 0304 	mvn.w	r3, #4
 800174c:	e10a      	b.n	8001964 <sendto_IO_6+0x274>
         setSn_DIPR(sn,addr);
 800174e:	7bfb      	ldrb	r3, [r7, #15]
 8001750:	009b      	lsls	r3, r3, #2
 8001752:	3301      	adds	r3, #1
 8001754:	00db      	lsls	r3, r3, #3
 8001756:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 800175a:	2204      	movs	r2, #4
 800175c:	6879      	ldr	r1, [r7, #4]
 800175e:	4618      	mov	r0, r3
 8001760:	f7fe ffc2 	bl	80006e8 <WIZCHIP_WRITE_BUF>
         tcmd = Sn_CR_SEND;
 8001764:	2320      	movs	r3, #32
 8001766:	75bb      	strb	r3, [r7, #22]
 8001768:	e002      	b.n	8001770 <sendto_IO_6+0x80>
      }
      else return SOCKERR_IPINVALID;
 800176a:	f06f 030b 	mvn.w	r3, #11
 800176e:	e0f9      	b.n	8001964 <sendto_IO_6+0x274>
   }
   if((tmp & 0x03)==0x02)     // Sn_MR_UPD4(0010), Sn_MR_UDP6(1010), Sn_MR_UDPD(1110)
 8001770:	7dfb      	ldrb	r3, [r7, #23]
 8001772:	f003 0303 	and.w	r3, r3, #3
 8001776:	2b02      	cmp	r3, #2
 8001778:	d122      	bne.n	80017c0 <sendto_IO_6+0xd0>
   {
      if(port){ setSn_DPORTR(sn, port);}
 800177a:	8c3b      	ldrh	r3, [r7, #32]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d01c      	beq.n	80017ba <sendto_IO_6+0xca>
 8001780:	7bfb      	ldrb	r3, [r7, #15]
 8001782:	009b      	lsls	r3, r3, #2
 8001784:	3301      	adds	r3, #1
 8001786:	00db      	lsls	r3, r3, #3
 8001788:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800178c:	461a      	mov	r2, r3
 800178e:	8c3b      	ldrh	r3, [r7, #32]
 8001790:	0a1b      	lsrs	r3, r3, #8
 8001792:	b29b      	uxth	r3, r3
 8001794:	b2db      	uxtb	r3, r3
 8001796:	4619      	mov	r1, r3
 8001798:	4610      	mov	r0, r2
 800179a:	f7fe fef7 	bl	800058c <WIZCHIP_WRITE>
 800179e:	7bfb      	ldrb	r3, [r7, #15]
 80017a0:	009b      	lsls	r3, r3, #2
 80017a2:	3301      	adds	r3, #1
 80017a4:	00db      	lsls	r3, r3, #3
 80017a6:	f503 5388 	add.w	r3, r3, #4352	@ 0x1100
 80017aa:	461a      	mov	r2, r3
 80017ac:	8c3b      	ldrh	r3, [r7, #32]
 80017ae:	b2db      	uxtb	r3, r3
 80017b0:	4619      	mov	r1, r3
 80017b2:	4610      	mov	r0, r2
 80017b4:	f7fe feea 	bl	800058c <WIZCHIP_WRITE>
 80017b8:	e002      	b.n	80017c0 <sendto_IO_6+0xd0>
      else   return SOCKERR_PORTZERO;
 80017ba:	f06f 030a 	mvn.w	r3, #10
 80017be:	e0d1      	b.n	8001964 <sendto_IO_6+0x274>
   }
#ifndef IPV6_AVAILABLE
   CHECK_SOCKDATA();
 80017c0:	89bb      	ldrh	r3, [r7, #12]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d102      	bne.n	80017cc <sendto_IO_6+0xdc>
 80017c6:	f06f 030d 	mvn.w	r3, #13
 80017ca:	e0cb      	b.n	8001964 <sendto_IO_6+0x274>
   //M20140501 : For avoiding fatal error on memory align mismatched
   //if(*((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   //{
      //uint32_t taddr;
      taddr = ((uint32_t)addr[0]) & 0x000000FF;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[1] & 0x000000FF);
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	021b      	lsls	r3, r3, #8
 80017d6:	687a      	ldr	r2, [r7, #4]
 80017d8:	3201      	adds	r2, #1
 80017da:	7812      	ldrb	r2, [r2, #0]
 80017dc:	4413      	add	r3, r2
 80017de:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[2] & 0x000000FF);
 80017e0:	693b      	ldr	r3, [r7, #16]
 80017e2:	021b      	lsls	r3, r3, #8
 80017e4:	687a      	ldr	r2, [r7, #4]
 80017e6:	3202      	adds	r2, #2
 80017e8:	7812      	ldrb	r2, [r2, #0]
 80017ea:	4413      	add	r3, r2
 80017ec:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[3] & 0x000000FF);
 80017ee:	693b      	ldr	r3, [r7, #16]
 80017f0:	021b      	lsls	r3, r3, #8
 80017f2:	687a      	ldr	r2, [r7, #4]
 80017f4:	3203      	adds	r2, #3
 80017f6:	7812      	ldrb	r2, [r2, #0]
 80017f8:	4413      	add	r3, r2
 80017fa:	613b      	str	r3, [r7, #16]
   //}
   //
   //if(*((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   if((taddr == 0) && ((getSn_MR(sn)&Sn_MR_MACRAW) != Sn_MR_MACRAW)) return SOCKERR_IPINVALID;
 80017fc:	693b      	ldr	r3, [r7, #16]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d10e      	bne.n	8001820 <sendto_IO_6+0x130>
 8001802:	7bfb      	ldrb	r3, [r7, #15]
 8001804:	009b      	lsls	r3, r3, #2
 8001806:	3301      	adds	r3, #1
 8001808:	00db      	lsls	r3, r3, #3
 800180a:	4618      	mov	r0, r3
 800180c:	f7fe fe72 	bl	80004f4 <WIZCHIP_READ>
 8001810:	4603      	mov	r3, r0
 8001812:	f003 0304 	and.w	r3, r3, #4
 8001816:	2b04      	cmp	r3, #4
 8001818:	d002      	beq.n	8001820 <sendto_IO_6+0x130>
 800181a:	f06f 030b 	mvn.w	r3, #11
 800181e:	e0a1      	b.n	8001964 <sendto_IO_6+0x274>
   if((port  == 0) && ((getSn_MR(sn)&Sn_MR_MACRAW) != Sn_MR_MACRAW)) return SOCKERR_PORTZERO;
 8001820:	8c3b      	ldrh	r3, [r7, #32]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d10e      	bne.n	8001844 <sendto_IO_6+0x154>
 8001826:	7bfb      	ldrb	r3, [r7, #15]
 8001828:	009b      	lsls	r3, r3, #2
 800182a:	3301      	adds	r3, #1
 800182c:	00db      	lsls	r3, r3, #3
 800182e:	4618      	mov	r0, r3
 8001830:	f7fe fe60 	bl	80004f4 <WIZCHIP_READ>
 8001834:	4603      	mov	r3, r0
 8001836:	f003 0304 	and.w	r3, r3, #4
 800183a:	2b04      	cmp	r3, #4
 800183c:	d002      	beq.n	8001844 <sendto_IO_6+0x154>
 800183e:	f06f 030a 	mvn.w	r3, #10
 8001842:	e08f      	b.n	8001964 <sendto_IO_6+0x274>
   tmp = getSn_SR(sn);
 8001844:	7bfb      	ldrb	r3, [r7, #15]
 8001846:	009b      	lsls	r3, r3, #2
 8001848:	3301      	adds	r3, #1
 800184a:	00db      	lsls	r3, r3, #3
 800184c:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8001850:	4618      	mov	r0, r3
 8001852:	f7fe fe4f 	bl	80004f4 <WIZCHIP_READ>
 8001856:	4603      	mov	r3, r0
 8001858:	75fb      	strb	r3, [r7, #23]
#endif 

   freesize = getSn_TxMAX(sn);
 800185a:	7bfb      	ldrb	r3, [r7, #15]
 800185c:	009b      	lsls	r3, r3, #2
 800185e:	3301      	adds	r3, #1
 8001860:	00db      	lsls	r3, r3, #3
 8001862:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 8001866:	4618      	mov	r0, r3
 8001868:	f7fe fe44 	bl	80004f4 <WIZCHIP_READ>
 800186c:	4603      	mov	r3, r0
 800186e:	029b      	lsls	r3, r3, #10
 8001870:	82bb      	strh	r3, [r7, #20]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 8001872:	89ba      	ldrh	r2, [r7, #12]
 8001874:	8abb      	ldrh	r3, [r7, #20]
 8001876:	429a      	cmp	r2, r3
 8001878:	d901      	bls.n	800187e <sendto_IO_6+0x18e>
 800187a:	8abb      	ldrh	r3, [r7, #20]
 800187c:	81bb      	strh	r3, [r7, #12]
  
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 800187e:	7bfb      	ldrb	r3, [r7, #15]
 8001880:	4618      	mov	r0, r3
 8001882:	f7fe ff91 	bl	80007a8 <getSn_TX_FSR>
 8001886:	4603      	mov	r3, r0
 8001888:	82bb      	strh	r3, [r7, #20]
      if(getSn_SR(sn) == SOCK_CLOSED) return SOCKERR_SOCKCLOSED;
 800188a:	7bfb      	ldrb	r3, [r7, #15]
 800188c:	009b      	lsls	r3, r3, #2
 800188e:	3301      	adds	r3, #1
 8001890:	00db      	lsls	r3, r3, #3
 8001892:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8001896:	4618      	mov	r0, r3
 8001898:	f7fe fe2c 	bl	80004f4 <WIZCHIP_READ>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d102      	bne.n	80018a8 <sendto_IO_6+0x1b8>
 80018a2:	f06f 0303 	mvn.w	r3, #3
 80018a6:	e05d      	b.n	8001964 <sendto_IO_6+0x274>
      if(len <= freesize) break;
 80018a8:	89ba      	ldrh	r2, [r7, #12]
 80018aa:	8abb      	ldrh	r3, [r7, #20]
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d90b      	bls.n	80018c8 <sendto_IO_6+0x1d8>
      if( sock_io_mode & (1<<sn) ) return SOCK_BUSY;  
 80018b0:	4b2e      	ldr	r3, [pc, #184]	@ (800196c <sendto_IO_6+0x27c>)
 80018b2:	881b      	ldrh	r3, [r3, #0]
 80018b4:	461a      	mov	r2, r3
 80018b6:	7bfb      	ldrb	r3, [r7, #15]
 80018b8:	fa42 f303 	asr.w	r3, r2, r3
 80018bc:	f003 0301 	and.w	r3, r3, #1
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d0dc      	beq.n	800187e <sendto_IO_6+0x18e>
 80018c4:	2300      	movs	r3, #0
 80018c6:	e04d      	b.n	8001964 <sendto_IO_6+0x274>
      if(len <= freesize) break;
 80018c8:	bf00      	nop
   }
   wiz_send_data(sn, buf, len);
 80018ca:	89ba      	ldrh	r2, [r7, #12]
 80018cc:	7bfb      	ldrb	r3, [r7, #15]
 80018ce:	68b9      	ldr	r1, [r7, #8]
 80018d0:	4618      	mov	r0, r3
 80018d2:	f7fe fffb 	bl	80008cc <wiz_send_data>
      else taddr = 0;
   #endif
#ifdef IPV6_AVAILABLE
   setSn_CR(sn,tcmd);
#else
   setSn_CR(sn,Sn_CR_SEND);
 80018d6:	7bfb      	ldrb	r3, [r7, #15]
 80018d8:	009b      	lsls	r3, r3, #2
 80018da:	3301      	adds	r3, #1
 80018dc:	00db      	lsls	r3, r3, #3
 80018de:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80018e2:	2120      	movs	r1, #32
 80018e4:	4618      	mov	r0, r3
 80018e6:	f7fe fe51 	bl	800058c <WIZCHIP_WRITE>
#endif 
   while(getSn_CR(sn));
 80018ea:	bf00      	nop
 80018ec:	7bfb      	ldrb	r3, [r7, #15]
 80018ee:	009b      	lsls	r3, r3, #2
 80018f0:	3301      	adds	r3, #1
 80018f2:	00db      	lsls	r3, r3, #3
 80018f4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80018f8:	4618      	mov	r0, r3
 80018fa:	f7fe fdfb 	bl	80004f4 <WIZCHIP_READ>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d1f3      	bne.n	80018ec <sendto_IO_6+0x1fc>
  
   while(1)
   {
      tmp = getSn_IR(sn);
 8001904:	7bfb      	ldrb	r3, [r7, #15]
 8001906:	009b      	lsls	r3, r3, #2
 8001908:	3301      	adds	r3, #1
 800190a:	00db      	lsls	r3, r3, #3
 800190c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001910:	4618      	mov	r0, r3
 8001912:	f7fe fdef 	bl	80004f4 <WIZCHIP_READ>
 8001916:	4603      	mov	r3, r0
 8001918:	f003 031f 	and.w	r3, r3, #31
 800191c:	75fb      	strb	r3, [r7, #23]
      if(tmp & Sn_IR_SENDOK)
 800191e:	7dfb      	ldrb	r3, [r7, #23]
 8001920:	f003 0310 	and.w	r3, r3, #16
 8001924:	2b00      	cmp	r3, #0
 8001926:	d00c      	beq.n	8001942 <sendto_IO_6+0x252>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 8001928:	7bfb      	ldrb	r3, [r7, #15]
 800192a:	009b      	lsls	r3, r3, #2
 800192c:	3301      	adds	r3, #1
 800192e:	00db      	lsls	r3, r3, #3
 8001930:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001934:	2110      	movs	r1, #16
 8001936:	4618      	mov	r0, r3
 8001938:	f7fe fe28 	bl	800058c <WIZCHIP_WRITE>
         break;
 800193c:	bf00      	nop
      }
   }  
   #if _WIZCHIP_ < 5500   //M20150401 : for WIZCHIP Errata #4, #5 (ARP errata)
      if(taddr) setSUBR((uint8_t*)&taddr);
   #endif
   return (int32_t)len;
 800193e:	89bb      	ldrh	r3, [r7, #12]
 8001940:	e010      	b.n	8001964 <sendto_IO_6+0x274>
      else if(tmp & Sn_IR_TIMEOUT)
 8001942:	7dfb      	ldrb	r3, [r7, #23]
 8001944:	f003 0308 	and.w	r3, r3, #8
 8001948:	2b00      	cmp	r3, #0
 800194a:	d0db      	beq.n	8001904 <sendto_IO_6+0x214>
         setSn_IR(sn, Sn_IR_TIMEOUT);   
 800194c:	7bfb      	ldrb	r3, [r7, #15]
 800194e:	009b      	lsls	r3, r3, #2
 8001950:	3301      	adds	r3, #1
 8001952:	00db      	lsls	r3, r3, #3
 8001954:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001958:	2108      	movs	r1, #8
 800195a:	4618      	mov	r0, r3
 800195c:	f7fe fe16 	bl	800058c <WIZCHIP_WRITE>
         return SOCKERR_TIMEOUT;
 8001960:	f06f 030c 	mvn.w	r3, #12
}
 8001964:	4618      	mov	r0, r3
 8001966:	3718      	adds	r7, #24
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	20000530 	.word	0x20000530

08001970 <recvfrom_W5x00>:


int32_t recvfrom_W5x00(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t *port){
 8001970:	b580      	push	{r7, lr}
 8001972:	b088      	sub	sp, #32
 8001974:	af02      	add	r7, sp, #8
 8001976:	60b9      	str	r1, [r7, #8]
 8001978:	607b      	str	r3, [r7, #4]
 800197a:	4603      	mov	r3, r0
 800197c:	73fb      	strb	r3, [r7, #15]
 800197e:	4613      	mov	r3, r2
 8001980:	81bb      	strh	r3, [r7, #12]
   //int32_t recvfrom_IO_6(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t *port)
   // printf("recvfrom_W5x00\r\n" ) ;
   uint8_t *dummy ; 
   return recvfrom_IO_6(sn,   buf,  len,   addr,  port, dummy);
 8001982:	89ba      	ldrh	r2, [r7, #12]
 8001984:	7bf8      	ldrb	r0, [r7, #15]
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	9301      	str	r3, [sp, #4]
 800198a:	6a3b      	ldr	r3, [r7, #32]
 800198c:	9300      	str	r3, [sp, #0]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	68b9      	ldr	r1, [r7, #8]
 8001992:	f000 f805 	bl	80019a0 <recvfrom_IO_6>
 8001996:	4603      	mov	r3, r0
}
 8001998:	4618      	mov	r0, r3
 800199a:	3718      	adds	r7, #24
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}

080019a0 <recvfrom_IO_6>:
   // printf("recvfrom_W6x00\r\n" ) ;
   //int32_t recvfrom_IO_6(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t *port)
   return recvfrom_IO_6( sn,  buf,  len,   addr,  port, addrlen);
}
static int32_t recvfrom_IO_6(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t *port, uint8_t *addrlen)
{ 
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b088      	sub	sp, #32
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	60b9      	str	r1, [r7, #8]
 80019a8:	607b      	str	r3, [r7, #4]
 80019aa:	4603      	mov	r3, r0
 80019ac:	73fb      	strb	r3, [r7, #15]
 80019ae:	4613      	mov	r3, r2
 80019b0:	81bb      	strh	r3, [r7, #12]
   uint8_t  head[8]; // OR  head[2] by lihan, will be verify later
   uint16_t pack_len=0;
 80019b2:	2300      	movs	r3, #0
 80019b4:	83fb      	strh	r3, [r7, #30]
   //CHECK_SOCKNUM();
   //CHECK_DGRAMMODE();
   //CHECK_SOCKDATA();
   /************/
  
   if(sock_remained_size[sn] == 0)
 80019b6:	7bfb      	ldrb	r3, [r7, #15]
 80019b8:	4a88      	ldr	r2, [pc, #544]	@ (8001bdc <recvfrom_IO_6+0x23c>)
 80019ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	f040 80ba 	bne.w	8001b38 <recvfrom_IO_6+0x198>
   {
      while(1)
      {
         pack_len = getSn_RX_RSR(sn);
 80019c4:	7bfb      	ldrb	r3, [r7, #15]
 80019c6:	4618      	mov	r0, r3
 80019c8:	f7fe ff37 	bl	800083a <getSn_RX_RSR>
 80019cc:	4603      	mov	r3, r0
 80019ce:	83fb      	strh	r3, [r7, #30]
         if(getSn_SR(sn) == SOCK_CLOSED) return SOCKERR_SOCKCLOSED;
 80019d0:	7bfb      	ldrb	r3, [r7, #15]
 80019d2:	009b      	lsls	r3, r3, #2
 80019d4:	3301      	adds	r3, #1
 80019d6:	00db      	lsls	r3, r3, #3
 80019d8:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80019dc:	4618      	mov	r0, r3
 80019de:	f7fe fd89 	bl	80004f4 <WIZCHIP_READ>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d102      	bne.n	80019ee <recvfrom_IO_6+0x4e>
 80019e8:	f06f 0303 	mvn.w	r3, #3
 80019ec:	e0f2      	b.n	8001bd4 <recvfrom_IO_6+0x234>
         if(pack_len != 0)
 80019ee:	8bfb      	ldrh	r3, [r7, #30]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d02f      	beq.n	8001a54 <recvfrom_IO_6+0xb4>
         {
            sock_pack_info[sn] = PACK_NONE;
 80019f4:	7bfb      	ldrb	r3, [r7, #15]
 80019f6:	4a7a      	ldr	r2, [pc, #488]	@ (8001be0 <recvfrom_IO_6+0x240>)
 80019f8:	2100      	movs	r1, #0
 80019fa:	54d1      	strb	r1, [r2, r3]
            break;
 80019fc:	bf00      	nop
      while(getSn_CR(sn));
      pack_len = head[0] & 0x07;
      pack_len = (pack_len << 8) + head[1];
    
   #endif 
      switch (getSn_MR(sn) & 0x0F)
 80019fe:	7bfb      	ldrb	r3, [r7, #15]
 8001a00:	009b      	lsls	r3, r3, #2
 8001a02:	3301      	adds	r3, #1
 8001a04:	00db      	lsls	r3, r3, #3
 8001a06:	4618      	mov	r0, r3
 8001a08:	f7fe fd74 	bl	80004f4 <WIZCHIP_READ>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	f003 030f 	and.w	r3, r3, #15
 8001a12:	3b02      	subs	r3, #2
 8001a14:	2b0c      	cmp	r3, #12
 8001a16:	f200 808b 	bhi.w	8001b30 <recvfrom_IO_6+0x190>
 8001a1a:	a201      	add	r2, pc, #4	@ (adr r2, 8001a20 <recvfrom_IO_6+0x80>)
 8001a1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a20:	08001a6d 	.word	0x08001a6d
 8001a24:	08001a6d 	.word	0x08001a6d
 8001a28:	08001b13 	.word	0x08001b13
 8001a2c:	08001b31 	.word	0x08001b31
 8001a30:	08001b31 	.word	0x08001b31
 8001a34:	08001b31 	.word	0x08001b31
 8001a38:	08001b31 	.word	0x08001b31
 8001a3c:	08001b31 	.word	0x08001b31
 8001a40:	08001a6d 	.word	0x08001a6d
 8001a44:	08001a6d 	.word	0x08001a6d
 8001a48:	08001b31 	.word	0x08001b31
 8001a4c:	08001b31 	.word	0x08001b31
 8001a50:	08001a6d 	.word	0x08001a6d
         if( sock_io_mode & (1<<sn) ) return SOCK_BUSY;
 8001a54:	4b63      	ldr	r3, [pc, #396]	@ (8001be4 <recvfrom_IO_6+0x244>)
 8001a56:	881b      	ldrh	r3, [r3, #0]
 8001a58:	461a      	mov	r2, r3
 8001a5a:	7bfb      	ldrb	r3, [r7, #15]
 8001a5c:	fa42 f303 	asr.w	r3, r2, r3
 8001a60:	f003 0301 	and.w	r3, r3, #1
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d0ad      	beq.n	80019c4 <recvfrom_IO_6+0x24>
 8001a68:	2300      	movs	r3, #0
 8001a6a:	e0b3      	b.n	8001bd4 <recvfrom_IO_6+0x234>
      			sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[6];
   		   }
            else
            {
         #endif
            wiz_recv_data(sn, head, 8);
 8001a6c:	f107 0114 	add.w	r1, r7, #20
 8001a70:	7bfb      	ldrb	r3, [r7, #15]
 8001a72:	2208      	movs	r2, #8
 8001a74:	4618      	mov	r0, r3
 8001a76:	f7fe ff83 	bl	8000980 <wiz_recv_data>
            setSn_CR(sn,Sn_CR_RECV);
 8001a7a:	7bfb      	ldrb	r3, [r7, #15]
 8001a7c:	009b      	lsls	r3, r3, #2
 8001a7e:	3301      	adds	r3, #1
 8001a80:	00db      	lsls	r3, r3, #3
 8001a82:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001a86:	2140      	movs	r1, #64	@ 0x40
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f7fe fd7f 	bl	800058c <WIZCHIP_WRITE>
            while(getSn_CR(sn)); 
 8001a8e:	bf00      	nop
 8001a90:	7bfb      	ldrb	r3, [r7, #15]
 8001a92:	009b      	lsls	r3, r3, #2
 8001a94:	3301      	adds	r3, #1
 8001a96:	00db      	lsls	r3, r3, #3
 8001a98:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f7fe fd29 	bl	80004f4 <WIZCHIP_READ>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d1f3      	bne.n	8001a90 <recvfrom_IO_6+0xf0>
            addr[0] = head[0];      
 8001aa8:	7d3a      	ldrb	r2, [r7, #20]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	701a      	strb	r2, [r3, #0]
            addr[1] = head[1];
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	3301      	adds	r3, #1
 8001ab2:	7d7a      	ldrb	r2, [r7, #21]
 8001ab4:	701a      	strb	r2, [r3, #0]
            addr[2] = head[2];
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	3302      	adds	r3, #2
 8001aba:	7dba      	ldrb	r2, [r7, #22]
 8001abc:	701a      	strb	r2, [r3, #0]
            addr[3] = head[3];
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	3303      	adds	r3, #3
 8001ac2:	7dfa      	ldrb	r2, [r7, #23]
 8001ac4:	701a      	strb	r2, [r3, #0]
            *port = head[4];
 8001ac6:	7e3b      	ldrb	r3, [r7, #24]
 8001ac8:	461a      	mov	r2, r3
 8001aca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001acc:	801a      	strh	r2, [r3, #0]
            *port = (*port << 8) + head[5];
 8001ace:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ad0:	881b      	ldrh	r3, [r3, #0]
 8001ad2:	021b      	lsls	r3, r3, #8
 8001ad4:	b29b      	uxth	r3, r3
 8001ad6:	7e7a      	ldrb	r2, [r7, #25]
 8001ad8:	4413      	add	r3, r2
 8001ada:	b29a      	uxth	r2, r3
 8001adc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ade:	801a      	strh	r2, [r3, #0]
            sock_remained_size[sn] = head[6];
 8001ae0:	7eba      	ldrb	r2, [r7, #26]
 8001ae2:	7bfb      	ldrb	r3, [r7, #15]
 8001ae4:	4611      	mov	r1, r2
 8001ae6:	4a3d      	ldr	r2, [pc, #244]	@ (8001bdc <recvfrom_IO_6+0x23c>)
 8001ae8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[7];
 8001aec:	7bfb      	ldrb	r3, [r7, #15]
 8001aee:	4a3b      	ldr	r2, [pc, #236]	@ (8001bdc <recvfrom_IO_6+0x23c>)
 8001af0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001af4:	021b      	lsls	r3, r3, #8
 8001af6:	b29a      	uxth	r2, r3
 8001af8:	7efb      	ldrb	r3, [r7, #27]
 8001afa:	4619      	mov	r1, r3
 8001afc:	7bfb      	ldrb	r3, [r7, #15]
 8001afe:	440a      	add	r2, r1
 8001b00:	b291      	uxth	r1, r2
 8001b02:	4a36      	ldr	r2, [pc, #216]	@ (8001bdc <recvfrom_IO_6+0x23c>)
 8001b04:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
         #if _WIZCHIP_ == 5300
            }
         #endif
            sock_pack_info[sn] = PACK_FIRST;
 8001b08:	7bfb      	ldrb	r3, [r7, #15]
 8001b0a:	4a35      	ldr	r2, [pc, #212]	@ (8001be0 <recvfrom_IO_6+0x240>)
 8001b0c:	2180      	movs	r1, #128	@ 0x80
 8001b0e:	54d1      	strb	r1, [r2, r3]
#endif         
            break;
 8001b10:	e012      	b.n	8001b38 <recvfrom_IO_6+0x198>
         case Sn_MR_MACRAW :
			pack_len-=2;
 8001b12:	8bfb      	ldrh	r3, [r7, #30]
 8001b14:	3b02      	subs	r3, #2
 8001b16:	83fb      	strh	r3, [r7, #30]
            if(pack_len > 1514) 
 8001b18:	8bfb      	ldrh	r3, [r7, #30]
 8001b1a:	f240 52ea 	movw	r2, #1514	@ 0x5ea
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d909      	bls.n	8001b36 <recvfrom_IO_6+0x196>
            {
               close(sn);
 8001b22:	7bfb      	ldrb	r3, [r7, #15]
 8001b24:	4618      	mov	r0, r3
 8001b26:	f7ff fd5d 	bl	80015e4 <close>
               return SOCKFATAL_PACKLEN;
 8001b2a:	f46f 737a 	mvn.w	r3, #1000	@ 0x3e8
 8001b2e:	e051      	b.n	8001bd4 <recvfrom_IO_6+0x234>
            }
            break; 
         default:
            return SOCKERR_SOCKMODE;
 8001b30:	f06f 0304 	mvn.w	r3, #4
 8001b34:	e04e      	b.n	8001bd4 <recvfrom_IO_6+0x234>
            break; 
 8001b36:	bf00      	nop
         while(getSn_CR(sn));   
      }
#endif 
   }   
   
   if   (len < sock_remained_size[sn]) pack_len = len;
 8001b38:	7bfb      	ldrb	r3, [r7, #15]
 8001b3a:	4a28      	ldr	r2, [pc, #160]	@ (8001bdc <recvfrom_IO_6+0x23c>)
 8001b3c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001b40:	89ba      	ldrh	r2, [r7, #12]
 8001b42:	429a      	cmp	r2, r3
 8001b44:	d202      	bcs.n	8001b4c <recvfrom_IO_6+0x1ac>
 8001b46:	89bb      	ldrh	r3, [r7, #12]
 8001b48:	83fb      	strh	r3, [r7, #30]
 8001b4a:	e004      	b.n	8001b56 <recvfrom_IO_6+0x1b6>
   else pack_len = sock_remained_size[sn];    
 8001b4c:	7bfb      	ldrb	r3, [r7, #15]
 8001b4e:	4a23      	ldr	r2, [pc, #140]	@ (8001bdc <recvfrom_IO_6+0x23c>)
 8001b50:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001b54:	83fb      	strh	r3, [r7, #30]
   wiz_recv_data(sn, buf, pack_len);
 8001b56:	8bfa      	ldrh	r2, [r7, #30]
 8001b58:	7bfb      	ldrb	r3, [r7, #15]
 8001b5a:	68b9      	ldr	r1, [r7, #8]
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f7fe ff0f 	bl	8000980 <wiz_recv_data>
   setSn_CR(sn,Sn_CR_RECV);  
 8001b62:	7bfb      	ldrb	r3, [r7, #15]
 8001b64:	009b      	lsls	r3, r3, #2
 8001b66:	3301      	adds	r3, #1
 8001b68:	00db      	lsls	r3, r3, #3
 8001b6a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001b6e:	2140      	movs	r1, #64	@ 0x40
 8001b70:	4618      	mov	r0, r3
 8001b72:	f7fe fd0b 	bl	800058c <WIZCHIP_WRITE>
   /* wait to process the command... */
   while(getSn_CR(sn)) ;
 8001b76:	bf00      	nop
 8001b78:	7bfb      	ldrb	r3, [r7, #15]
 8001b7a:	009b      	lsls	r3, r3, #2
 8001b7c:	3301      	adds	r3, #1
 8001b7e:	00db      	lsls	r3, r3, #3
 8001b80:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001b84:	4618      	mov	r0, r3
 8001b86:	f7fe fcb5 	bl	80004f4 <WIZCHIP_READ>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d1f3      	bne.n	8001b78 <recvfrom_IO_6+0x1d8>
 
   sock_remained_size[sn] -= pack_len; 
 8001b90:	7bfb      	ldrb	r3, [r7, #15]
 8001b92:	4a12      	ldr	r2, [pc, #72]	@ (8001bdc <recvfrom_IO_6+0x23c>)
 8001b94:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001b98:	7bfb      	ldrb	r3, [r7, #15]
 8001b9a:	8bfa      	ldrh	r2, [r7, #30]
 8001b9c:	1a8a      	subs	r2, r1, r2
 8001b9e:	b291      	uxth	r1, r2
 8001ba0:	4a0e      	ldr	r2, [pc, #56]	@ (8001bdc <recvfrom_IO_6+0x23c>)
 8001ba2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   if(sock_remained_size[sn] != 0) sock_pack_info[sn] |= PACK_REMAINED; 
 8001ba6:	7bfb      	ldrb	r3, [r7, #15]
 8001ba8:	4a0c      	ldr	r2, [pc, #48]	@ (8001bdc <recvfrom_IO_6+0x23c>)
 8001baa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d009      	beq.n	8001bc6 <recvfrom_IO_6+0x226>
 8001bb2:	7bfb      	ldrb	r3, [r7, #15]
 8001bb4:	4a0a      	ldr	r2, [pc, #40]	@ (8001be0 <recvfrom_IO_6+0x240>)
 8001bb6:	5cd2      	ldrb	r2, [r2, r3]
 8001bb8:	7bfb      	ldrb	r3, [r7, #15]
 8001bba:	f042 0201 	orr.w	r2, r2, #1
 8001bbe:	b2d1      	uxtb	r1, r2
 8001bc0:	4a07      	ldr	r2, [pc, #28]	@ (8001be0 <recvfrom_IO_6+0x240>)
 8001bc2:	54d1      	strb	r1, [r2, r3]
 8001bc4:	e005      	b.n	8001bd2 <recvfrom_IO_6+0x232>
   else sock_pack_info[sn] |= PACK_COMPLETED; 
 8001bc6:	7bfa      	ldrb	r2, [r7, #15]
 8001bc8:	7bfb      	ldrb	r3, [r7, #15]
 8001bca:	4905      	ldr	r1, [pc, #20]	@ (8001be0 <recvfrom_IO_6+0x240>)
 8001bcc:	5c89      	ldrb	r1, [r1, r2]
 8001bce:	4a04      	ldr	r2, [pc, #16]	@ (8001be0 <recvfrom_IO_6+0x240>)
 8001bd0:	54d1      	strb	r1, [r2, r3]
 
   return pack_len;
 8001bd2:	8bfb      	ldrh	r3, [r7, #30]
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	3720      	adds	r7, #32
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}
 8001bdc:	20000534 	.word	0x20000534
 8001be0:	20000544 	.word	0x20000544
 8001be4:	20000530 	.word	0x20000530

08001be8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b083      	sub	sp, #12
 8001bec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bee:	2300      	movs	r3, #0
 8001bf0:	607b      	str	r3, [r7, #4]
 8001bf2:	4b10      	ldr	r3, [pc, #64]	@ (8001c34 <HAL_MspInit+0x4c>)
 8001bf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bf6:	4a0f      	ldr	r2, [pc, #60]	@ (8001c34 <HAL_MspInit+0x4c>)
 8001bf8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bfc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bfe:	4b0d      	ldr	r3, [pc, #52]	@ (8001c34 <HAL_MspInit+0x4c>)
 8001c00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c02:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c06:	607b      	str	r3, [r7, #4]
 8001c08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	603b      	str	r3, [r7, #0]
 8001c0e:	4b09      	ldr	r3, [pc, #36]	@ (8001c34 <HAL_MspInit+0x4c>)
 8001c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c12:	4a08      	ldr	r2, [pc, #32]	@ (8001c34 <HAL_MspInit+0x4c>)
 8001c14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c18:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c1a:	4b06      	ldr	r3, [pc, #24]	@ (8001c34 <HAL_MspInit+0x4c>)
 8001c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c22:	603b      	str	r3, [r7, #0]
 8001c24:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c26:	bf00      	nop
 8001c28:	370c      	adds	r7, #12
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr
 8001c32:	bf00      	nop
 8001c34:	40023800 	.word	0x40023800

08001c38 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b08a      	sub	sp, #40	@ 0x28
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c40:	f107 0314 	add.w	r3, r7, #20
 8001c44:	2200      	movs	r2, #0
 8001c46:	601a      	str	r2, [r3, #0]
 8001c48:	605a      	str	r2, [r3, #4]
 8001c4a:	609a      	str	r2, [r3, #8]
 8001c4c:	60da      	str	r2, [r3, #12]
 8001c4e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a19      	ldr	r2, [pc, #100]	@ (8001cbc <HAL_SPI_MspInit+0x84>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d12c      	bne.n	8001cb4 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	613b      	str	r3, [r7, #16]
 8001c5e:	4b18      	ldr	r3, [pc, #96]	@ (8001cc0 <HAL_SPI_MspInit+0x88>)
 8001c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c62:	4a17      	ldr	r2, [pc, #92]	@ (8001cc0 <HAL_SPI_MspInit+0x88>)
 8001c64:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c68:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c6a:	4b15      	ldr	r3, [pc, #84]	@ (8001cc0 <HAL_SPI_MspInit+0x88>)
 8001c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c72:	613b      	str	r3, [r7, #16]
 8001c74:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c76:	2300      	movs	r3, #0
 8001c78:	60fb      	str	r3, [r7, #12]
 8001c7a:	4b11      	ldr	r3, [pc, #68]	@ (8001cc0 <HAL_SPI_MspInit+0x88>)
 8001c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c7e:	4a10      	ldr	r2, [pc, #64]	@ (8001cc0 <HAL_SPI_MspInit+0x88>)
 8001c80:	f043 0302 	orr.w	r3, r3, #2
 8001c84:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c86:	4b0e      	ldr	r3, [pc, #56]	@ (8001cc0 <HAL_SPI_MspInit+0x88>)
 8001c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c8a:	f003 0302 	and.w	r3, r3, #2
 8001c8e:	60fb      	str	r3, [r7, #12]
 8001c90:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001c92:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001c96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c98:	2302      	movs	r3, #2
 8001c9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ca0:	2303      	movs	r3, #3
 8001ca2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001ca4:	2305      	movs	r3, #5
 8001ca6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ca8:	f107 0314 	add.w	r3, r7, #20
 8001cac:	4619      	mov	r1, r3
 8001cae:	4805      	ldr	r0, [pc, #20]	@ (8001cc4 <HAL_SPI_MspInit+0x8c>)
 8001cb0:	f001 fb3c 	bl	800332c <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001cb4:	bf00      	nop
 8001cb6:	3728      	adds	r7, #40	@ 0x28
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	40003800 	.word	0x40003800
 8001cc0:	40023800 	.word	0x40023800
 8001cc4:	40020400 	.word	0x40020400

08001cc8 <HAL_SPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b082      	sub	sp, #8
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI2)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a08      	ldr	r2, [pc, #32]	@ (8001cf8 <HAL_SPI_MspDeInit+0x30>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d10a      	bne.n	8001cf0 <HAL_SPI_MspDeInit+0x28>
  {
    /* USER CODE BEGIN SPI2_MspDeInit 0 */

    /* USER CODE END SPI2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI2_CLK_DISABLE();
 8001cda:	4b08      	ldr	r3, [pc, #32]	@ (8001cfc <HAL_SPI_MspDeInit+0x34>)
 8001cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cde:	4a07      	ldr	r2, [pc, #28]	@ (8001cfc <HAL_SPI_MspDeInit+0x34>)
 8001ce0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001ce4:	6413      	str	r3, [r2, #64]	@ 0x40
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 8001ce6:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8001cea:	4805      	ldr	r0, [pc, #20]	@ (8001d00 <HAL_SPI_MspDeInit+0x38>)
 8001cec:	f001 fcba 	bl	8003664 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN SPI2_MspDeInit 1 */

    /* USER CODE END SPI2_MspDeInit 1 */
  }

}
 8001cf0:	bf00      	nop
 8001cf2:	3708      	adds	r7, #8
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	40003800 	.word	0x40003800
 8001cfc:	40023800 	.word	0x40023800
 8001d00:	40020400 	.word	0x40020400

08001d04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d08:	bf00      	nop
 8001d0a:	e7fd      	b.n	8001d08 <NMI_Handler+0x4>

08001d0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d10:	bf00      	nop
 8001d12:	e7fd      	b.n	8001d10 <HardFault_Handler+0x4>

08001d14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d18:	bf00      	nop
 8001d1a:	e7fd      	b.n	8001d18 <MemManage_Handler+0x4>

08001d1c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d20:	bf00      	nop
 8001d22:	e7fd      	b.n	8001d20 <BusFault_Handler+0x4>

08001d24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d28:	bf00      	nop
 8001d2a:	e7fd      	b.n	8001d28 <UsageFault_Handler+0x4>

08001d2c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d30:	bf00      	nop
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr

08001d3a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d3a:	b480      	push	{r7}
 8001d3c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d3e:	bf00      	nop
 8001d40:	46bd      	mov	sp, r7
 8001d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d46:	4770      	bx	lr

08001d48 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d4c:	bf00      	nop
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr

08001d56 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d56:	b580      	push	{r7, lr}
 8001d58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d5a:	f000 fee9 	bl	8002b30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d5e:	bf00      	nop
 8001d60:	bd80      	pop	{r7, pc}
	...

08001d64 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d64:	b480      	push	{r7}
 8001d66:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d68:	4b06      	ldr	r3, [pc, #24]	@ (8001d84 <SystemInit+0x20>)
 8001d6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d6e:	4a05      	ldr	r2, [pc, #20]	@ (8001d84 <SystemInit+0x20>)
 8001d70:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d74:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d78:	bf00      	nop
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr
 8001d82:	bf00      	nop
 8001d84:	e000ed00 	.word	0xe000ed00

08001d88 <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	bf00      	nop
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr

08001d96 <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 8001d96:	b480      	push	{r7}
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	bf00      	nop
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da2:	4770      	bx	lr

08001da4 <wizchip_cs_select>:
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 8001da4:	b480      	push	{r7}
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	bf00      	nop
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr

08001db2 <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 8001db2:	b480      	push	{r7}
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	bf00      	nop
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr

08001dc0 <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 8001dc0:	b480      	push	{r7}
 8001dc2:	b083      	sub	sp, #12
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	781b      	ldrb	r3, [r3, #0]
 8001dcc:	b2db      	uxtb	r3, r3
 8001dce:	4618      	mov	r0, r3
 8001dd0:	370c      	adds	r7, #12
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr

08001dda <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 8001dda:	b480      	push	{r7}
 8001ddc:	b083      	sub	sp, #12
 8001dde:	af00      	add	r7, sp, #0
 8001de0:	6078      	str	r0, [r7, #4]
 8001de2:	460b      	mov	r3, r1
 8001de4:	70fb      	strb	r3, [r7, #3]
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	78fa      	ldrb	r2, [r7, #3]
 8001dea:	701a      	strb	r2, [r3, #0]
 8001dec:	bf00      	nop
 8001dee:	370c      	adds	r7, #12
 8001df0:	46bd      	mov	sp, r7
 8001df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df6:	4770      	bx	lr

08001df8 <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 8001df8:	b480      	push	{r7}
 8001dfa:	af00      	add	r7, sp, #0
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	4618      	mov	r0, r3
 8001e00:	46bd      	mov	sp, r7
 8001e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e06:	4770      	bx	lr

08001e08 <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 8001e08:	b480      	push	{r7}
 8001e0a:	b083      	sub	sp, #12
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	4603      	mov	r3, r0
 8001e10:	71fb      	strb	r3, [r7, #7]
 8001e12:	bf00      	nop
 8001e14:	370c      	adds	r7, #12
 8001e16:	46bd      	mov	sp, r7
 8001e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1c:	4770      	bx	lr
	...

08001e20 <wizchip_spi_readburst>:
 */
//void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{}; 
#if 1
// 20231018 taylor
void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len)
{
 8001e20:	b590      	push	{r4, r7, lr}
 8001e22:	b085      	sub	sp, #20
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
 8001e28:	460b      	mov	r3, r1
 8001e2a:	807b      	strh	r3, [r7, #2]
	for(uint16_t i=0; i<len; i++)
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	81fb      	strh	r3, [r7, #14]
 8001e30:	e00a      	b.n	8001e48 <wizchip_spi_readburst+0x28>
	{
		*pBuf++ = WIZCHIP.IF.SPI._read_byte();
 8001e32:	4b0a      	ldr	r3, [pc, #40]	@ (8001e5c <wizchip_spi_readburst+0x3c>)
 8001e34:	69db      	ldr	r3, [r3, #28]
 8001e36:	687c      	ldr	r4, [r7, #4]
 8001e38:	1c62      	adds	r2, r4, #1
 8001e3a:	607a      	str	r2, [r7, #4]
 8001e3c:	4798      	blx	r3
 8001e3e:	4603      	mov	r3, r0
 8001e40:	7023      	strb	r3, [r4, #0]
	for(uint16_t i=0; i<len; i++)
 8001e42:	89fb      	ldrh	r3, [r7, #14]
 8001e44:	3301      	adds	r3, #1
 8001e46:	81fb      	strh	r3, [r7, #14]
 8001e48:	89fa      	ldrh	r2, [r7, #14]
 8001e4a:	887b      	ldrh	r3, [r7, #2]
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	d3f0      	bcc.n	8001e32 <wizchip_spi_readburst+0x12>
	}
}
 8001e50:	bf00      	nop
 8001e52:	bf00      	nop
 8001e54:	3714      	adds	r7, #20
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd90      	pop	{r4, r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	20000034 	.word	0x20000034

08001e60 <wizchip_spi_writeburst>:
 */
//void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {};
#if 1
// 20231018 taylor
void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b084      	sub	sp, #16
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
 8001e68:	460b      	mov	r3, r1
 8001e6a:	807b      	strh	r3, [r7, #2]
	for(uint16_t i=0; i<len; i++)
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	81fb      	strh	r3, [r7, #14]
 8001e70:	e00a      	b.n	8001e88 <wizchip_spi_writeburst+0x28>
	{
		WIZCHIP.IF.SPI._write_byte(*pBuf++);
 8001e72:	4b0a      	ldr	r3, [pc, #40]	@ (8001e9c <wizchip_spi_writeburst+0x3c>)
 8001e74:	6a1a      	ldr	r2, [r3, #32]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	1c59      	adds	r1, r3, #1
 8001e7a:	6079      	str	r1, [r7, #4]
 8001e7c:	781b      	ldrb	r3, [r3, #0]
 8001e7e:	4618      	mov	r0, r3
 8001e80:	4790      	blx	r2
	for(uint16_t i=0; i<len; i++)
 8001e82:	89fb      	ldrh	r3, [r7, #14]
 8001e84:	3301      	adds	r3, #1
 8001e86:	81fb      	strh	r3, [r7, #14]
 8001e88:	89fa      	ldrh	r2, [r7, #14]
 8001e8a:	887b      	ldrh	r3, [r7, #2]
 8001e8c:	429a      	cmp	r2, r3
 8001e8e:	d3f0      	bcc.n	8001e72 <wizchip_spi_writeburst+0x12>
	}
}
 8001e90:	bf00      	nop
 8001e92:	bf00      	nop
 8001e94:	3710      	adds	r7, #16
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	20000034 	.word	0x20000034

08001ea0 <reg_wizchip_cris_cbfunc>:
static uint8_t      _DNS6_[16];    ///< DSN server IPv6 address
static ipconf_mode  _IPMODE_;      ///< IP configuration mode
#endif

void reg_wizchip_cris_cbfunc(void(*cris_en)(void), void(*cris_ex)(void))
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b083      	sub	sp, #12
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
 8001ea8:	6039      	str	r1, [r7, #0]
   if(!cris_en || !cris_ex)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d002      	beq.n	8001eb6 <reg_wizchip_cris_cbfunc+0x16>
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d106      	bne.n	8001ec4 <reg_wizchip_cris_cbfunc+0x24>
   {
      WIZCHIP.CRIS._enter = wizchip_cris_enter;
 8001eb6:	4b0a      	ldr	r3, [pc, #40]	@ (8001ee0 <reg_wizchip_cris_cbfunc+0x40>)
 8001eb8:	4a0a      	ldr	r2, [pc, #40]	@ (8001ee4 <reg_wizchip_cris_cbfunc+0x44>)
 8001eba:	60da      	str	r2, [r3, #12]
      WIZCHIP.CRIS._exit  = wizchip_cris_exit;
 8001ebc:	4b08      	ldr	r3, [pc, #32]	@ (8001ee0 <reg_wizchip_cris_cbfunc+0x40>)
 8001ebe:	4a0a      	ldr	r2, [pc, #40]	@ (8001ee8 <reg_wizchip_cris_cbfunc+0x48>)
 8001ec0:	611a      	str	r2, [r3, #16]
 8001ec2:	e006      	b.n	8001ed2 <reg_wizchip_cris_cbfunc+0x32>
   }
   else
   {
      WIZCHIP.CRIS._enter = cris_en;
 8001ec4:	4a06      	ldr	r2, [pc, #24]	@ (8001ee0 <reg_wizchip_cris_cbfunc+0x40>)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	60d3      	str	r3, [r2, #12]
      WIZCHIP.CRIS._exit  = cris_ex;
 8001eca:	4a05      	ldr	r2, [pc, #20]	@ (8001ee0 <reg_wizchip_cris_cbfunc+0x40>)
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	6113      	str	r3, [r2, #16]
   }
}
 8001ed0:	bf00      	nop
 8001ed2:	bf00      	nop
 8001ed4:	370c      	adds	r7, #12
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr
 8001ede:	bf00      	nop
 8001ee0:	20000034 	.word	0x20000034
 8001ee4:	08001d89 	.word	0x08001d89
 8001ee8:	08001d97 	.word	0x08001d97

08001eec <reg_wizchip_cs_cbfunc>:

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 8001eec:	b480      	push	{r7}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
 8001ef4:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d002      	beq.n	8001f02 <reg_wizchip_cs_cbfunc+0x16>
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d106      	bne.n	8001f10 <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 8001f02:	4b0a      	ldr	r3, [pc, #40]	@ (8001f2c <reg_wizchip_cs_cbfunc+0x40>)
 8001f04:	4a0a      	ldr	r2, [pc, #40]	@ (8001f30 <reg_wizchip_cs_cbfunc+0x44>)
 8001f06:	615a      	str	r2, [r3, #20]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 8001f08:	4b08      	ldr	r3, [pc, #32]	@ (8001f2c <reg_wizchip_cs_cbfunc+0x40>)
 8001f0a:	4a0a      	ldr	r2, [pc, #40]	@ (8001f34 <reg_wizchip_cs_cbfunc+0x48>)
 8001f0c:	619a      	str	r2, [r3, #24]
 8001f0e:	e006      	b.n	8001f1e <reg_wizchip_cs_cbfunc+0x32>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 8001f10:	4a06      	ldr	r2, [pc, #24]	@ (8001f2c <reg_wizchip_cs_cbfunc+0x40>)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6153      	str	r3, [r2, #20]
      WIZCHIP.CS._deselect = cs_desel;
 8001f16:	4a05      	ldr	r2, [pc, #20]	@ (8001f2c <reg_wizchip_cs_cbfunc+0x40>)
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	6193      	str	r3, [r2, #24]
   }
}
 8001f1c:	bf00      	nop
 8001f1e:	bf00      	nop
 8001f20:	370c      	adds	r7, #12
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr
 8001f2a:	bf00      	nop
 8001f2c:	20000034 	.word	0x20000034
 8001f30:	08001da5 	.word	0x08001da5
 8001f34:	08001db3 	.word	0x08001db3

08001f38 <reg_wizchip_spi_cbfunc>:
   else           WIZCHIP.IF.SPI._write_burst = spi_wbuf;
}
#else 

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
 8001f40:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8001f42:	bf00      	nop
 8001f44:	4b0f      	ldr	r3, [pc, #60]	@ (8001f84 <reg_wizchip_spi_cbfunc+0x4c>)
 8001f46:	881b      	ldrh	r3, [r3, #0]
 8001f48:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d0f9      	beq.n	8001f44 <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d002      	beq.n	8001f5c <reg_wizchip_spi_cbfunc+0x24>
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d106      	bne.n	8001f6a <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 8001f5c:	4b09      	ldr	r3, [pc, #36]	@ (8001f84 <reg_wizchip_spi_cbfunc+0x4c>)
 8001f5e:	4a0a      	ldr	r2, [pc, #40]	@ (8001f88 <reg_wizchip_spi_cbfunc+0x50>)
 8001f60:	61da      	str	r2, [r3, #28]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 8001f62:	4b08      	ldr	r3, [pc, #32]	@ (8001f84 <reg_wizchip_spi_cbfunc+0x4c>)
 8001f64:	4a09      	ldr	r2, [pc, #36]	@ (8001f8c <reg_wizchip_spi_cbfunc+0x54>)
 8001f66:	621a      	str	r2, [r3, #32]
 8001f68:	e006      	b.n	8001f78 <reg_wizchip_spi_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 8001f6a:	4a06      	ldr	r2, [pc, #24]	@ (8001f84 <reg_wizchip_spi_cbfunc+0x4c>)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	61d3      	str	r3, [r2, #28]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 8001f70:	4a04      	ldr	r2, [pc, #16]	@ (8001f84 <reg_wizchip_spi_cbfunc+0x4c>)
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	6213      	str	r3, [r2, #32]
   }
}
 8001f76:	bf00      	nop
 8001f78:	bf00      	nop
 8001f7a:	370c      	adds	r7, #12
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr
 8001f84:	20000034 	.word	0x20000034
 8001f88:	08001df9 	.word	0x08001df9
 8001f8c:	08001e09 	.word	0x08001e09

08001f90 <reg_wizchip_spiburst_cbfunc>:
#endif 

// 20140626 Eric Added for SPI burst operations
void reg_wizchip_spiburst_cbfunc(void (*spi_rb)(uint8_t* pBuf, uint16_t len), void (*spi_wb)(uint8_t* pBuf, uint16_t len))
{
 8001f90:	b480      	push	{r7}
 8001f92:	b083      	sub	sp, #12
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
 8001f98:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8001f9a:	bf00      	nop
 8001f9c:	4b0f      	ldr	r3, [pc, #60]	@ (8001fdc <reg_wizchip_spiburst_cbfunc+0x4c>)
 8001f9e:	881b      	ldrh	r3, [r3, #0]
 8001fa0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d0f9      	beq.n	8001f9c <reg_wizchip_spiburst_cbfunc+0xc>

   if(!spi_rb || !spi_wb)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d002      	beq.n	8001fb4 <reg_wizchip_spiburst_cbfunc+0x24>
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d106      	bne.n	8001fc2 <reg_wizchip_spiburst_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_burst   = wizchip_spi_readburst;
 8001fb4:	4b09      	ldr	r3, [pc, #36]	@ (8001fdc <reg_wizchip_spiburst_cbfunc+0x4c>)
 8001fb6:	4a0a      	ldr	r2, [pc, #40]	@ (8001fe0 <reg_wizchip_spiburst_cbfunc+0x50>)
 8001fb8:	625a      	str	r2, [r3, #36]	@ 0x24
      WIZCHIP.IF.SPI._write_burst  = wizchip_spi_writeburst;
 8001fba:	4b08      	ldr	r3, [pc, #32]	@ (8001fdc <reg_wizchip_spiburst_cbfunc+0x4c>)
 8001fbc:	4a09      	ldr	r2, [pc, #36]	@ (8001fe4 <reg_wizchip_spiburst_cbfunc+0x54>)
 8001fbe:	629a      	str	r2, [r3, #40]	@ 0x28
 8001fc0:	e006      	b.n	8001fd0 <reg_wizchip_spiburst_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_burst   = spi_rb;
 8001fc2:	4a06      	ldr	r2, [pc, #24]	@ (8001fdc <reg_wizchip_spiburst_cbfunc+0x4c>)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6253      	str	r3, [r2, #36]	@ 0x24
      WIZCHIP.IF.SPI._write_burst  = spi_wb;
 8001fc8:	4a04      	ldr	r2, [pc, #16]	@ (8001fdc <reg_wizchip_spiburst_cbfunc+0x4c>)
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	6293      	str	r3, [r2, #40]	@ 0x28
   }
}
 8001fce:	bf00      	nop
 8001fd0:	bf00      	nop
 8001fd2:	370c      	adds	r7, #12
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr
 8001fdc:	20000034 	.word	0x20000034
 8001fe0:	08001e21 	.word	0x08001e21
 8001fe4:	08001e61 	.word	0x08001e61

08001fe8 <ctlwizchip>:
   }
}
#endif

int8_t ctlwizchip(ctlwizchip_type cwtype, void* arg)
{
 8001fe8:	b590      	push	{r4, r7, lr}
 8001fea:	b087      	sub	sp, #28
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	4603      	mov	r3, r0
 8001ff0:	6039      	str	r1, [r7, #0]
 8001ff2:	71fb      	strb	r3, [r7, #7]
//teddy 240122
#if	_WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500 || _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
   uint8_t tmp = *(uint8_t*) arg;
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	781b      	ldrb	r3, [r3, #0]
 8001ff8:	75fb      	strb	r3, [r7, #23]
#endif
   uint8_t* ptmp[2] = {0,0};
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	60fb      	str	r3, [r7, #12]
 8001ffe:	2300      	movs	r3, #0
 8002000:	613b      	str	r3, [r7, #16]
   switch(cwtype)
 8002002:	79fb      	ldrb	r3, [r7, #7]
 8002004:	3b03      	subs	r3, #3
 8002006:	2b14      	cmp	r3, #20
 8002008:	f200 80d3 	bhi.w	80021b2 <ctlwizchip+0x1ca>
 800200c:	a201      	add	r2, pc, #4	@ (adr r2, 8002014 <ctlwizchip+0x2c>)
 800200e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002012:	bf00      	nop
 8002014:	08002069 	.word	0x08002069
 8002018:	0800206f 	.word	0x0800206f
 800201c:	0800209b 	.word	0x0800209b
 8002020:	0800208f 	.word	0x0800208f
 8002024:	080020a9 	.word	0x080020a9
 8002028:	080020b5 	.word	0x080020b5
 800202c:	080020c3 	.word	0x080020c3
 8002030:	080020e9 	.word	0x080020e9
 8002034:	080021b3 	.word	0x080021b3
 8002038:	080021b3 	.word	0x080021b3
 800203c:	0800210b 	.word	0x0800210b
 8002040:	080021b3 	.word	0x080021b3
 8002044:	080021b3 	.word	0x080021b3
 8002048:	080021b3 	.word	0x080021b3
 800204c:	0800214f 	.word	0x0800214f
 8002050:	08002155 	.word	0x08002155
 8002054:	0800215d 	.word	0x0800215d
 8002058:	08002165 	.word	0x08002165
 800205c:	0800216d 	.word	0x0800216d
 8002060:	0800217b 	.word	0x0800217b
 8002064:	08002197 	.word	0x08002197
      case CW_GET_SYSLOCK:
         *(uint8_t*)arg = getSYSR() >> 5;
         break;
#endif
      case CW_RESET_WIZCHIP:
         wizchip_sw_reset();
 8002068:	f000 f8ec 	bl	8002244 <wizchip_sw_reset>
         break;
 800206c:	e0a4      	b.n	80021b8 <ctlwizchip+0x1d0>
      case CW_INIT_WIZCHIP:
         if(arg != 0) 
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d004      	beq.n	800207e <ctlwizchip+0x96>
         {
            ptmp[0] = (uint8_t*)arg;
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	60fb      	str	r3, [r7, #12]
            ptmp[1] = ptmp[0] + _WIZCHIP_SOCK_NUM_;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	3308      	adds	r3, #8
 800207c:	613b      	str	r3, [r7, #16]
         }
         return wizchip_init(ptmp[0], ptmp[1]);
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	693a      	ldr	r2, [r7, #16]
 8002082:	4611      	mov	r1, r2
 8002084:	4618      	mov	r0, r3
 8002086:	f000 f929 	bl	80022dc <wizchip_init>
 800208a:	4603      	mov	r3, r0
 800208c:	e095      	b.n	80021ba <ctlwizchip+0x1d2>
      case CW_CLR_INTERRUPT:
         wizchip_clrinterrupt(*((intr_kind*)arg));
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	881b      	ldrh	r3, [r3, #0]
 8002092:	4618      	mov	r0, r3
 8002094:	f000 f9ae 	bl	80023f4 <wizchip_clrinterrupt>
         break;
 8002098:	e08e      	b.n	80021b8 <ctlwizchip+0x1d0>
      case CW_GET_INTERRUPT:
        *((intr_kind*)arg) = wizchip_getinterrupt();
 800209a:	f000 f9df 	bl	800245c <wizchip_getinterrupt>
 800209e:	4603      	mov	r3, r0
 80020a0:	461a      	mov	r2, r3
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	801a      	strh	r2, [r3, #0]
         break;
 80020a6:	e087      	b.n	80021b8 <ctlwizchip+0x1d0>
      case CW_SET_INTRMASK:
         wizchip_setinterruptmask(*((intr_kind*)arg));
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	881b      	ldrh	r3, [r3, #0]
 80020ac:	4618      	mov	r0, r3
 80020ae:	f000 f9f9 	bl	80024a4 <wizchip_setinterruptmask>
         break;         
 80020b2:	e081      	b.n	80021b8 <ctlwizchip+0x1d0>
      case CW_GET_INTRMASK:
         *((intr_kind*)arg) = wizchip_getinterruptmask();
 80020b4:	f000 fa11 	bl	80024da <wizchip_getinterruptmask>
 80020b8:	4603      	mov	r3, r0
 80020ba:	461a      	mov	r2, r3
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	801a      	strh	r2, [r3, #0]
         break;
 80020c0:	e07a      	b.n	80021b8 <ctlwizchip+0x1d0>
   //M20150601 : This can be supported by W5200, W5500
   //#if _WIZCHIP_ > W5100
   #if (_WIZCHIP_ == W5200 || _WIZCHIP_ == W5500)
      case CW_SET_INTRTIME:
         setINTLEVEL(*(uint16_t*)arg);
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	881b      	ldrh	r3, [r3, #0]
 80020c6:	0a1b      	lsrs	r3, r3, #8
 80020c8:	b29b      	uxth	r3, r3
 80020ca:	b2db      	uxtb	r3, r3
 80020cc:	4619      	mov	r1, r3
 80020ce:	f44f 5098 	mov.w	r0, #4864	@ 0x1300
 80020d2:	f7fe fa5b 	bl	800058c <WIZCHIP_WRITE>
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	881b      	ldrh	r3, [r3, #0]
 80020da:	b2db      	uxtb	r3, r3
 80020dc:	4619      	mov	r1, r3
 80020de:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 80020e2:	f7fe fa53 	bl	800058c <WIZCHIP_WRITE>
         break;
 80020e6:	e067      	b.n	80021b8 <ctlwizchip+0x1d0>
      case CW_GET_INTRTIME:
         *(uint16_t*)arg = getINTLEVEL();
 80020e8:	f44f 5098 	mov.w	r0, #4864	@ 0x1300
 80020ec:	f7fe fa02 	bl	80004f4 <WIZCHIP_READ>
 80020f0:	4603      	mov	r3, r0
 80020f2:	021b      	lsls	r3, r3, #8
 80020f4:	b29c      	uxth	r4, r3
 80020f6:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 80020fa:	f7fe f9fb 	bl	80004f4 <WIZCHIP_READ>
 80020fe:	4603      	mov	r3, r0
 8002100:	4423      	add	r3, r4
 8002102:	b29a      	uxth	r2, r3
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	801a      	strh	r2, [r3, #0]
         break;
 8002108:	e056      	b.n	80021b8 <ctlwizchip+0x1d0>
      case CW_GET_INTRTIME:
         *(uint16_t*)arg = getINTPTMR();
         break;   
   #endif
      case CW_GET_ID:
         ((uint8_t*)arg)[0] = WIZCHIP.id[0];
 800210a:	4b2e      	ldr	r3, [pc, #184]	@ (80021c4 <ctlwizchip+0x1dc>)
 800210c:	789a      	ldrb	r2, [r3, #2]
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[1] = WIZCHIP.id[1];
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	3301      	adds	r3, #1
 8002116:	4a2b      	ldr	r2, [pc, #172]	@ (80021c4 <ctlwizchip+0x1dc>)
 8002118:	78d2      	ldrb	r2, [r2, #3]
 800211a:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[2] = WIZCHIP.id[2];
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	3302      	adds	r3, #2
 8002120:	4a28      	ldr	r2, [pc, #160]	@ (80021c4 <ctlwizchip+0x1dc>)
 8002122:	7912      	ldrb	r2, [r2, #4]
 8002124:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[3] = WIZCHIP.id[3];
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	3303      	adds	r3, #3
 800212a:	4a26      	ldr	r2, [pc, #152]	@ (80021c4 <ctlwizchip+0x1dc>)
 800212c:	7952      	ldrb	r2, [r2, #5]
 800212e:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[4] = WIZCHIP.id[4];
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	3304      	adds	r3, #4
 8002134:	4a23      	ldr	r2, [pc, #140]	@ (80021c4 <ctlwizchip+0x1dc>)
 8002136:	7992      	ldrb	r2, [r2, #6]
 8002138:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[5] = WIZCHIP.id[5];
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	3305      	adds	r3, #5
 800213e:	4a21      	ldr	r2, [pc, #132]	@ (80021c4 <ctlwizchip+0x1dc>)
 8002140:	79d2      	ldrb	r2, [r2, #7]
 8002142:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[6] = 0;
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	3306      	adds	r3, #6
 8002148:	2200      	movs	r2, #0
 800214a:	701a      	strb	r2, [r3, #0]
         break;
 800214c:	e034      	b.n	80021b8 <ctlwizchip+0x1d0>
   #endif
#endif
//teddy 240122
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5500 || _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
      case CW_RESET_PHY:
         wizphy_reset();
 800214e:	f000 fa15 	bl	800257c <wizphy_reset>
         break;
 8002152:	e031      	b.n	80021b8 <ctlwizchip+0x1d0>
      case CW_SET_PHYCONF:
         wizphy_setphyconf((wiz_PhyConf*)arg);
 8002154:	6838      	ldr	r0, [r7, #0]
 8002156:	f000 fa38 	bl	80025ca <wizphy_setphyconf>
         break;
 800215a:	e02d      	b.n	80021b8 <ctlwizchip+0x1d0>
      case CW_GET_PHYCONF:
         wizphy_getphyconf((wiz_PhyConf*)arg);
 800215c:	6838      	ldr	r0, [r7, #0]
 800215e:	f000 fa77 	bl	8002650 <wizphy_getphyconf>
         break;
 8002162:	e029      	b.n	80021b8 <ctlwizchip+0x1d0>
      case CW_GET_PHYSTATUS:
#if 1
    	  // 20231012 taylor
   #if _WIZCHIP_ == W5500
         wizphy_getphystat((wiz_PhyConf*)arg);
 8002164:	6838      	ldr	r0, [r7, #0]
 8002166:	f000 fadd 	bl	8002724 <wizphy_getphystat>
   #endif
#else
         wizphy_getphystat((wiz_PhyConf*)arg);
#endif
         break;
 800216a:	e025      	b.n	80021b8 <ctlwizchip+0x1d0>
	  //teddy 240122
      #if _WIZCHIP_ == W6100 ||_WIZCHIP_ == W6300
        wizphy_setphypmode(*(uint8_t*)arg);
        break;
      #else
         return wizphy_setphypmode(*(uint8_t*)arg);
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	781b      	ldrb	r3, [r3, #0]
 8002170:	4618      	mov	r0, r3
 8002172:	f000 faf5 	bl	8002760 <wizphy_setphypmode>
 8002176:	4603      	mov	r3, r0
 8002178:	e01f      	b.n	80021ba <ctlwizchip+0x1d2>
      #endif
   #endif
   //teddy 240122
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500 || _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
      case CW_GET_PHYPOWMODE:
         tmp = wizphy_getphypmode();
 800217a:	f000 f9e6 	bl	800254a <wizphy_getphypmode>
 800217e:	4603      	mov	r3, r0
 8002180:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 8002182:	7dfb      	ldrb	r3, [r7, #23]
 8002184:	2bff      	cmp	r3, #255	@ 0xff
 8002186:	d102      	bne.n	800218e <ctlwizchip+0x1a6>
 8002188:	f04f 33ff 	mov.w	r3, #4294967295
 800218c:	e015      	b.n	80021ba <ctlwizchip+0x1d2>
         *(uint8_t*)arg = tmp;
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	7dfa      	ldrb	r2, [r7, #23]
 8002192:	701a      	strb	r2, [r3, #0]
         break;
 8002194:	e010      	b.n	80021b8 <ctlwizchip+0x1d0>
      case CW_GET_PHYLINK:
         tmp = wizphy_getphylink();
 8002196:	f000 f9c2 	bl	800251e <wizphy_getphylink>
 800219a:	4603      	mov	r3, r0
 800219c:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 800219e:	7dfb      	ldrb	r3, [r7, #23]
 80021a0:	2bff      	cmp	r3, #255	@ 0xff
 80021a2:	d102      	bne.n	80021aa <ctlwizchip+0x1c2>
 80021a4:	f04f 33ff 	mov.w	r3, #4294967295
 80021a8:	e007      	b.n	80021ba <ctlwizchip+0x1d2>
         *(uint8_t*)arg = tmp;
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	7dfa      	ldrb	r2, [r7, #23]
 80021ae:	701a      	strb	r2, [r3, #0]
         break;
 80021b0:	e002      	b.n	80021b8 <ctlwizchip+0x1d0>
   #endif      
      default:
         return -1;
 80021b2:	f04f 33ff 	mov.w	r3, #4294967295
 80021b6:	e000      	b.n	80021ba <ctlwizchip+0x1d2>
   }
   return 0;
 80021b8:	2300      	movs	r3, #0
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	371c      	adds	r7, #28
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd90      	pop	{r4, r7, pc}
 80021c2:	bf00      	nop
 80021c4:	20000034 	.word	0x20000034

080021c8 <ctlnetwork>:


int8_t ctlnetwork(ctlnetwork_type cntype, void* arg)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b082      	sub	sp, #8
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	4603      	mov	r3, r0
 80021d0:	6039      	str	r1, [r7, #0]
 80021d2:	71fb      	strb	r3, [r7, #7]
   
   switch(cntype)
 80021d4:	79fb      	ldrb	r3, [r7, #7]
 80021d6:	2b05      	cmp	r3, #5
 80021d8:	d82c      	bhi.n	8002234 <ctlnetwork+0x6c>
 80021da:	a201      	add	r2, pc, #4	@ (adr r2, 80021e0 <ctlnetwork+0x18>)
 80021dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021e0:	080021f9 	.word	0x080021f9
 80021e4:	08002201 	.word	0x08002201
 80021e8:	08002209 	.word	0x08002209
 80021ec:	08002217 	.word	0x08002217
 80021f0:	08002225 	.word	0x08002225
 80021f4:	0800222d 	.word	0x0800222d
   {
      case CN_SET_NETINFO:
         wizchip_setnetinfo((wiz_NetInfo*)arg);
 80021f8:	6838      	ldr	r0, [r7, #0]
 80021fa:	f000 fafb 	bl	80027f4 <wizchip_setnetinfo>
         break;
 80021fe:	e01c      	b.n	800223a <ctlnetwork+0x72>
      case CN_GET_NETINFO:
         wizchip_getnetinfo((wiz_NetInfo*)arg);
 8002200:	6838      	ldr	r0, [r7, #0]
 8002202:	f000 fb37 	bl	8002874 <wizchip_getnetinfo>
         break;
 8002206:	e018      	b.n	800223a <ctlnetwork+0x72>
      case CN_SET_NETMODE:
#if (_WIZCHIP_ == W5100 || _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5300 || _WIZCHIP_ == W5500)
         return wizchip_setnetmode(*(netmode_type*)arg);
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	4618      	mov	r0, r3
 800220e:	f000 fb71 	bl	80028f4 <wizchip_setnetmode>
 8002212:	4603      	mov	r3, r0
 8002214:	e012      	b.n	800223c <ctlnetwork+0x74>
		 //teddy 240122
      #elif ((_WIZCHIP_ == 6100)||(_WIZCHIP_ == W6300))
         wizchip_setnetmode(*(netmode_type*)arg);
      #endif
      case CN_GET_NETMODE:
         *(netmode_type*)arg = wizchip_getnetmode();
 8002216:	f000 fb8f 	bl	8002938 <wizchip_getnetmode>
 800221a:	4603      	mov	r3, r0
 800221c:	461a      	mov	r2, r3
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	701a      	strb	r2, [r3, #0]
         break;
 8002222:	e00a      	b.n	800223a <ctlnetwork+0x72>
      case CN_SET_TIMEOUT:
         wizchip_settimeout((wiz_NetTimeout*)arg);
 8002224:	6838      	ldr	r0, [r7, #0]
 8002226:	f000 fb8f 	bl	8002948 <wizchip_settimeout>
         break;
 800222a:	e006      	b.n	800223a <ctlnetwork+0x72>
      case CN_GET_TIMEOUT:
         wizchip_gettimeout((wiz_NetTimeout*)arg);
 800222c:	6838      	ldr	r0, [r7, #0]
 800222e:	f000 fbac 	bl	800298a <wizchip_gettimeout>
         break;
 8002232:	e002      	b.n	800223a <ctlnetwork+0x72>
      case CN_GET_PREFER:
    	  *(uint8_t*)arg= getSLPSR();
         break;
#endif   
      default:
         return -1;
 8002234:	f04f 33ff 	mov.w	r3, #4294967295
 8002238:	e000      	b.n	800223c <ctlnetwork+0x74>
   }
   return 0;
 800223a:	2300      	movs	r3, #0
}
 800223c:	4618      	mov	r0, r3
 800223e:	3708      	adds	r7, #8
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}

08002244 <wizchip_sw_reset>:

void wizchip_sw_reset(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b086      	sub	sp, #24
 8002248:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 800224a:	1d3b      	adds	r3, r7, #4
 800224c:	2206      	movs	r2, #6
 800224e:	4619      	mov	r1, r3
 8002250:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8002254:	f7fe f9e8 	bl	8000628 <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 8002258:	f107 0314 	add.w	r3, r7, #20
 800225c:	2204      	movs	r2, #4
 800225e:	4619      	mov	r1, r3
 8002260:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002264:	f7fe f9e0 	bl	8000628 <WIZCHIP_READ_BUF>
 8002268:	f107 0310 	add.w	r3, r7, #16
 800226c:	2204      	movs	r2, #4
 800226e:	4619      	mov	r1, r3
 8002270:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8002274:	f7fe f9d8 	bl	8000628 <WIZCHIP_READ_BUF>
 8002278:	f107 030c 	add.w	r3, r7, #12
 800227c:	2204      	movs	r2, #4
 800227e:	4619      	mov	r1, r3
 8002280:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8002284:	f7fe f9d0 	bl	8000628 <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 8002288:	2180      	movs	r1, #128	@ 0x80
 800228a:	2000      	movs	r0, #0
 800228c:	f7fe f97e 	bl	800058c <WIZCHIP_WRITE>
   getMR(); // for delay
 8002290:	2000      	movs	r0, #0
 8002292:	f7fe f92f 	bl	80004f4 <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 8002296:	1d3b      	adds	r3, r7, #4
 8002298:	2206      	movs	r2, #6
 800229a:	4619      	mov	r1, r3
 800229c:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 80022a0:	f7fe fa22 	bl	80006e8 <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 80022a4:	f107 0314 	add.w	r3, r7, #20
 80022a8:	2204      	movs	r2, #4
 80022aa:	4619      	mov	r1, r3
 80022ac:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80022b0:	f7fe fa1a 	bl	80006e8 <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 80022b4:	f107 0310 	add.w	r3, r7, #16
 80022b8:	2204      	movs	r2, #4
 80022ba:	4619      	mov	r1, r3
 80022bc:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 80022c0:	f7fe fa12 	bl	80006e8 <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 80022c4:	f107 030c 	add.w	r3, r7, #12
 80022c8:	2204      	movs	r2, #4
 80022ca:	4619      	mov	r1, r3
 80022cc:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 80022d0:	f7fe fa0a 	bl	80006e8 <WIZCHIP_WRITE_BUF>
  setLLAR(lla);
  setGUAR(gua);
  if(islock & SYSR_CHPL) CHIPLOCK();
  if(islock & SYSR_NETL) NETLOCK();
#endif
}
 80022d4:	bf00      	nop
 80022d6:	3718      	adds	r7, #24
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}

080022dc <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b084      	sub	sp, #16
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
 80022e4:	6039      	str	r1, [r7, #0]
   int8_t i;
#if _WIZCHIP_ < W5200
   int8_t j;
#endif
   int8_t tmp = 0;
 80022e6:	2300      	movs	r3, #0
 80022e8:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 80022ea:	f7ff ffab 	bl	8002244 <wizchip_sw_reset>
   if(txsize)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d03b      	beq.n	800236c <wizchip_init+0x90>
   {
      tmp = 0;
 80022f4:	2300      	movs	r3, #0
 80022f6:	73bb      	strb	r3, [r7, #14]
			tmp += txsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
#else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80022f8:	2300      	movs	r3, #0
 80022fa:	73fb      	strb	r3, [r7, #15]
 80022fc:	e015      	b.n	800232a <wizchip_init+0x4e>
		{
			tmp += txsize[i];
 80022fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002302:	687a      	ldr	r2, [r7, #4]
 8002304:	4413      	add	r3, r2
 8002306:	781a      	ldrb	r2, [r3, #0]
 8002308:	7bbb      	ldrb	r3, [r7, #14]
 800230a:	4413      	add	r3, r2
 800230c:	b2db      	uxtb	r3, r3
 800230e:	73bb      	strb	r3, [r7, #14]
#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
#elif  _WIZCHIP_ == W6300
			if(tmp > 32) return -1;
#else
			if(tmp > 16) return -1;
 8002310:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002314:	2b10      	cmp	r3, #16
 8002316:	dd02      	ble.n	800231e <wizchip_init+0x42>
 8002318:	f04f 33ff 	mov.w	r3, #4294967295
 800231c:	e066      	b.n	80023ec <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800231e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002322:	b2db      	uxtb	r3, r3
 8002324:	3301      	adds	r3, #1
 8002326:	b2db      	uxtb	r3, r3
 8002328:	73fb      	strb	r3, [r7, #15]
 800232a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800232e:	2b07      	cmp	r3, #7
 8002330:	dde5      	ble.n	80022fe <wizchip_init+0x22>
#endif
		}
#endif
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002332:	2300      	movs	r3, #0
 8002334:	73fb      	strb	r3, [r7, #15]
 8002336:	e015      	b.n	8002364 <wizchip_init+0x88>
#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100
			j = 0;
			while((txsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_TXBUF_SIZE(i, j);
#else
			setSn_TXBUF_SIZE(i, txsize[i]);
 8002338:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800233c:	009b      	lsls	r3, r3, #2
 800233e:	3301      	adds	r3, #1
 8002340:	00db      	lsls	r3, r3, #3
 8002342:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 8002346:	4618      	mov	r0, r3
 8002348:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800234c:	687a      	ldr	r2, [r7, #4]
 800234e:	4413      	add	r3, r2
 8002350:	781b      	ldrb	r3, [r3, #0]
 8002352:	4619      	mov	r1, r3
 8002354:	f7fe f91a 	bl	800058c <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002358:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800235c:	b2db      	uxtb	r3, r3
 800235e:	3301      	adds	r3, #1
 8002360:	b2db      	uxtb	r3, r3
 8002362:	73fb      	strb	r3, [r7, #15]
 8002364:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002368:	2b07      	cmp	r3, #7
 800236a:	dde5      	ble.n	8002338 <wizchip_init+0x5c>
#endif
		}	
   }

   if(rxsize)
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d03b      	beq.n	80023ea <wizchip_init+0x10e>
   {
      tmp = 0;
 8002372:	2300      	movs	r3, #0
 8002374:	73bb      	strb	r3, [r7, #14]
			tmp += rxsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
#else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002376:	2300      	movs	r3, #0
 8002378:	73fb      	strb	r3, [r7, #15]
 800237a:	e015      	b.n	80023a8 <wizchip_init+0xcc>
		{
			tmp += rxsize[i];
 800237c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002380:	683a      	ldr	r2, [r7, #0]
 8002382:	4413      	add	r3, r2
 8002384:	781a      	ldrb	r2, [r3, #0]
 8002386:	7bbb      	ldrb	r3, [r7, #14]
 8002388:	4413      	add	r3, r2
 800238a:	b2db      	uxtb	r3, r3
 800238c:	73bb      	strb	r3, [r7, #14]
#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
#elif  _WIZCHIP_ == W6300
			if(tmp > 32) return -1;
#else
			if(tmp > 16) return -1;
 800238e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002392:	2b10      	cmp	r3, #16
 8002394:	dd02      	ble.n	800239c <wizchip_init+0xc0>
 8002396:	f04f 33ff 	mov.w	r3, #4294967295
 800239a:	e027      	b.n	80023ec <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800239c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023a0:	b2db      	uxtb	r3, r3
 80023a2:	3301      	adds	r3, #1
 80023a4:	b2db      	uxtb	r3, r3
 80023a6:	73fb      	strb	r3, [r7, #15]
 80023a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023ac:	2b07      	cmp	r3, #7
 80023ae:	dde5      	ble.n	800237c <wizchip_init+0xa0>
#endif
		}
#endif
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80023b0:	2300      	movs	r3, #0
 80023b2:	73fb      	strb	r3, [r7, #15]
 80023b4:	e015      	b.n	80023e2 <wizchip_init+0x106>
#if _WIZCHIP_ < W5200	// add condition for w5100
			j = 0;
			while((rxsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_RXBUF_SIZE(i, j);
#else
			setSn_RXBUF_SIZE(i, rxsize[i]);
 80023b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023ba:	009b      	lsls	r3, r3, #2
 80023bc:	3301      	adds	r3, #1
 80023be:	00db      	lsls	r3, r3, #3
 80023c0:	f503 53f0 	add.w	r3, r3, #7680	@ 0x1e00
 80023c4:	4618      	mov	r0, r3
 80023c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023ca:	683a      	ldr	r2, [r7, #0]
 80023cc:	4413      	add	r3, r2
 80023ce:	781b      	ldrb	r3, [r3, #0]
 80023d0:	4619      	mov	r1, r3
 80023d2:	f7fe f8db 	bl	800058c <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80023d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023da:	b2db      	uxtb	r3, r3
 80023dc:	3301      	adds	r3, #1
 80023de:	b2db      	uxtb	r3, r3
 80023e0:	73fb      	strb	r3, [r7, #15]
 80023e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023e6:	2b07      	cmp	r3, #7
 80023e8:	dde5      	ble.n	80023b6 <wizchip_init+0xda>
#endif
		}
   }
   return 0;
 80023ea:	2300      	movs	r3, #0
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	3710      	adds	r7, #16
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}

080023f4 <wizchip_clrinterrupt>:

void wizchip_clrinterrupt(intr_kind intr)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b084      	sub	sp, #16
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	4603      	mov	r3, r0
 80023fc:	80fb      	strh	r3, [r7, #6]
   uint8_t ir  = (uint8_t)intr;
 80023fe:	88fb      	ldrh	r3, [r7, #6]
 8002400:	73fb      	strb	r3, [r7, #15]
   uint8_t sir = (uint8_t)((uint16_t)intr >> 8);
 8002402:	88fb      	ldrh	r3, [r7, #6]
 8002404:	0a1b      	lsrs	r3, r3, #8
 8002406:	b29b      	uxth	r3, r3
 8002408:	73bb      	strb	r3, [r7, #14]
   setIR(ir);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIR( ((((uint16_t)ir) << 8) | (((uint16_t)sir) & 0x00FF)) );
#else
   setIR(ir);
 800240a:	7bfb      	ldrb	r3, [r7, #15]
 800240c:	f023 030f 	bic.w	r3, r3, #15
 8002410:	b2db      	uxtb	r3, r3
 8002412:	4619      	mov	r1, r3
 8002414:	f44f 50a8 	mov.w	r0, #5376	@ 0x1500
 8002418:	f7fe f8b8 	bl	800058c <WIZCHIP_WRITE>
//M20200227 : For clear
   //setSIR(sir);
   for(ir=0; ir<8; ir++){
 800241c:	2300      	movs	r3, #0
 800241e:	73fb      	strb	r3, [r7, #15]
 8002420:	e014      	b.n	800244c <wizchip_clrinterrupt+0x58>
       if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 8002422:	7bba      	ldrb	r2, [r7, #14]
 8002424:	7bfb      	ldrb	r3, [r7, #15]
 8002426:	fa42 f303 	asr.w	r3, r2, r3
 800242a:	f003 0301 	and.w	r3, r3, #1
 800242e:	2b00      	cmp	r3, #0
 8002430:	d009      	beq.n	8002446 <wizchip_clrinterrupt+0x52>
 8002432:	7bfb      	ldrb	r3, [r7, #15]
 8002434:	009b      	lsls	r3, r3, #2
 8002436:	3301      	adds	r3, #1
 8002438:	00db      	lsls	r3, r3, #3
 800243a:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800243e:	211f      	movs	r1, #31
 8002440:	4618      	mov	r0, r3
 8002442:	f7fe f8a3 	bl	800058c <WIZCHIP_WRITE>
   for(ir=0; ir<8; ir++){
 8002446:	7bfb      	ldrb	r3, [r7, #15]
 8002448:	3301      	adds	r3, #1
 800244a:	73fb      	strb	r3, [r7, #15]
 800244c:	7bfb      	ldrb	r3, [r7, #15]
 800244e:	2b07      	cmp	r3, #7
 8002450:	d9e7      	bls.n	8002422 <wizchip_clrinterrupt+0x2e>
   }

#endif   
}
 8002452:	bf00      	nop
 8002454:	bf00      	nop
 8002456:	3710      	adds	r7, #16
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}

0800245c <wizchip_getinterrupt>:

intr_kind wizchip_getinterrupt(void)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b082      	sub	sp, #8
 8002460:	af00      	add	r7, sp, #0
   uint8_t ir  = 0;
 8002462:	2300      	movs	r3, #0
 8002464:	71fb      	strb	r3, [r7, #7]
   uint8_t sir = 0;
 8002466:	2300      	movs	r3, #0
 8002468:	71bb      	strb	r3, [r7, #6]
   uint32_t ret = 0;
 800246a:	2300      	movs	r3, #0
 800246c:	603b      	str	r3, [r7, #0]
#elif _WIZCHIP_  == W5300
   ret = getIR();
   ir = (uint8_t)(ret >> 8);
   sir = (uint8_t)ret;
#else
   ir  = getIR();
 800246e:	f44f 50a8 	mov.w	r0, #5376	@ 0x1500
 8002472:	f7fe f83f 	bl	80004f4 <WIZCHIP_READ>
 8002476:	4603      	mov	r3, r0
 8002478:	f023 030f 	bic.w	r3, r3, #15
 800247c:	71fb      	strb	r3, [r7, #7]
   sir = getSIR();
 800247e:	f44f 50b8 	mov.w	r0, #5888	@ 0x1700
 8002482:	f7fe f837 	bl	80004f4 <WIZCHIP_READ>
 8002486:	4603      	mov	r3, r0
 8002488:	71bb      	strb	r3, [r7, #6]
   ir &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   ir &= ~(1 << 6);
#endif
  ret = sir;
 800248a:	79bb      	ldrb	r3, [r7, #6]
 800248c:	603b      	str	r3, [r7, #0]
  ret = (ret << 8) + ir;
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	021a      	lsls	r2, r3, #8
 8002492:	79fb      	ldrb	r3, [r7, #7]
 8002494:	4413      	add	r3, r2
 8002496:	603b      	str	r3, [r7, #0]
  //teddy 240122
#if _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
  ret = (((uint32_t)getSLIR())<<16) | ret;
#endif

  return (intr_kind)ret;
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	b29b      	uxth	r3, r3
}
 800249c:	4618      	mov	r0, r3
 800249e:	3708      	adds	r7, #8
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}

080024a4 <wizchip_setinterruptmask>:

void wizchip_setinterruptmask(intr_kind intr)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b084      	sub	sp, #16
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	4603      	mov	r3, r0
 80024ac:	80fb      	strh	r3, [r7, #6]
   uint8_t imr  = (uint8_t)intr;
 80024ae:	88fb      	ldrh	r3, [r7, #6]
 80024b0:	73fb      	strb	r3, [r7, #15]
   uint8_t simr = (uint8_t)((uint16_t)intr >> 8);
 80024b2:	88fb      	ldrh	r3, [r7, #6]
 80024b4:	0a1b      	lsrs	r3, r3, #8
 80024b6:	b29b      	uxth	r3, r3
 80024b8:	73bb      	strb	r3, [r7, #14]
   setIMR(imr);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIMR( ((((uint16_t)imr) << 8) | (((uint16_t)simr) & 0x00FF)) );
#else
   setIMR(imr);
 80024ba:	7bfb      	ldrb	r3, [r7, #15]
 80024bc:	4619      	mov	r1, r3
 80024be:	f44f 50b0 	mov.w	r0, #5632	@ 0x1600
 80024c2:	f7fe f863 	bl	800058c <WIZCHIP_WRITE>
   setSIMR(simr);
 80024c6:	7bbb      	ldrb	r3, [r7, #14]
 80024c8:	4619      	mov	r1, r3
 80024ca:	f44f 50c0 	mov.w	r0, #6144	@ 0x1800
 80024ce:	f7fe f85d 	bl	800058c <WIZCHIP_WRITE>
#if _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
   uint8_t slimr = (uint8_t)((uint32_t)intr >> 16);
   setSLIMR(slimr);
#endif
#endif   
}
 80024d2:	bf00      	nop
 80024d4:	3710      	adds	r7, #16
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}

080024da <wizchip_getinterruptmask>:

intr_kind wizchip_getinterruptmask(void)
{
 80024da:	b580      	push	{r7, lr}
 80024dc:	b082      	sub	sp, #8
 80024de:	af00      	add	r7, sp, #0
   uint8_t imr  = 0;
 80024e0:	2300      	movs	r3, #0
 80024e2:	71fb      	strb	r3, [r7, #7]
   uint8_t simr = 0;
 80024e4:	2300      	movs	r3, #0
 80024e6:	71bb      	strb	r3, [r7, #6]
   uint32_t ret = 0;
 80024e8:	2300      	movs	r3, #0
 80024ea:	603b      	str	r3, [r7, #0]
#elif _WIZCHIP_ == W5300
   ret = getIMR();
   imr = (uint8_t)(ret >> 8);
   simr = (uint8_t)ret;
#else
   imr  = getIMR();
 80024ec:	f44f 50b0 	mov.w	r0, #5632	@ 0x1600
 80024f0:	f7fe f800 	bl	80004f4 <WIZCHIP_READ>
 80024f4:	4603      	mov	r3, r0
 80024f6:	71fb      	strb	r3, [r7, #7]
   simr = getSIMR();
 80024f8:	f44f 50c0 	mov.w	r0, #6144	@ 0x1800
 80024fc:	f7fd fffa 	bl	80004f4 <WIZCHIP_READ>
 8002500:	4603      	mov	r3, r0
 8002502:	71bb      	strb	r3, [r7, #6]
   imr &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   imr &= ~(1 << 6);  // IK_DEST_UNREACH
#endif
  ret = simr;
 8002504:	79bb      	ldrb	r3, [r7, #6]
 8002506:	603b      	str	r3, [r7, #0]
  ret = (ret << 8) + imr;
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	021a      	lsls	r2, r3, #8
 800250c:	79fb      	ldrb	r3, [r7, #7]
 800250e:	4413      	add	r3, r2
 8002510:	603b      	str	r3, [r7, #0]
  //teddy 240122
#if _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
  ret = (((uint32_t)getSLIMR())<<16) | ret;
#endif
  
  return (intr_kind)ret;
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	b29b      	uxth	r3, r3
}
 8002516:	4618      	mov	r0, r3
 8002518:	3708      	adds	r7, #8
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}

0800251e <wizphy_getphylink>:

int8_t wizphy_getphylink(void)
{
 800251e:	b580      	push	{r7, lr}
 8002520:	b082      	sub	sp, #8
 8002522:	af00      	add	r7, sp, #0
   int8_t tmp = PHY_LINK_OFF;
 8002524:	2300      	movs	r3, #0
 8002526:	71fb      	strb	r3, [r7, #7]
	   tmp = PHY_LINK_ON;
#elif   _WIZCHIP_ == W5200
   if(getPHYSTATUS() & PHYSTATUS_LINK)
      tmp = PHY_LINK_ON;
#elif _WIZCHIP_ == W5500
   if(getPHYCFGR() & PHYCFGR_LNK_ON)
 8002528:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 800252c:	f7fd ffe2 	bl	80004f4 <WIZCHIP_READ>
 8002530:	4603      	mov	r3, r0
 8002532:	f003 0301 	and.w	r3, r3, #1
 8002536:	2b00      	cmp	r3, #0
 8002538:	d001      	beq.n	800253e <wizphy_getphylink+0x20>
      tmp = PHY_LINK_ON;
 800253a:	2301      	movs	r3, #1
 800253c:	71fb      	strb	r3, [r7, #7]
#endif

#else
   tmp = -1;
#endif
   return tmp;
 800253e:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8002542:	4618      	mov	r0, r3
 8002544:	3708      	adds	r7, #8
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}

0800254a <wizphy_getphypmode>:

#if _WIZCHIP_ > W5100

int8_t wizphy_getphypmode(void)
{
 800254a:	b580      	push	{r7, lr}
 800254c:	b082      	sub	sp, #8
 800254e:	af00      	add	r7, sp, #0
   int8_t tmp = 0;
 8002550:	2300      	movs	r3, #0
 8002552:	71fb      	strb	r3, [r7, #7]
      if(getPHYSTATUS() & PHYSTATUS_POWERDOWN)
         tmp = PHY_POWER_DOWN;
      else          
         tmp = PHY_POWER_NORM;
   #elif _WIZCHIP_ == 5500
      if((getPHYCFGR() & PHYCFGR_OPMDC_ALLA) == PHYCFGR_OPMDC_PDOWN)
 8002554:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8002558:	f7fd ffcc 	bl	80004f4 <WIZCHIP_READ>
 800255c:	4603      	mov	r3, r0
 800255e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002562:	2b30      	cmp	r3, #48	@ 0x30
 8002564:	d102      	bne.n	800256c <wizphy_getphypmode+0x22>
         tmp = PHY_POWER_DOWN;
 8002566:	2301      	movs	r3, #1
 8002568:	71fb      	strb	r3, [r7, #7]
 800256a:	e001      	b.n	8002570 <wizphy_getphypmode+0x26>
      else 
         tmp = PHY_POWER_NORM;
 800256c:	2300      	movs	r3, #0
 800256e:	71fb      	strb	r3, [r7, #7]
   #endif   
      return PHY_POWER_NORM;
   #else
      tmp = -1;
   #endif
   return tmp;
 8002570:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8002574:	4618      	mov	r0, r3
 8002576:	3708      	adds	r7, #8
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}

0800257c <wizphy_reset>:
   return -1;
}

#elif _WIZCHIP_ == W5500
void wizphy_reset(void)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b082      	sub	sp, #8
 8002580:	af00      	add	r7, sp, #0
   uint8_t tmp = getPHYCFGR();
 8002582:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8002586:	f7fd ffb5 	bl	80004f4 <WIZCHIP_READ>
 800258a:	4603      	mov	r3, r0
 800258c:	71fb      	strb	r3, [r7, #7]
   tmp &= PHYCFGR_RST;
 800258e:	79fb      	ldrb	r3, [r7, #7]
 8002590:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002594:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 8002596:	79fb      	ldrb	r3, [r7, #7]
 8002598:	4619      	mov	r1, r3
 800259a:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 800259e:	f7fd fff5 	bl	800058c <WIZCHIP_WRITE>
   tmp = getPHYCFGR();
 80025a2:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80025a6:	f7fd ffa5 	bl	80004f4 <WIZCHIP_READ>
 80025aa:	4603      	mov	r3, r0
 80025ac:	71fb      	strb	r3, [r7, #7]
   tmp |= ~PHYCFGR_RST;
 80025ae:	79fb      	ldrb	r3, [r7, #7]
 80025b0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80025b4:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 80025b6:	79fb      	ldrb	r3, [r7, #7]
 80025b8:	4619      	mov	r1, r3
 80025ba:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80025be:	f7fd ffe5 	bl	800058c <WIZCHIP_WRITE>
}
 80025c2:	bf00      	nop
 80025c4:	3708      	adds	r7, #8
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}

080025ca <wizphy_setphyconf>:

void wizphy_setphyconf(wiz_PhyConf* phyconf)
{
 80025ca:	b580      	push	{r7, lr}
 80025cc:	b084      	sub	sp, #16
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 80025d2:	2300      	movs	r3, #0
 80025d4:	73fb      	strb	r3, [r7, #15]
   if(phyconf->by == PHY_CONFBY_SW)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	781b      	ldrb	r3, [r3, #0]
 80025da:	2b01      	cmp	r3, #1
 80025dc:	d104      	bne.n	80025e8 <wizphy_setphyconf+0x1e>
      tmp |= PHYCFGR_OPMD;
 80025de:	7bfb      	ldrb	r3, [r7, #15]
 80025e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80025e4:	73fb      	strb	r3, [r7, #15]
 80025e6:	e003      	b.n	80025f0 <wizphy_setphyconf+0x26>
   else
      tmp &= ~PHYCFGR_OPMD;
 80025e8:	7bfb      	ldrb	r3, [r7, #15]
 80025ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80025ee:	73fb      	strb	r3, [r7, #15]
   if(phyconf->mode == PHY_MODE_AUTONEGO)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	785b      	ldrb	r3, [r3, #1]
 80025f4:	2b01      	cmp	r3, #1
 80025f6:	d104      	bne.n	8002602 <wizphy_setphyconf+0x38>
      tmp |= PHYCFGR_OPMDC_ALLA;
 80025f8:	7bfb      	ldrb	r3, [r7, #15]
 80025fa:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 80025fe:	73fb      	strb	r3, [r7, #15]
 8002600:	e019      	b.n	8002636 <wizphy_setphyconf+0x6c>
   else
   {
      if(phyconf->duplex == PHY_DUPLEX_FULL)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	78db      	ldrb	r3, [r3, #3]
 8002606:	2b01      	cmp	r3, #1
 8002608:	d10d      	bne.n	8002626 <wizphy_setphyconf+0x5c>
      {
         if(phyconf->speed == PHY_SPEED_100)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	789b      	ldrb	r3, [r3, #2]
 800260e:	2b01      	cmp	r3, #1
 8002610:	d104      	bne.n	800261c <wizphy_setphyconf+0x52>
            tmp |= PHYCFGR_OPMDC_100F;
 8002612:	7bfb      	ldrb	r3, [r7, #15]
 8002614:	f043 0318 	orr.w	r3, r3, #24
 8002618:	73fb      	strb	r3, [r7, #15]
 800261a:	e00c      	b.n	8002636 <wizphy_setphyconf+0x6c>
         else
            tmp |= PHYCFGR_OPMDC_10F;
 800261c:	7bfb      	ldrb	r3, [r7, #15]
 800261e:	f043 0308 	orr.w	r3, r3, #8
 8002622:	73fb      	strb	r3, [r7, #15]
 8002624:	e007      	b.n	8002636 <wizphy_setphyconf+0x6c>
      }   
      else
      {
         if(phyconf->speed == PHY_SPEED_100)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	789b      	ldrb	r3, [r3, #2]
 800262a:	2b01      	cmp	r3, #1
 800262c:	d103      	bne.n	8002636 <wizphy_setphyconf+0x6c>
            tmp |= PHYCFGR_OPMDC_100H;
 800262e:	7bfb      	ldrb	r3, [r7, #15]
 8002630:	f043 0310 	orr.w	r3, r3, #16
 8002634:	73fb      	strb	r3, [r7, #15]
         else
            tmp |= PHYCFGR_OPMDC_10H;
      }
   }
   setPHYCFGR(tmp);
 8002636:	7bfb      	ldrb	r3, [r7, #15]
 8002638:	4619      	mov	r1, r3
 800263a:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 800263e:	f7fd ffa5 	bl	800058c <WIZCHIP_WRITE>
   wizphy_reset();
 8002642:	f7ff ff9b 	bl	800257c <wizphy_reset>
}
 8002646:	bf00      	nop
 8002648:	3710      	adds	r7, #16
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}
	...

08002650 <wizphy_getphyconf>:

void wizphy_getphyconf(wiz_PhyConf* phyconf)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b084      	sub	sp, #16
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 8002658:	2300      	movs	r3, #0
 800265a:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 800265c:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8002660:	f7fd ff48 	bl	80004f4 <WIZCHIP_READ>
 8002664:	4603      	mov	r3, r0
 8002666:	73fb      	strb	r3, [r7, #15]
   phyconf->by   = (tmp & PHYCFGR_OPMD) ? PHY_CONFBY_SW : PHY_CONFBY_HW;
 8002668:	7bfb      	ldrb	r3, [r7, #15]
 800266a:	119b      	asrs	r3, r3, #6
 800266c:	b2db      	uxtb	r3, r3
 800266e:	f003 0301 	and.w	r3, r3, #1
 8002672:	b2da      	uxtb	r2, r3
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	701a      	strb	r2, [r3, #0]
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8002678:	7bfb      	ldrb	r3, [r7, #15]
 800267a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800267e:	2b20      	cmp	r3, #32
 8002680:	d001      	beq.n	8002686 <wizphy_getphyconf+0x36>
 8002682:	2b38      	cmp	r3, #56	@ 0x38
 8002684:	d103      	bne.n	800268e <wizphy_getphyconf+0x3e>
   {
      case PHYCFGR_OPMDC_ALLA:
      case PHYCFGR_OPMDC_100FA: 
         phyconf->mode = PHY_MODE_AUTONEGO;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2201      	movs	r2, #1
 800268a:	705a      	strb	r2, [r3, #1]
         break;
 800268c:	e003      	b.n	8002696 <wizphy_getphyconf+0x46>
      default:
         phyconf->mode = PHY_MODE_MANUAL;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2200      	movs	r2, #0
 8002692:	705a      	strb	r2, [r3, #1]
         break;
 8002694:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8002696:	7bfb      	ldrb	r3, [r7, #15]
 8002698:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800269c:	3b10      	subs	r3, #16
 800269e:	2b10      	cmp	r3, #16
 80026a0:	bf8c      	ite	hi
 80026a2:	2201      	movhi	r2, #1
 80026a4:	2200      	movls	r2, #0
 80026a6:	b2d2      	uxtb	r2, r2
 80026a8:	2a00      	cmp	r2, #0
 80026aa:	d10f      	bne.n	80026cc <wizphy_getphyconf+0x7c>
 80026ac:	4a1b      	ldr	r2, [pc, #108]	@ (800271c <wizphy_getphyconf+0xcc>)
 80026ae:	fa22 f303 	lsr.w	r3, r2, r3
 80026b2:	f003 0301 	and.w	r3, r3, #1
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	bf14      	ite	ne
 80026ba:	2301      	movne	r3, #1
 80026bc:	2300      	moveq	r3, #0
 80026be:	b2db      	uxtb	r3, r3
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d003      	beq.n	80026cc <wizphy_getphyconf+0x7c>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_100H:
         phyconf->speed = PHY_SPEED_100;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2201      	movs	r2, #1
 80026c8:	709a      	strb	r2, [r3, #2]
         break;
 80026ca:	e003      	b.n	80026d4 <wizphy_getphyconf+0x84>
      default:
         phyconf->speed = PHY_SPEED_10;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2200      	movs	r2, #0
 80026d0:	709a      	strb	r2, [r3, #2]
         break;
 80026d2:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 80026d4:	7bfb      	ldrb	r3, [r7, #15]
 80026d6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80026da:	3b08      	subs	r3, #8
 80026dc:	2b18      	cmp	r3, #24
 80026de:	bf8c      	ite	hi
 80026e0:	2201      	movhi	r2, #1
 80026e2:	2200      	movls	r2, #0
 80026e4:	b2d2      	uxtb	r2, r2
 80026e6:	2a00      	cmp	r2, #0
 80026e8:	d10f      	bne.n	800270a <wizphy_getphyconf+0xba>
 80026ea:	4a0d      	ldr	r2, [pc, #52]	@ (8002720 <wizphy_getphyconf+0xd0>)
 80026ec:	fa22 f303 	lsr.w	r3, r2, r3
 80026f0:	f003 0301 	and.w	r3, r3, #1
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	bf14      	ite	ne
 80026f8:	2301      	movne	r3, #1
 80026fa:	2300      	moveq	r3, #0
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d003      	beq.n	800270a <wizphy_getphyconf+0xba>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_10F:
         phyconf->duplex = PHY_DUPLEX_FULL;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2201      	movs	r2, #1
 8002706:	70da      	strb	r2, [r3, #3]
         break;
 8002708:	e003      	b.n	8002712 <wizphy_getphyconf+0xc2>
      default:
         phyconf->duplex = PHY_DUPLEX_HALF;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2200      	movs	r2, #0
 800270e:	70da      	strb	r2, [r3, #3]
         break;
 8002710:	bf00      	nop
   }
}
 8002712:	bf00      	nop
 8002714:	3710      	adds	r7, #16
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}
 800271a:	bf00      	nop
 800271c:	00010101 	.word	0x00010101
 8002720:	01010001 	.word	0x01010001

08002724 <wizphy_getphystat>:

void wizphy_getphystat(wiz_PhyConf* phyconf)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b084      	sub	sp, #16
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
   uint8_t tmp = getPHYCFGR();
 800272c:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8002730:	f7fd fee0 	bl	80004f4 <WIZCHIP_READ>
 8002734:	4603      	mov	r3, r0
 8002736:	73fb      	strb	r3, [r7, #15]
   phyconf->duplex = (tmp & PHYCFGR_DPX_FULL) ? PHY_DUPLEX_FULL : PHY_DUPLEX_HALF;
 8002738:	7bfb      	ldrb	r3, [r7, #15]
 800273a:	109b      	asrs	r3, r3, #2
 800273c:	b2db      	uxtb	r3, r3
 800273e:	f003 0301 	and.w	r3, r3, #1
 8002742:	b2da      	uxtb	r2, r3
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	70da      	strb	r2, [r3, #3]
   phyconf->speed  = (tmp & PHYCFGR_SPD_100) ? PHY_SPEED_100 : PHY_SPEED_10;
 8002748:	7bfb      	ldrb	r3, [r7, #15]
 800274a:	105b      	asrs	r3, r3, #1
 800274c:	b2db      	uxtb	r3, r3
 800274e:	f003 0301 	and.w	r3, r3, #1
 8002752:	b2da      	uxtb	r2, r3
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	709a      	strb	r2, [r3, #2]
}
 8002758:	bf00      	nop
 800275a:	3710      	adds	r7, #16
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}

08002760 <wizphy_setphypmode>:

int8_t wizphy_setphypmode(uint8_t pmode)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b084      	sub	sp, #16
 8002764:	af00      	add	r7, sp, #0
 8002766:	4603      	mov	r3, r0
 8002768:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 800276a:	2300      	movs	r3, #0
 800276c:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 800276e:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8002772:	f7fd febf 	bl	80004f4 <WIZCHIP_READ>
 8002776:	4603      	mov	r3, r0
 8002778:	73fb      	strb	r3, [r7, #15]
   if((tmp & PHYCFGR_OPMD)== 0) return -1;
 800277a:	7bfb      	ldrb	r3, [r7, #15]
 800277c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002780:	2b00      	cmp	r3, #0
 8002782:	d102      	bne.n	800278a <wizphy_setphypmode+0x2a>
 8002784:	f04f 33ff 	mov.w	r3, #4294967295
 8002788:	e030      	b.n	80027ec <wizphy_setphypmode+0x8c>
   tmp &= ~PHYCFGR_OPMDC_ALLA;         
 800278a:	7bfb      	ldrb	r3, [r7, #15]
 800278c:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8002790:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 8002792:	79fb      	ldrb	r3, [r7, #7]
 8002794:	2b01      	cmp	r3, #1
 8002796:	d104      	bne.n	80027a2 <wizphy_setphypmode+0x42>
      tmp |= PHYCFGR_OPMDC_PDOWN;
 8002798:	7bfb      	ldrb	r3, [r7, #15]
 800279a:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 800279e:	73fb      	strb	r3, [r7, #15]
 80027a0:	e003      	b.n	80027aa <wizphy_setphypmode+0x4a>
   else
      tmp |= PHYCFGR_OPMDC_ALLA;
 80027a2:	7bfb      	ldrb	r3, [r7, #15]
 80027a4:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 80027a8:	73fb      	strb	r3, [r7, #15]
   setPHYCFGR(tmp);
 80027aa:	7bfb      	ldrb	r3, [r7, #15]
 80027ac:	4619      	mov	r1, r3
 80027ae:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80027b2:	f7fd feeb 	bl	800058c <WIZCHIP_WRITE>
   wizphy_reset();
 80027b6:	f7ff fee1 	bl	800257c <wizphy_reset>
   tmp = getPHYCFGR();
 80027ba:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80027be:	f7fd fe99 	bl	80004f4 <WIZCHIP_READ>
 80027c2:	4603      	mov	r3, r0
 80027c4:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 80027c6:	79fb      	ldrb	r3, [r7, #7]
 80027c8:	2b01      	cmp	r3, #1
 80027ca:	d106      	bne.n	80027da <wizphy_setphypmode+0x7a>
   {
      if(tmp & PHYCFGR_OPMDC_PDOWN) return 0;
 80027cc:	7bfb      	ldrb	r3, [r7, #15]
 80027ce:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d008      	beq.n	80027e8 <wizphy_setphypmode+0x88>
 80027d6:	2300      	movs	r3, #0
 80027d8:	e008      	b.n	80027ec <wizphy_setphypmode+0x8c>
   }
   else
   {
      if(tmp & PHYCFGR_OPMDC_ALLA) return 0;
 80027da:	7bfb      	ldrb	r3, [r7, #15]
 80027dc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d001      	beq.n	80027e8 <wizphy_setphypmode+0x88>
 80027e4:	2300      	movs	r3, #0
 80027e6:	e001      	b.n	80027ec <wizphy_setphypmode+0x8c>
   }
   return -1;
 80027e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027ec:	4618      	mov	r0, r3
 80027ee:	3710      	adds	r7, #16
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}

080027f4 <wizchip_setnetinfo>:

#endif

#if (_WIZCHIP_ == W5100 || _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5300 || _WIZCHIP_ == W5500)
void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b082      	sub	sp, #8
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2206      	movs	r2, #6
 8002800:	4619      	mov	r1, r3
 8002802:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8002806:	f7fd ff6f 	bl	80006e8 <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	330e      	adds	r3, #14
 800280e:	2204      	movs	r2, #4
 8002810:	4619      	mov	r1, r3
 8002812:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002816:	f7fd ff67 	bl	80006e8 <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	330a      	adds	r3, #10
 800281e:	2204      	movs	r2, #4
 8002820:	4619      	mov	r1, r3
 8002822:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8002826:	f7fd ff5f 	bl	80006e8 <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	3306      	adds	r3, #6
 800282e:	2204      	movs	r2, #4
 8002830:	4619      	mov	r1, r3
 8002832:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8002836:	f7fd ff57 	bl	80006e8 <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	7c9a      	ldrb	r2, [r3, #18]
 800283e:	4b0b      	ldr	r3, [pc, #44]	@ (800286c <wizchip_setnetinfo+0x78>)
 8002840:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	7cda      	ldrb	r2, [r3, #19]
 8002846:	4b09      	ldr	r3, [pc, #36]	@ (800286c <wizchip_setnetinfo+0x78>)
 8002848:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	7d1a      	ldrb	r2, [r3, #20]
 800284e:	4b07      	ldr	r3, [pc, #28]	@ (800286c <wizchip_setnetinfo+0x78>)
 8002850:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	7d5a      	ldrb	r2, [r3, #21]
 8002856:	4b05      	ldr	r3, [pc, #20]	@ (800286c <wizchip_setnetinfo+0x78>)
 8002858:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	7d9a      	ldrb	r2, [r3, #22]
 800285e:	4b04      	ldr	r3, [pc, #16]	@ (8002870 <wizchip_setnetinfo+0x7c>)
 8002860:	701a      	strb	r2, [r3, #0]
}
 8002862:	bf00      	nop
 8002864:	3708      	adds	r7, #8
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	2000054c 	.word	0x2000054c
 8002870:	20000550 	.word	0x20000550

08002874 <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b082      	sub	sp, #8
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
   getSHAR(pnetinfo->mac);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2206      	movs	r2, #6
 8002880:	4619      	mov	r1, r3
 8002882:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8002886:	f7fd fecf 	bl	8000628 <WIZCHIP_READ_BUF>
   getGAR(pnetinfo->gw);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	330e      	adds	r3, #14
 800288e:	2204      	movs	r2, #4
 8002890:	4619      	mov	r1, r3
 8002892:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002896:	f7fd fec7 	bl	8000628 <WIZCHIP_READ_BUF>
   getSUBR(pnetinfo->sn);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	330a      	adds	r3, #10
 800289e:	2204      	movs	r2, #4
 80028a0:	4619      	mov	r1, r3
 80028a2:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 80028a6:	f7fd febf 	bl	8000628 <WIZCHIP_READ_BUF>
   getSIPR(pnetinfo->ip);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	3306      	adds	r3, #6
 80028ae:	2204      	movs	r2, #4
 80028b0:	4619      	mov	r1, r3
 80028b2:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 80028b6:	f7fd feb7 	bl	8000628 <WIZCHIP_READ_BUF>
   pnetinfo->dns[0]= _DNS_[0];
 80028ba:	4b0c      	ldr	r3, [pc, #48]	@ (80028ec <wizchip_getnetinfo+0x78>)
 80028bc:	781a      	ldrb	r2, [r3, #0]
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	749a      	strb	r2, [r3, #18]
   pnetinfo->dns[1]= _DNS_[1];
 80028c2:	4b0a      	ldr	r3, [pc, #40]	@ (80028ec <wizchip_getnetinfo+0x78>)
 80028c4:	785a      	ldrb	r2, [r3, #1]
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	74da      	strb	r2, [r3, #19]
   pnetinfo->dns[2]= _DNS_[2];
 80028ca:	4b08      	ldr	r3, [pc, #32]	@ (80028ec <wizchip_getnetinfo+0x78>)
 80028cc:	789a      	ldrb	r2, [r3, #2]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	751a      	strb	r2, [r3, #20]
   pnetinfo->dns[3]= _DNS_[3];
 80028d2:	4b06      	ldr	r3, [pc, #24]	@ (80028ec <wizchip_getnetinfo+0x78>)
 80028d4:	78da      	ldrb	r2, [r3, #3]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	755a      	strb	r2, [r3, #21]
   pnetinfo->dhcp  = _DHCP_;
 80028da:	4b05      	ldr	r3, [pc, #20]	@ (80028f0 <wizchip_getnetinfo+0x7c>)
 80028dc:	781a      	ldrb	r2, [r3, #0]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	759a      	strb	r2, [r3, #22]
}
 80028e2:	bf00      	nop
 80028e4:	3708      	adds	r7, #8
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	2000054c 	.word	0x2000054c
 80028f0:	20000550 	.word	0x20000550

080028f4 <wizchip_setnetmode>:

int8_t wizchip_setnetmode(netmode_type netmode)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b084      	sub	sp, #16
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	4603      	mov	r3, r0
 80028fc:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 80028fe:	2300      	movs	r3, #0
 8002900:	73fb      	strb	r3, [r7, #15]
#if _WIZCHIP_ != W5500
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK)) return -1;
#else
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK | NM_FORCEARP)) return -1;
 8002902:	79fb      	ldrb	r3, [r7, #7]
 8002904:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 8002908:	2b00      	cmp	r3, #0
 800290a:	d002      	beq.n	8002912 <wizchip_setnetmode+0x1e>
 800290c:	f04f 33ff 	mov.w	r3, #4294967295
 8002910:	e00e      	b.n	8002930 <wizchip_setnetmode+0x3c>
#endif      
   tmp = getMR();
 8002912:	2000      	movs	r0, #0
 8002914:	f7fd fdee 	bl	80004f4 <WIZCHIP_READ>
 8002918:	4603      	mov	r3, r0
 800291a:	73fb      	strb	r3, [r7, #15]
   tmp |= (uint8_t)netmode;
 800291c:	7bfa      	ldrb	r2, [r7, #15]
 800291e:	79fb      	ldrb	r3, [r7, #7]
 8002920:	4313      	orrs	r3, r2
 8002922:	73fb      	strb	r3, [r7, #15]
   setMR(tmp);
 8002924:	7bfb      	ldrb	r3, [r7, #15]
 8002926:	4619      	mov	r1, r3
 8002928:	2000      	movs	r0, #0
 800292a:	f7fd fe2f 	bl	800058c <WIZCHIP_WRITE>
   return 0;
 800292e:	2300      	movs	r3, #0
}
 8002930:	4618      	mov	r0, r3
 8002932:	3710      	adds	r7, #16
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}

08002938 <wizchip_getnetmode>:

netmode_type wizchip_getnetmode(void)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	af00      	add	r7, sp, #0
   return (netmode_type) getMR();
 800293c:	2000      	movs	r0, #0
 800293e:	f7fd fdd9 	bl	80004f4 <WIZCHIP_READ>
 8002942:	4603      	mov	r3, r0
}
 8002944:	4618      	mov	r0, r3
 8002946:	bd80      	pop	{r7, pc}

08002948 <wizchip_settimeout>:

void wizchip_settimeout(wiz_NetTimeout* nettime)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b082      	sub	sp, #8
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
   setRCR(nettime->retry_cnt);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	781b      	ldrb	r3, [r3, #0]
 8002954:	4619      	mov	r1, r3
 8002956:	f44f 50d8 	mov.w	r0, #6912	@ 0x1b00
 800295a:	f7fd fe17 	bl	800058c <WIZCHIP_WRITE>
   setRTR(nettime->time_100us);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	885b      	ldrh	r3, [r3, #2]
 8002962:	0a1b      	lsrs	r3, r3, #8
 8002964:	b29b      	uxth	r3, r3
 8002966:	b2db      	uxtb	r3, r3
 8002968:	4619      	mov	r1, r3
 800296a:	f44f 50c8 	mov.w	r0, #6400	@ 0x1900
 800296e:	f7fd fe0d 	bl	800058c <WIZCHIP_WRITE>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	885b      	ldrh	r3, [r3, #2]
 8002976:	b2db      	uxtb	r3, r3
 8002978:	4619      	mov	r1, r3
 800297a:	f44f 50d0 	mov.w	r0, #6656	@ 0x1a00
 800297e:	f7fd fe05 	bl	800058c <WIZCHIP_WRITE>
}
 8002982:	bf00      	nop
 8002984:	3708      	adds	r7, #8
 8002986:	46bd      	mov	sp, r7
 8002988:	bd80      	pop	{r7, pc}

0800298a <wizchip_gettimeout>:

void wizchip_gettimeout(wiz_NetTimeout* nettime)
{
 800298a:	b590      	push	{r4, r7, lr}
 800298c:	b083      	sub	sp, #12
 800298e:	af00      	add	r7, sp, #0
 8002990:	6078      	str	r0, [r7, #4]
   nettime->retry_cnt = getRCR();
 8002992:	f44f 50d8 	mov.w	r0, #6912	@ 0x1b00
 8002996:	f7fd fdad 	bl	80004f4 <WIZCHIP_READ>
 800299a:	4603      	mov	r3, r0
 800299c:	461a      	mov	r2, r3
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	701a      	strb	r2, [r3, #0]
   nettime->time_100us = getRTR();
 80029a2:	f44f 50c8 	mov.w	r0, #6400	@ 0x1900
 80029a6:	f7fd fda5 	bl	80004f4 <WIZCHIP_READ>
 80029aa:	4603      	mov	r3, r0
 80029ac:	021b      	lsls	r3, r3, #8
 80029ae:	b29c      	uxth	r4, r3
 80029b0:	f44f 50d0 	mov.w	r0, #6656	@ 0x1a00
 80029b4:	f7fd fd9e 	bl	80004f4 <WIZCHIP_READ>
 80029b8:	4603      	mov	r3, r0
 80029ba:	4423      	add	r3, r4
 80029bc:	b29a      	uxth	r2, r3
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	805a      	strh	r2, [r3, #2]
}
 80029c2:	bf00      	nop
 80029c4:	370c      	adds	r7, #12
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd90      	pop	{r4, r7, pc}
	...

080029cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80029cc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002a04 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80029d0:	f7ff f9c8 	bl	8001d64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80029d4:	480c      	ldr	r0, [pc, #48]	@ (8002a08 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80029d6:	490d      	ldr	r1, [pc, #52]	@ (8002a0c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80029d8:	4a0d      	ldr	r2, [pc, #52]	@ (8002a10 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80029da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80029dc:	e002      	b.n	80029e4 <LoopCopyDataInit>

080029de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80029de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029e2:	3304      	adds	r3, #4

080029e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80029e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80029e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80029e8:	d3f9      	bcc.n	80029de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80029ea:	4a0a      	ldr	r2, [pc, #40]	@ (8002a14 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80029ec:	4c0a      	ldr	r4, [pc, #40]	@ (8002a18 <LoopFillZerobss+0x22>)
  movs r3, #0
 80029ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80029f0:	e001      	b.n	80029f6 <LoopFillZerobss>

080029f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80029f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80029f4:	3204      	adds	r2, #4

080029f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80029f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80029f8:	d3fb      	bcc.n	80029f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80029fa:	f002 f987 	bl	8004d0c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80029fe:	f7fe f819 	bl	8000a34 <main>
  bx  lr    
 8002a02:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002a04:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002a08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a0c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8002a10:	08004d8c 	.word	0x08004d8c
  ldr r2, =_sbss
 8002a14:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8002a18:	20000578 	.word	0x20000578

08002a1c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a1c:	e7fe      	b.n	8002a1c <ADC_IRQHandler>
	...

08002a20 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002a24:	4b0e      	ldr	r3, [pc, #56]	@ (8002a60 <HAL_Init+0x40>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a0d      	ldr	r2, [pc, #52]	@ (8002a60 <HAL_Init+0x40>)
 8002a2a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002a2e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002a30:	4b0b      	ldr	r3, [pc, #44]	@ (8002a60 <HAL_Init+0x40>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a0a      	ldr	r2, [pc, #40]	@ (8002a60 <HAL_Init+0x40>)
 8002a36:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002a3a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a3c:	4b08      	ldr	r3, [pc, #32]	@ (8002a60 <HAL_Init+0x40>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a07      	ldr	r2, [pc, #28]	@ (8002a60 <HAL_Init+0x40>)
 8002a42:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a46:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a48:	2003      	movs	r0, #3
 8002a4a:	f000 f967 	bl	8002d1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a4e:	200f      	movs	r0, #15
 8002a50:	f000 f83e 	bl	8002ad0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a54:	f7ff f8c8 	bl	8001be8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a58:	2300      	movs	r3, #0
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	bd80      	pop	{r7, pc}
 8002a5e:	bf00      	nop
 8002a60:	40023c00 	.word	0x40023c00

08002a64 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8002a68:	4b11      	ldr	r3, [pc, #68]	@ (8002ab0 <HAL_DeInit+0x4c>)
 8002a6a:	4a12      	ldr	r2, [pc, #72]	@ (8002ab4 <HAL_DeInit+0x50>)
 8002a6c:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 8002a6e:	4b10      	ldr	r3, [pc, #64]	@ (8002ab0 <HAL_DeInit+0x4c>)
 8002a70:	2200      	movs	r2, #0
 8002a72:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 8002a74:	4b0e      	ldr	r3, [pc, #56]	@ (8002ab0 <HAL_DeInit+0x4c>)
 8002a76:	4a10      	ldr	r2, [pc, #64]	@ (8002ab8 <HAL_DeInit+0x54>)
 8002a78:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 8002a7a:	4b0d      	ldr	r3, [pc, #52]	@ (8002ab0 <HAL_DeInit+0x4c>)
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	625a      	str	r2, [r3, #36]	@ 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 8002a80:	4b0b      	ldr	r3, [pc, #44]	@ (8002ab0 <HAL_DeInit+0x4c>)
 8002a82:	4a0e      	ldr	r2, [pc, #56]	@ (8002abc <HAL_DeInit+0x58>)
 8002a84:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 8002a86:	4b0a      	ldr	r3, [pc, #40]	@ (8002ab0 <HAL_DeInit+0x4c>)
 8002a88:	2200      	movs	r2, #0
 8002a8a:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 8002a8c:	4b08      	ldr	r3, [pc, #32]	@ (8002ab0 <HAL_DeInit+0x4c>)
 8002a8e:	22c1      	movs	r2, #193	@ 0xc1
 8002a90:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 8002a92:	4b07      	ldr	r3, [pc, #28]	@ (8002ab0 <HAL_DeInit+0x4c>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 8002a98:	4b05      	ldr	r3, [pc, #20]	@ (8002ab0 <HAL_DeInit+0x4c>)
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 8002a9e:	4b04      	ldr	r3, [pc, #16]	@ (8002ab0 <HAL_DeInit+0x4c>)
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8002aa4:	f000 f80c 	bl	8002ac0 <HAL_MspDeInit>
    
  /* Return function status */
  return HAL_OK;
 8002aa8:	2300      	movs	r3, #0
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	bd80      	pop	{r7, pc}
 8002aae:	bf00      	nop
 8002ab0:	40023800 	.word	0x40023800
 8002ab4:	f6fec9ff 	.word	0xf6fec9ff
 8002ab8:	04777933 	.word	0x04777933
 8002abc:	226011ff 	.word	0x226011ff

08002ac0 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 8002ac4:	bf00      	nop
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002acc:	4770      	bx	lr
	...

08002ad0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b082      	sub	sp, #8
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ad8:	4b12      	ldr	r3, [pc, #72]	@ (8002b24 <HAL_InitTick+0x54>)
 8002ada:	681a      	ldr	r2, [r3, #0]
 8002adc:	4b12      	ldr	r3, [pc, #72]	@ (8002b28 <HAL_InitTick+0x58>)
 8002ade:	781b      	ldrb	r3, [r3, #0]
 8002ae0:	4619      	mov	r1, r3
 8002ae2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002ae6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002aea:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aee:	4618      	mov	r0, r3
 8002af0:	f000 f93b 	bl	8002d6a <HAL_SYSTICK_Config>
 8002af4:	4603      	mov	r3, r0
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d001      	beq.n	8002afe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	e00e      	b.n	8002b1c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2b0f      	cmp	r3, #15
 8002b02:	d80a      	bhi.n	8002b1a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b04:	2200      	movs	r2, #0
 8002b06:	6879      	ldr	r1, [r7, #4]
 8002b08:	f04f 30ff 	mov.w	r0, #4294967295
 8002b0c:	f000 f911 	bl	8002d32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b10:	4a06      	ldr	r2, [pc, #24]	@ (8002b2c <HAL_InitTick+0x5c>)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b16:	2300      	movs	r3, #0
 8002b18:	e000      	b.n	8002b1c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	3708      	adds	r7, #8
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}
 8002b24:	20000030 	.word	0x20000030
 8002b28:	20000064 	.word	0x20000064
 8002b2c:	20000060 	.word	0x20000060

08002b30 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b30:	b480      	push	{r7}
 8002b32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b34:	4b06      	ldr	r3, [pc, #24]	@ (8002b50 <HAL_IncTick+0x20>)
 8002b36:	781b      	ldrb	r3, [r3, #0]
 8002b38:	461a      	mov	r2, r3
 8002b3a:	4b06      	ldr	r3, [pc, #24]	@ (8002b54 <HAL_IncTick+0x24>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4413      	add	r3, r2
 8002b40:	4a04      	ldr	r2, [pc, #16]	@ (8002b54 <HAL_IncTick+0x24>)
 8002b42:	6013      	str	r3, [r2, #0]
}
 8002b44:	bf00      	nop
 8002b46:	46bd      	mov	sp, r7
 8002b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4c:	4770      	bx	lr
 8002b4e:	bf00      	nop
 8002b50:	20000064 	.word	0x20000064
 8002b54:	20000554 	.word	0x20000554

08002b58 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	af00      	add	r7, sp, #0
  return uwTick;
 8002b5c:	4b03      	ldr	r3, [pc, #12]	@ (8002b6c <HAL_GetTick+0x14>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	46bd      	mov	sp, r7
 8002b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b68:	4770      	bx	lr
 8002b6a:	bf00      	nop
 8002b6c:	20000554 	.word	0x20000554

08002b70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b084      	sub	sp, #16
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b78:	f7ff ffee 	bl	8002b58 <HAL_GetTick>
 8002b7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b88:	d005      	beq.n	8002b96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b8a:	4b0a      	ldr	r3, [pc, #40]	@ (8002bb4 <HAL_Delay+0x44>)
 8002b8c:	781b      	ldrb	r3, [r3, #0]
 8002b8e:	461a      	mov	r2, r3
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	4413      	add	r3, r2
 8002b94:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002b96:	bf00      	nop
 8002b98:	f7ff ffde 	bl	8002b58 <HAL_GetTick>
 8002b9c:	4602      	mov	r2, r0
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	1ad3      	subs	r3, r2, r3
 8002ba2:	68fa      	ldr	r2, [r7, #12]
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d8f7      	bhi.n	8002b98 <HAL_Delay+0x28>
  {
  }
}
 8002ba8:	bf00      	nop
 8002baa:	bf00      	nop
 8002bac:	3710      	adds	r7, #16
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}
 8002bb2:	bf00      	nop
 8002bb4:	20000064 	.word	0x20000064

08002bb8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b085      	sub	sp, #20
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	f003 0307 	and.w	r3, r3, #7
 8002bc6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002bc8:	4b0c      	ldr	r3, [pc, #48]	@ (8002bfc <__NVIC_SetPriorityGrouping+0x44>)
 8002bca:	68db      	ldr	r3, [r3, #12]
 8002bcc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002bce:	68ba      	ldr	r2, [r7, #8]
 8002bd0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002be0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002be4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002be8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002bea:	4a04      	ldr	r2, [pc, #16]	@ (8002bfc <__NVIC_SetPriorityGrouping+0x44>)
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	60d3      	str	r3, [r2, #12]
}
 8002bf0:	bf00      	nop
 8002bf2:	3714      	adds	r7, #20
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfa:	4770      	bx	lr
 8002bfc:	e000ed00 	.word	0xe000ed00

08002c00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c00:	b480      	push	{r7}
 8002c02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c04:	4b04      	ldr	r3, [pc, #16]	@ (8002c18 <__NVIC_GetPriorityGrouping+0x18>)
 8002c06:	68db      	ldr	r3, [r3, #12]
 8002c08:	0a1b      	lsrs	r3, r3, #8
 8002c0a:	f003 0307 	and.w	r3, r3, #7
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	46bd      	mov	sp, r7
 8002c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c16:	4770      	bx	lr
 8002c18:	e000ed00 	.word	0xe000ed00

08002c1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b083      	sub	sp, #12
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	4603      	mov	r3, r0
 8002c24:	6039      	str	r1, [r7, #0]
 8002c26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	db0a      	blt.n	8002c46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	b2da      	uxtb	r2, r3
 8002c34:	490c      	ldr	r1, [pc, #48]	@ (8002c68 <__NVIC_SetPriority+0x4c>)
 8002c36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c3a:	0112      	lsls	r2, r2, #4
 8002c3c:	b2d2      	uxtb	r2, r2
 8002c3e:	440b      	add	r3, r1
 8002c40:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c44:	e00a      	b.n	8002c5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	b2da      	uxtb	r2, r3
 8002c4a:	4908      	ldr	r1, [pc, #32]	@ (8002c6c <__NVIC_SetPriority+0x50>)
 8002c4c:	79fb      	ldrb	r3, [r7, #7]
 8002c4e:	f003 030f 	and.w	r3, r3, #15
 8002c52:	3b04      	subs	r3, #4
 8002c54:	0112      	lsls	r2, r2, #4
 8002c56:	b2d2      	uxtb	r2, r2
 8002c58:	440b      	add	r3, r1
 8002c5a:	761a      	strb	r2, [r3, #24]
}
 8002c5c:	bf00      	nop
 8002c5e:	370c      	adds	r7, #12
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr
 8002c68:	e000e100 	.word	0xe000e100
 8002c6c:	e000ed00 	.word	0xe000ed00

08002c70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b089      	sub	sp, #36	@ 0x24
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	60f8      	str	r0, [r7, #12]
 8002c78:	60b9      	str	r1, [r7, #8]
 8002c7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	f003 0307 	and.w	r3, r3, #7
 8002c82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c84:	69fb      	ldr	r3, [r7, #28]
 8002c86:	f1c3 0307 	rsb	r3, r3, #7
 8002c8a:	2b04      	cmp	r3, #4
 8002c8c:	bf28      	it	cs
 8002c8e:	2304      	movcs	r3, #4
 8002c90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c92:	69fb      	ldr	r3, [r7, #28]
 8002c94:	3304      	adds	r3, #4
 8002c96:	2b06      	cmp	r3, #6
 8002c98:	d902      	bls.n	8002ca0 <NVIC_EncodePriority+0x30>
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	3b03      	subs	r3, #3
 8002c9e:	e000      	b.n	8002ca2 <NVIC_EncodePriority+0x32>
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ca4:	f04f 32ff 	mov.w	r2, #4294967295
 8002ca8:	69bb      	ldr	r3, [r7, #24]
 8002caa:	fa02 f303 	lsl.w	r3, r2, r3
 8002cae:	43da      	mvns	r2, r3
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	401a      	ands	r2, r3
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002cb8:	f04f 31ff 	mov.w	r1, #4294967295
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	fa01 f303 	lsl.w	r3, r1, r3
 8002cc2:	43d9      	mvns	r1, r3
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cc8:	4313      	orrs	r3, r2
         );
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	3724      	adds	r7, #36	@ 0x24
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd4:	4770      	bx	lr
	...

08002cd8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b082      	sub	sp, #8
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	3b01      	subs	r3, #1
 8002ce4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ce8:	d301      	bcc.n	8002cee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002cea:	2301      	movs	r3, #1
 8002cec:	e00f      	b.n	8002d0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002cee:	4a0a      	ldr	r2, [pc, #40]	@ (8002d18 <SysTick_Config+0x40>)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	3b01      	subs	r3, #1
 8002cf4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002cf6:	210f      	movs	r1, #15
 8002cf8:	f04f 30ff 	mov.w	r0, #4294967295
 8002cfc:	f7ff ff8e 	bl	8002c1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d00:	4b05      	ldr	r3, [pc, #20]	@ (8002d18 <SysTick_Config+0x40>)
 8002d02:	2200      	movs	r2, #0
 8002d04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d06:	4b04      	ldr	r3, [pc, #16]	@ (8002d18 <SysTick_Config+0x40>)
 8002d08:	2207      	movs	r2, #7
 8002d0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d0c:	2300      	movs	r3, #0
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	3708      	adds	r7, #8
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	e000e010 	.word	0xe000e010

08002d1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b082      	sub	sp, #8
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d24:	6878      	ldr	r0, [r7, #4]
 8002d26:	f7ff ff47 	bl	8002bb8 <__NVIC_SetPriorityGrouping>
}
 8002d2a:	bf00      	nop
 8002d2c:	3708      	adds	r7, #8
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}

08002d32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d32:	b580      	push	{r7, lr}
 8002d34:	b086      	sub	sp, #24
 8002d36:	af00      	add	r7, sp, #0
 8002d38:	4603      	mov	r3, r0
 8002d3a:	60b9      	str	r1, [r7, #8]
 8002d3c:	607a      	str	r2, [r7, #4]
 8002d3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d40:	2300      	movs	r3, #0
 8002d42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d44:	f7ff ff5c 	bl	8002c00 <__NVIC_GetPriorityGrouping>
 8002d48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d4a:	687a      	ldr	r2, [r7, #4]
 8002d4c:	68b9      	ldr	r1, [r7, #8]
 8002d4e:	6978      	ldr	r0, [r7, #20]
 8002d50:	f7ff ff8e 	bl	8002c70 <NVIC_EncodePriority>
 8002d54:	4602      	mov	r2, r0
 8002d56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d5a:	4611      	mov	r1, r2
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f7ff ff5d 	bl	8002c1c <__NVIC_SetPriority>
}
 8002d62:	bf00      	nop
 8002d64:	3718      	adds	r7, #24
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}

08002d6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d6a:	b580      	push	{r7, lr}
 8002d6c:	b082      	sub	sp, #8
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d72:	6878      	ldr	r0, [r7, #4]
 8002d74:	f7ff ffb0 	bl	8002cd8 <SysTick_Config>
 8002d78:	4603      	mov	r3, r0
}
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	3708      	adds	r7, #8
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}
	...

08002d84 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b086      	sub	sp, #24
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	60f8      	str	r0, [r7, #12]
 8002d8c:	60b9      	str	r1, [r7, #8]
 8002d8e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002d92:	4b23      	ldr	r3, [pc, #140]	@ (8002e20 <HAL_FLASH_Program+0x9c>)
 8002d94:	7e1b      	ldrb	r3, [r3, #24]
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d101      	bne.n	8002d9e <HAL_FLASH_Program+0x1a>
 8002d9a:	2302      	movs	r3, #2
 8002d9c:	e03b      	b.n	8002e16 <HAL_FLASH_Program+0x92>
 8002d9e:	4b20      	ldr	r3, [pc, #128]	@ (8002e20 <HAL_FLASH_Program+0x9c>)
 8002da0:	2201      	movs	r2, #1
 8002da2:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002da4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002da8:	f000 f870 	bl	8002e8c <FLASH_WaitForLastOperation>
 8002dac:	4603      	mov	r3, r0
 8002dae:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8002db0:	7dfb      	ldrb	r3, [r7, #23]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d12b      	bne.n	8002e0e <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d105      	bne.n	8002dc8 <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8002dbc:	783b      	ldrb	r3, [r7, #0]
 8002dbe:	4619      	mov	r1, r3
 8002dc0:	68b8      	ldr	r0, [r7, #8]
 8002dc2:	f000 f91b 	bl	8002ffc <FLASH_Program_Byte>
 8002dc6:	e016      	b.n	8002df6 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	2b01      	cmp	r3, #1
 8002dcc:	d105      	bne.n	8002dda <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8002dce:	883b      	ldrh	r3, [r7, #0]
 8002dd0:	4619      	mov	r1, r3
 8002dd2:	68b8      	ldr	r0, [r7, #8]
 8002dd4:	f000 f8ee 	bl	8002fb4 <FLASH_Program_HalfWord>
 8002dd8:	e00d      	b.n	8002df6 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	2b02      	cmp	r3, #2
 8002dde:	d105      	bne.n	8002dec <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	4619      	mov	r1, r3
 8002de4:	68b8      	ldr	r0, [r7, #8]
 8002de6:	f000 f8c3 	bl	8002f70 <FLASH_Program_Word>
 8002dea:	e004      	b.n	8002df6 <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8002dec:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002df0:	68b8      	ldr	r0, [r7, #8]
 8002df2:	f000 f88b 	bl	8002f0c <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002df6:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002dfa:	f000 f847 	bl	8002e8c <FLASH_WaitForLastOperation>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8002e02:	4b08      	ldr	r3, [pc, #32]	@ (8002e24 <HAL_FLASH_Program+0xa0>)
 8002e04:	691b      	ldr	r3, [r3, #16]
 8002e06:	4a07      	ldr	r2, [pc, #28]	@ (8002e24 <HAL_FLASH_Program+0xa0>)
 8002e08:	f023 0301 	bic.w	r3, r3, #1
 8002e0c:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002e0e:	4b04      	ldr	r3, [pc, #16]	@ (8002e20 <HAL_FLASH_Program+0x9c>)
 8002e10:	2200      	movs	r2, #0
 8002e12:	761a      	strb	r2, [r3, #24]

  return status;
 8002e14:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e16:	4618      	mov	r0, r3
 8002e18:	3718      	adds	r7, #24
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}
 8002e1e:	bf00      	nop
 8002e20:	20000558 	.word	0x20000558
 8002e24:	40023c00 	.word	0x40023c00

08002e28 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b083      	sub	sp, #12
 8002e2c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002e32:	4b0b      	ldr	r3, [pc, #44]	@ (8002e60 <HAL_FLASH_Unlock+0x38>)
 8002e34:	691b      	ldr	r3, [r3, #16]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	da0b      	bge.n	8002e52 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002e3a:	4b09      	ldr	r3, [pc, #36]	@ (8002e60 <HAL_FLASH_Unlock+0x38>)
 8002e3c:	4a09      	ldr	r2, [pc, #36]	@ (8002e64 <HAL_FLASH_Unlock+0x3c>)
 8002e3e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002e40:	4b07      	ldr	r3, [pc, #28]	@ (8002e60 <HAL_FLASH_Unlock+0x38>)
 8002e42:	4a09      	ldr	r2, [pc, #36]	@ (8002e68 <HAL_FLASH_Unlock+0x40>)
 8002e44:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002e46:	4b06      	ldr	r3, [pc, #24]	@ (8002e60 <HAL_FLASH_Unlock+0x38>)
 8002e48:	691b      	ldr	r3, [r3, #16]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	da01      	bge.n	8002e52 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8002e52:	79fb      	ldrb	r3, [r7, #7]
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	370c      	adds	r7, #12
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5e:	4770      	bx	lr
 8002e60:	40023c00 	.word	0x40023c00
 8002e64:	45670123 	.word	0x45670123
 8002e68:	cdef89ab 	.word	0xcdef89ab

08002e6c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8002e70:	4b05      	ldr	r3, [pc, #20]	@ (8002e88 <HAL_FLASH_Lock+0x1c>)
 8002e72:	691b      	ldr	r3, [r3, #16]
 8002e74:	4a04      	ldr	r2, [pc, #16]	@ (8002e88 <HAL_FLASH_Lock+0x1c>)
 8002e76:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002e7a:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8002e7c:	2300      	movs	r3, #0
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	46bd      	mov	sp, r7
 8002e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e86:	4770      	bx	lr
 8002e88:	40023c00 	.word	0x40023c00

08002e8c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b084      	sub	sp, #16
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002e94:	2300      	movs	r3, #0
 8002e96:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002e98:	4b1a      	ldr	r3, [pc, #104]	@ (8002f04 <FLASH_WaitForLastOperation+0x78>)
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8002e9e:	f7ff fe5b 	bl	8002b58 <HAL_GetTick>
 8002ea2:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8002ea4:	e010      	b.n	8002ec8 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eac:	d00c      	beq.n	8002ec8 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d007      	beq.n	8002ec4 <FLASH_WaitForLastOperation+0x38>
 8002eb4:	f7ff fe50 	bl	8002b58 <HAL_GetTick>
 8002eb8:	4602      	mov	r2, r0
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	1ad3      	subs	r3, r2, r3
 8002ebe:	687a      	ldr	r2, [r7, #4]
 8002ec0:	429a      	cmp	r2, r3
 8002ec2:	d201      	bcs.n	8002ec8 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8002ec4:	2303      	movs	r3, #3
 8002ec6:	e019      	b.n	8002efc <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8002ec8:	4b0f      	ldr	r3, [pc, #60]	@ (8002f08 <FLASH_WaitForLastOperation+0x7c>)
 8002eca:	68db      	ldr	r3, [r3, #12]
 8002ecc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d1e8      	bne.n	8002ea6 <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8002ed4:	4b0c      	ldr	r3, [pc, #48]	@ (8002f08 <FLASH_WaitForLastOperation+0x7c>)
 8002ed6:	68db      	ldr	r3, [r3, #12]
 8002ed8:	f003 0301 	and.w	r3, r3, #1
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d002      	beq.n	8002ee6 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002ee0:	4b09      	ldr	r3, [pc, #36]	@ (8002f08 <FLASH_WaitForLastOperation+0x7c>)
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8002ee6:	4b08      	ldr	r3, [pc, #32]	@ (8002f08 <FLASH_WaitForLastOperation+0x7c>)
 8002ee8:	68db      	ldr	r3, [r3, #12]
 8002eea:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d003      	beq.n	8002efa <FLASH_WaitForLastOperation+0x6e>
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002ef2:	f000 f8a5 	bl	8003040 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	e000      	b.n	8002efc <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8002efa:	2300      	movs	r3, #0

}
 8002efc:	4618      	mov	r0, r3
 8002efe:	3710      	adds	r7, #16
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd80      	pop	{r7, pc}
 8002f04:	20000558 	.word	0x20000558
 8002f08:	40023c00 	.word	0x40023c00

08002f0c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b085      	sub	sp, #20
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	60f8      	str	r0, [r7, #12]
 8002f14:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002f18:	4b14      	ldr	r3, [pc, #80]	@ (8002f6c <FLASH_Program_DoubleWord+0x60>)
 8002f1a:	691b      	ldr	r3, [r3, #16]
 8002f1c:	4a13      	ldr	r2, [pc, #76]	@ (8002f6c <FLASH_Program_DoubleWord+0x60>)
 8002f1e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f22:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8002f24:	4b11      	ldr	r3, [pc, #68]	@ (8002f6c <FLASH_Program_DoubleWord+0x60>)
 8002f26:	691b      	ldr	r3, [r3, #16]
 8002f28:	4a10      	ldr	r2, [pc, #64]	@ (8002f6c <FLASH_Program_DoubleWord+0x60>)
 8002f2a:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8002f2e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002f30:	4b0e      	ldr	r3, [pc, #56]	@ (8002f6c <FLASH_Program_DoubleWord+0x60>)
 8002f32:	691b      	ldr	r3, [r3, #16]
 8002f34:	4a0d      	ldr	r2, [pc, #52]	@ (8002f6c <FLASH_Program_DoubleWord+0x60>)
 8002f36:	f043 0301 	orr.w	r3, r3, #1
 8002f3a:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	683a      	ldr	r2, [r7, #0]
 8002f40:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8002f42:	f3bf 8f6f 	isb	sy
}
 8002f46:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 8002f48:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002f4c:	f04f 0200 	mov.w	r2, #0
 8002f50:	f04f 0300 	mov.w	r3, #0
 8002f54:	000a      	movs	r2, r1
 8002f56:	2300      	movs	r3, #0
 8002f58:	68f9      	ldr	r1, [r7, #12]
 8002f5a:	3104      	adds	r1, #4
 8002f5c:	4613      	mov	r3, r2
 8002f5e:	600b      	str	r3, [r1, #0]
}
 8002f60:	bf00      	nop
 8002f62:	3714      	adds	r7, #20
 8002f64:	46bd      	mov	sp, r7
 8002f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6a:	4770      	bx	lr
 8002f6c:	40023c00 	.word	0x40023c00

08002f70 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8002f70:	b480      	push	{r7}
 8002f72:	b083      	sub	sp, #12
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
 8002f78:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002f7a:	4b0d      	ldr	r3, [pc, #52]	@ (8002fb0 <FLASH_Program_Word+0x40>)
 8002f7c:	691b      	ldr	r3, [r3, #16]
 8002f7e:	4a0c      	ldr	r2, [pc, #48]	@ (8002fb0 <FLASH_Program_Word+0x40>)
 8002f80:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f84:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8002f86:	4b0a      	ldr	r3, [pc, #40]	@ (8002fb0 <FLASH_Program_Word+0x40>)
 8002f88:	691b      	ldr	r3, [r3, #16]
 8002f8a:	4a09      	ldr	r2, [pc, #36]	@ (8002fb0 <FLASH_Program_Word+0x40>)
 8002f8c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002f90:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002f92:	4b07      	ldr	r3, [pc, #28]	@ (8002fb0 <FLASH_Program_Word+0x40>)
 8002f94:	691b      	ldr	r3, [r3, #16]
 8002f96:	4a06      	ldr	r2, [pc, #24]	@ (8002fb0 <FLASH_Program_Word+0x40>)
 8002f98:	f043 0301 	orr.w	r3, r3, #1
 8002f9c:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	683a      	ldr	r2, [r7, #0]
 8002fa2:	601a      	str	r2, [r3, #0]
}
 8002fa4:	bf00      	nop
 8002fa6:	370c      	adds	r7, #12
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fae:	4770      	bx	lr
 8002fb0:	40023c00 	.word	0x40023c00

08002fb4 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	b083      	sub	sp, #12
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
 8002fbc:	460b      	mov	r3, r1
 8002fbe:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002fc0:	4b0d      	ldr	r3, [pc, #52]	@ (8002ff8 <FLASH_Program_HalfWord+0x44>)
 8002fc2:	691b      	ldr	r3, [r3, #16]
 8002fc4:	4a0c      	ldr	r2, [pc, #48]	@ (8002ff8 <FLASH_Program_HalfWord+0x44>)
 8002fc6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002fca:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8002fcc:	4b0a      	ldr	r3, [pc, #40]	@ (8002ff8 <FLASH_Program_HalfWord+0x44>)
 8002fce:	691b      	ldr	r3, [r3, #16]
 8002fd0:	4a09      	ldr	r2, [pc, #36]	@ (8002ff8 <FLASH_Program_HalfWord+0x44>)
 8002fd2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fd6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002fd8:	4b07      	ldr	r3, [pc, #28]	@ (8002ff8 <FLASH_Program_HalfWord+0x44>)
 8002fda:	691b      	ldr	r3, [r3, #16]
 8002fdc:	4a06      	ldr	r2, [pc, #24]	@ (8002ff8 <FLASH_Program_HalfWord+0x44>)
 8002fde:	f043 0301 	orr.w	r3, r3, #1
 8002fe2:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	887a      	ldrh	r2, [r7, #2]
 8002fe8:	801a      	strh	r2, [r3, #0]
}
 8002fea:	bf00      	nop
 8002fec:	370c      	adds	r7, #12
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff4:	4770      	bx	lr
 8002ff6:	bf00      	nop
 8002ff8:	40023c00 	.word	0x40023c00

08002ffc <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b083      	sub	sp, #12
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
 8003004:	460b      	mov	r3, r1
 8003006:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003008:	4b0c      	ldr	r3, [pc, #48]	@ (800303c <FLASH_Program_Byte+0x40>)
 800300a:	691b      	ldr	r3, [r3, #16]
 800300c:	4a0b      	ldr	r2, [pc, #44]	@ (800303c <FLASH_Program_Byte+0x40>)
 800300e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003012:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8003014:	4b09      	ldr	r3, [pc, #36]	@ (800303c <FLASH_Program_Byte+0x40>)
 8003016:	4a09      	ldr	r2, [pc, #36]	@ (800303c <FLASH_Program_Byte+0x40>)
 8003018:	691b      	ldr	r3, [r3, #16]
 800301a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800301c:	4b07      	ldr	r3, [pc, #28]	@ (800303c <FLASH_Program_Byte+0x40>)
 800301e:	691b      	ldr	r3, [r3, #16]
 8003020:	4a06      	ldr	r2, [pc, #24]	@ (800303c <FLASH_Program_Byte+0x40>)
 8003022:	f043 0301 	orr.w	r3, r3, #1
 8003026:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	78fa      	ldrb	r2, [r7, #3]
 800302c:	701a      	strb	r2, [r3, #0]
}
 800302e:	bf00      	nop
 8003030:	370c      	adds	r7, #12
 8003032:	46bd      	mov	sp, r7
 8003034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003038:	4770      	bx	lr
 800303a:	bf00      	nop
 800303c:	40023c00 	.word	0x40023c00

08003040 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8003040:	b480      	push	{r7}
 8003042:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8003044:	4b27      	ldr	r3, [pc, #156]	@ (80030e4 <FLASH_SetErrorCode+0xa4>)
 8003046:	68db      	ldr	r3, [r3, #12]
 8003048:	f003 0310 	and.w	r3, r3, #16
 800304c:	2b00      	cmp	r3, #0
 800304e:	d008      	beq.n	8003062 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8003050:	4b25      	ldr	r3, [pc, #148]	@ (80030e8 <FLASH_SetErrorCode+0xa8>)
 8003052:	69db      	ldr	r3, [r3, #28]
 8003054:	f043 0310 	orr.w	r3, r3, #16
 8003058:	4a23      	ldr	r2, [pc, #140]	@ (80030e8 <FLASH_SetErrorCode+0xa8>)
 800305a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 800305c:	4b21      	ldr	r3, [pc, #132]	@ (80030e4 <FLASH_SetErrorCode+0xa4>)
 800305e:	2210      	movs	r2, #16
 8003060:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8003062:	4b20      	ldr	r3, [pc, #128]	@ (80030e4 <FLASH_SetErrorCode+0xa4>)
 8003064:	68db      	ldr	r3, [r3, #12]
 8003066:	f003 0320 	and.w	r3, r3, #32
 800306a:	2b00      	cmp	r3, #0
 800306c:	d008      	beq.n	8003080 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800306e:	4b1e      	ldr	r3, [pc, #120]	@ (80030e8 <FLASH_SetErrorCode+0xa8>)
 8003070:	69db      	ldr	r3, [r3, #28]
 8003072:	f043 0308 	orr.w	r3, r3, #8
 8003076:	4a1c      	ldr	r2, [pc, #112]	@ (80030e8 <FLASH_SetErrorCode+0xa8>)
 8003078:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800307a:	4b1a      	ldr	r3, [pc, #104]	@ (80030e4 <FLASH_SetErrorCode+0xa4>)
 800307c:	2220      	movs	r2, #32
 800307e:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8003080:	4b18      	ldr	r3, [pc, #96]	@ (80030e4 <FLASH_SetErrorCode+0xa4>)
 8003082:	68db      	ldr	r3, [r3, #12]
 8003084:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003088:	2b00      	cmp	r3, #0
 800308a:	d008      	beq.n	800309e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800308c:	4b16      	ldr	r3, [pc, #88]	@ (80030e8 <FLASH_SetErrorCode+0xa8>)
 800308e:	69db      	ldr	r3, [r3, #28]
 8003090:	f043 0304 	orr.w	r3, r3, #4
 8003094:	4a14      	ldr	r2, [pc, #80]	@ (80030e8 <FLASH_SetErrorCode+0xa8>)
 8003096:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8003098:	4b12      	ldr	r3, [pc, #72]	@ (80030e4 <FLASH_SetErrorCode+0xa4>)
 800309a:	2240      	movs	r2, #64	@ 0x40
 800309c:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800309e:	4b11      	ldr	r3, [pc, #68]	@ (80030e4 <FLASH_SetErrorCode+0xa4>)
 80030a0:	68db      	ldr	r3, [r3, #12]
 80030a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d008      	beq.n	80030bc <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80030aa:	4b0f      	ldr	r3, [pc, #60]	@ (80030e8 <FLASH_SetErrorCode+0xa8>)
 80030ac:	69db      	ldr	r3, [r3, #28]
 80030ae:	f043 0302 	orr.w	r3, r3, #2
 80030b2:	4a0d      	ldr	r2, [pc, #52]	@ (80030e8 <FLASH_SetErrorCode+0xa8>)
 80030b4:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80030b6:	4b0b      	ldr	r3, [pc, #44]	@ (80030e4 <FLASH_SetErrorCode+0xa4>)
 80030b8:	2280      	movs	r2, #128	@ 0x80
 80030ba:	60da      	str	r2, [r3, #12]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80030bc:	4b09      	ldr	r3, [pc, #36]	@ (80030e4 <FLASH_SetErrorCode+0xa4>)
 80030be:	68db      	ldr	r3, [r3, #12]
 80030c0:	f003 0302 	and.w	r3, r3, #2
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d008      	beq.n	80030da <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80030c8:	4b07      	ldr	r3, [pc, #28]	@ (80030e8 <FLASH_SetErrorCode+0xa8>)
 80030ca:	69db      	ldr	r3, [r3, #28]
 80030cc:	f043 0320 	orr.w	r3, r3, #32
 80030d0:	4a05      	ldr	r2, [pc, #20]	@ (80030e8 <FLASH_SetErrorCode+0xa8>)
 80030d2:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80030d4:	4b03      	ldr	r3, [pc, #12]	@ (80030e4 <FLASH_SetErrorCode+0xa4>)
 80030d6:	2202      	movs	r2, #2
 80030d8:	60da      	str	r2, [r3, #12]
  }
}
 80030da:	bf00      	nop
 80030dc:	46bd      	mov	sp, r7
 80030de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e2:	4770      	bx	lr
 80030e4:	40023c00 	.word	0x40023c00
 80030e8:	20000558 	.word	0x20000558

080030ec <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b084      	sub	sp, #16
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
 80030f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 80030f6:	2300      	movs	r3, #0
 80030f8:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80030fa:	4b31      	ldr	r3, [pc, #196]	@ (80031c0 <HAL_FLASHEx_Erase+0xd4>)
 80030fc:	7e1b      	ldrb	r3, [r3, #24]
 80030fe:	2b01      	cmp	r3, #1
 8003100:	d101      	bne.n	8003106 <HAL_FLASHEx_Erase+0x1a>
 8003102:	2302      	movs	r3, #2
 8003104:	e058      	b.n	80031b8 <HAL_FLASHEx_Erase+0xcc>
 8003106:	4b2e      	ldr	r3, [pc, #184]	@ (80031c0 <HAL_FLASHEx_Erase+0xd4>)
 8003108:	2201      	movs	r2, #1
 800310a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800310c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003110:	f7ff febc 	bl	8002e8c <FLASH_WaitForLastOperation>
 8003114:	4603      	mov	r3, r0
 8003116:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8003118:	7bfb      	ldrb	r3, [r7, #15]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d148      	bne.n	80031b0 <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	f04f 32ff 	mov.w	r2, #4294967295
 8003124:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	2b01      	cmp	r3, #1
 800312c:	d115      	bne.n	800315a <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	691b      	ldr	r3, [r3, #16]
 8003132:	b2da      	uxtb	r2, r3
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	4619      	mov	r1, r3
 800313a:	4610      	mov	r0, r2
 800313c:	f000 f844 	bl	80031c8 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003140:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003144:	f7ff fea2 	bl	8002e8c <FLASH_WaitForLastOperation>
 8003148:	4603      	mov	r3, r0
 800314a:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 800314c:	4b1d      	ldr	r3, [pc, #116]	@ (80031c4 <HAL_FLASHEx_Erase+0xd8>)
 800314e:	691b      	ldr	r3, [r3, #16]
 8003150:	4a1c      	ldr	r2, [pc, #112]	@ (80031c4 <HAL_FLASHEx_Erase+0xd8>)
 8003152:	f023 0304 	bic.w	r3, r3, #4
 8003156:	6113      	str	r3, [r2, #16]
 8003158:	e028      	b.n	80031ac <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	689b      	ldr	r3, [r3, #8]
 800315e:	60bb      	str	r3, [r7, #8]
 8003160:	e01c      	b.n	800319c <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	691b      	ldr	r3, [r3, #16]
 8003166:	b2db      	uxtb	r3, r3
 8003168:	4619      	mov	r1, r3
 800316a:	68b8      	ldr	r0, [r7, #8]
 800316c:	f000 f850 	bl	8003210 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003170:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003174:	f7ff fe8a 	bl	8002e8c <FLASH_WaitForLastOperation>
 8003178:	4603      	mov	r3, r0
 800317a:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 800317c:	4b11      	ldr	r3, [pc, #68]	@ (80031c4 <HAL_FLASHEx_Erase+0xd8>)
 800317e:	691b      	ldr	r3, [r3, #16]
 8003180:	4a10      	ldr	r2, [pc, #64]	@ (80031c4 <HAL_FLASHEx_Erase+0xd8>)
 8003182:	f023 037a 	bic.w	r3, r3, #122	@ 0x7a
 8003186:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8003188:	7bfb      	ldrb	r3, [r7, #15]
 800318a:	2b00      	cmp	r3, #0
 800318c:	d003      	beq.n	8003196 <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	68ba      	ldr	r2, [r7, #8]
 8003192:	601a      	str	r2, [r3, #0]
          break;
 8003194:	e00a      	b.n	80031ac <HAL_FLASHEx_Erase+0xc0>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8003196:	68bb      	ldr	r3, [r7, #8]
 8003198:	3301      	adds	r3, #1
 800319a:	60bb      	str	r3, [r7, #8]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	68da      	ldr	r2, [r3, #12]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	4413      	add	r3, r2
 80031a6:	68ba      	ldr	r2, [r7, #8]
 80031a8:	429a      	cmp	r2, r3
 80031aa:	d3da      	bcc.n	8003162 <HAL_FLASHEx_Erase+0x76>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80031ac:	f000 f878 	bl	80032a0 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80031b0:	4b03      	ldr	r3, [pc, #12]	@ (80031c0 <HAL_FLASHEx_Erase+0xd4>)
 80031b2:	2200      	movs	r2, #0
 80031b4:	761a      	strb	r2, [r3, #24]

  return status;
 80031b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80031b8:	4618      	mov	r0, r3
 80031ba:	3710      	adds	r7, #16
 80031bc:	46bd      	mov	sp, r7
 80031be:	bd80      	pop	{r7, pc}
 80031c0:	20000558 	.word	0x20000558
 80031c4:	40023c00 	.word	0x40023c00

080031c8 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 80031c8:	b480      	push	{r7}
 80031ca:	b083      	sub	sp, #12
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	4603      	mov	r3, r0
 80031d0:	6039      	str	r1, [r7, #0]
 80031d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80031d4:	4b0d      	ldr	r3, [pc, #52]	@ (800320c <FLASH_MassErase+0x44>)
 80031d6:	691b      	ldr	r3, [r3, #16]
 80031d8:	4a0c      	ldr	r2, [pc, #48]	@ (800320c <FLASH_MassErase+0x44>)
 80031da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80031de:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 80031e0:	4b0a      	ldr	r3, [pc, #40]	@ (800320c <FLASH_MassErase+0x44>)
 80031e2:	691b      	ldr	r3, [r3, #16]
 80031e4:	4a09      	ldr	r2, [pc, #36]	@ (800320c <FLASH_MassErase+0x44>)
 80031e6:	f043 0304 	orr.w	r3, r3, #4
 80031ea:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 80031ec:	4b07      	ldr	r3, [pc, #28]	@ (800320c <FLASH_MassErase+0x44>)
 80031ee:	691a      	ldr	r2, [r3, #16]
 80031f0:	79fb      	ldrb	r3, [r7, #7]
 80031f2:	021b      	lsls	r3, r3, #8
 80031f4:	4313      	orrs	r3, r2
 80031f6:	4a05      	ldr	r2, [pc, #20]	@ (800320c <FLASH_MassErase+0x44>)
 80031f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031fc:	6113      	str	r3, [r2, #16]
}
 80031fe:	bf00      	nop
 8003200:	370c      	adds	r7, #12
 8003202:	46bd      	mov	sp, r7
 8003204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003208:	4770      	bx	lr
 800320a:	bf00      	nop
 800320c:	40023c00 	.word	0x40023c00

08003210 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8003210:	b480      	push	{r7}
 8003212:	b085      	sub	sp, #20
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
 8003218:	460b      	mov	r3, r1
 800321a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 800321c:	2300      	movs	r3, #0
 800321e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8003220:	78fb      	ldrb	r3, [r7, #3]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d102      	bne.n	800322c <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8003226:	2300      	movs	r3, #0
 8003228:	60fb      	str	r3, [r7, #12]
 800322a:	e010      	b.n	800324e <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 800322c:	78fb      	ldrb	r3, [r7, #3]
 800322e:	2b01      	cmp	r3, #1
 8003230:	d103      	bne.n	800323a <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8003232:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003236:	60fb      	str	r3, [r7, #12]
 8003238:	e009      	b.n	800324e <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800323a:	78fb      	ldrb	r3, [r7, #3]
 800323c:	2b02      	cmp	r3, #2
 800323e:	d103      	bne.n	8003248 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8003240:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003244:	60fb      	str	r3, [r7, #12]
 8003246:	e002      	b.n	800324e <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8003248:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800324c:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800324e:	4b13      	ldr	r3, [pc, #76]	@ (800329c <FLASH_Erase_Sector+0x8c>)
 8003250:	691b      	ldr	r3, [r3, #16]
 8003252:	4a12      	ldr	r2, [pc, #72]	@ (800329c <FLASH_Erase_Sector+0x8c>)
 8003254:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003258:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800325a:	4b10      	ldr	r3, [pc, #64]	@ (800329c <FLASH_Erase_Sector+0x8c>)
 800325c:	691a      	ldr	r2, [r3, #16]
 800325e:	490f      	ldr	r1, [pc, #60]	@ (800329c <FLASH_Erase_Sector+0x8c>)
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	4313      	orrs	r3, r2
 8003264:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8003266:	4b0d      	ldr	r3, [pc, #52]	@ (800329c <FLASH_Erase_Sector+0x8c>)
 8003268:	691b      	ldr	r3, [r3, #16]
 800326a:	4a0c      	ldr	r2, [pc, #48]	@ (800329c <FLASH_Erase_Sector+0x8c>)
 800326c:	f023 0378 	bic.w	r3, r3, #120	@ 0x78
 8003270:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8003272:	4b0a      	ldr	r3, [pc, #40]	@ (800329c <FLASH_Erase_Sector+0x8c>)
 8003274:	691a      	ldr	r2, [r3, #16]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	00db      	lsls	r3, r3, #3
 800327a:	4313      	orrs	r3, r2
 800327c:	4a07      	ldr	r2, [pc, #28]	@ (800329c <FLASH_Erase_Sector+0x8c>)
 800327e:	f043 0302 	orr.w	r3, r3, #2
 8003282:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8003284:	4b05      	ldr	r3, [pc, #20]	@ (800329c <FLASH_Erase_Sector+0x8c>)
 8003286:	691b      	ldr	r3, [r3, #16]
 8003288:	4a04      	ldr	r2, [pc, #16]	@ (800329c <FLASH_Erase_Sector+0x8c>)
 800328a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800328e:	6113      	str	r3, [r2, #16]
}
 8003290:	bf00      	nop
 8003292:	3714      	adds	r7, #20
 8003294:	46bd      	mov	sp, r7
 8003296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329a:	4770      	bx	lr
 800329c:	40023c00 	.word	0x40023c00

080032a0 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80032a0:	b480      	push	{r7}
 80032a2:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 80032a4:	4b20      	ldr	r3, [pc, #128]	@ (8003328 <FLASH_FlushCaches+0x88>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d017      	beq.n	80032e0 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80032b0:	4b1d      	ldr	r3, [pc, #116]	@ (8003328 <FLASH_FlushCaches+0x88>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a1c      	ldr	r2, [pc, #112]	@ (8003328 <FLASH_FlushCaches+0x88>)
 80032b6:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80032ba:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80032bc:	4b1a      	ldr	r3, [pc, #104]	@ (8003328 <FLASH_FlushCaches+0x88>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a19      	ldr	r2, [pc, #100]	@ (8003328 <FLASH_FlushCaches+0x88>)
 80032c2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80032c6:	6013      	str	r3, [r2, #0]
 80032c8:	4b17      	ldr	r3, [pc, #92]	@ (8003328 <FLASH_FlushCaches+0x88>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a16      	ldr	r2, [pc, #88]	@ (8003328 <FLASH_FlushCaches+0x88>)
 80032ce:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80032d2:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80032d4:	4b14      	ldr	r3, [pc, #80]	@ (8003328 <FLASH_FlushCaches+0x88>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a13      	ldr	r2, [pc, #76]	@ (8003328 <FLASH_FlushCaches+0x88>)
 80032da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80032de:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80032e0:	4b11      	ldr	r3, [pc, #68]	@ (8003328 <FLASH_FlushCaches+0x88>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d017      	beq.n	800331c <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80032ec:	4b0e      	ldr	r3, [pc, #56]	@ (8003328 <FLASH_FlushCaches+0x88>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a0d      	ldr	r2, [pc, #52]	@ (8003328 <FLASH_FlushCaches+0x88>)
 80032f2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80032f6:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80032f8:	4b0b      	ldr	r3, [pc, #44]	@ (8003328 <FLASH_FlushCaches+0x88>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a0a      	ldr	r2, [pc, #40]	@ (8003328 <FLASH_FlushCaches+0x88>)
 80032fe:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003302:	6013      	str	r3, [r2, #0]
 8003304:	4b08      	ldr	r3, [pc, #32]	@ (8003328 <FLASH_FlushCaches+0x88>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a07      	ldr	r2, [pc, #28]	@ (8003328 <FLASH_FlushCaches+0x88>)
 800330a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800330e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8003310:	4b05      	ldr	r3, [pc, #20]	@ (8003328 <FLASH_FlushCaches+0x88>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a04      	ldr	r2, [pc, #16]	@ (8003328 <FLASH_FlushCaches+0x88>)
 8003316:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800331a:	6013      	str	r3, [r2, #0]
  }
}
 800331c:	bf00      	nop
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr
 8003326:	bf00      	nop
 8003328:	40023c00 	.word	0x40023c00

0800332c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800332c:	b480      	push	{r7}
 800332e:	b089      	sub	sp, #36	@ 0x24
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
 8003334:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003336:	2300      	movs	r3, #0
 8003338:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800333a:	2300      	movs	r3, #0
 800333c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800333e:	2300      	movs	r3, #0
 8003340:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003342:	2300      	movs	r3, #0
 8003344:	61fb      	str	r3, [r7, #28]
 8003346:	e16b      	b.n	8003620 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003348:	2201      	movs	r2, #1
 800334a:	69fb      	ldr	r3, [r7, #28]
 800334c:	fa02 f303 	lsl.w	r3, r2, r3
 8003350:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	697a      	ldr	r2, [r7, #20]
 8003358:	4013      	ands	r3, r2
 800335a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800335c:	693a      	ldr	r2, [r7, #16]
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	429a      	cmp	r2, r3
 8003362:	f040 815a 	bne.w	800361a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	f003 0303 	and.w	r3, r3, #3
 800336e:	2b01      	cmp	r3, #1
 8003370:	d005      	beq.n	800337e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800337a:	2b02      	cmp	r3, #2
 800337c:	d130      	bne.n	80033e0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	689b      	ldr	r3, [r3, #8]
 8003382:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003384:	69fb      	ldr	r3, [r7, #28]
 8003386:	005b      	lsls	r3, r3, #1
 8003388:	2203      	movs	r2, #3
 800338a:	fa02 f303 	lsl.w	r3, r2, r3
 800338e:	43db      	mvns	r3, r3
 8003390:	69ba      	ldr	r2, [r7, #24]
 8003392:	4013      	ands	r3, r2
 8003394:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	68da      	ldr	r2, [r3, #12]
 800339a:	69fb      	ldr	r3, [r7, #28]
 800339c:	005b      	lsls	r3, r3, #1
 800339e:	fa02 f303 	lsl.w	r3, r2, r3
 80033a2:	69ba      	ldr	r2, [r7, #24]
 80033a4:	4313      	orrs	r3, r2
 80033a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	69ba      	ldr	r2, [r7, #24]
 80033ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80033b4:	2201      	movs	r2, #1
 80033b6:	69fb      	ldr	r3, [r7, #28]
 80033b8:	fa02 f303 	lsl.w	r3, r2, r3
 80033bc:	43db      	mvns	r3, r3
 80033be:	69ba      	ldr	r2, [r7, #24]
 80033c0:	4013      	ands	r3, r2
 80033c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	091b      	lsrs	r3, r3, #4
 80033ca:	f003 0201 	and.w	r2, r3, #1
 80033ce:	69fb      	ldr	r3, [r7, #28]
 80033d0:	fa02 f303 	lsl.w	r3, r2, r3
 80033d4:	69ba      	ldr	r2, [r7, #24]
 80033d6:	4313      	orrs	r3, r2
 80033d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	69ba      	ldr	r2, [r7, #24]
 80033de:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	f003 0303 	and.w	r3, r3, #3
 80033e8:	2b03      	cmp	r3, #3
 80033ea:	d017      	beq.n	800341c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	68db      	ldr	r3, [r3, #12]
 80033f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80033f2:	69fb      	ldr	r3, [r7, #28]
 80033f4:	005b      	lsls	r3, r3, #1
 80033f6:	2203      	movs	r2, #3
 80033f8:	fa02 f303 	lsl.w	r3, r2, r3
 80033fc:	43db      	mvns	r3, r3
 80033fe:	69ba      	ldr	r2, [r7, #24]
 8003400:	4013      	ands	r3, r2
 8003402:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	689a      	ldr	r2, [r3, #8]
 8003408:	69fb      	ldr	r3, [r7, #28]
 800340a:	005b      	lsls	r3, r3, #1
 800340c:	fa02 f303 	lsl.w	r3, r2, r3
 8003410:	69ba      	ldr	r2, [r7, #24]
 8003412:	4313      	orrs	r3, r2
 8003414:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	69ba      	ldr	r2, [r7, #24]
 800341a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	f003 0303 	and.w	r3, r3, #3
 8003424:	2b02      	cmp	r3, #2
 8003426:	d123      	bne.n	8003470 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003428:	69fb      	ldr	r3, [r7, #28]
 800342a:	08da      	lsrs	r2, r3, #3
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	3208      	adds	r2, #8
 8003430:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003434:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003436:	69fb      	ldr	r3, [r7, #28]
 8003438:	f003 0307 	and.w	r3, r3, #7
 800343c:	009b      	lsls	r3, r3, #2
 800343e:	220f      	movs	r2, #15
 8003440:	fa02 f303 	lsl.w	r3, r2, r3
 8003444:	43db      	mvns	r3, r3
 8003446:	69ba      	ldr	r2, [r7, #24]
 8003448:	4013      	ands	r3, r2
 800344a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	691a      	ldr	r2, [r3, #16]
 8003450:	69fb      	ldr	r3, [r7, #28]
 8003452:	f003 0307 	and.w	r3, r3, #7
 8003456:	009b      	lsls	r3, r3, #2
 8003458:	fa02 f303 	lsl.w	r3, r2, r3
 800345c:	69ba      	ldr	r2, [r7, #24]
 800345e:	4313      	orrs	r3, r2
 8003460:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003462:	69fb      	ldr	r3, [r7, #28]
 8003464:	08da      	lsrs	r2, r3, #3
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	3208      	adds	r2, #8
 800346a:	69b9      	ldr	r1, [r7, #24]
 800346c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003476:	69fb      	ldr	r3, [r7, #28]
 8003478:	005b      	lsls	r3, r3, #1
 800347a:	2203      	movs	r2, #3
 800347c:	fa02 f303 	lsl.w	r3, r2, r3
 8003480:	43db      	mvns	r3, r3
 8003482:	69ba      	ldr	r2, [r7, #24]
 8003484:	4013      	ands	r3, r2
 8003486:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	f003 0203 	and.w	r2, r3, #3
 8003490:	69fb      	ldr	r3, [r7, #28]
 8003492:	005b      	lsls	r3, r3, #1
 8003494:	fa02 f303 	lsl.w	r3, r2, r3
 8003498:	69ba      	ldr	r2, [r7, #24]
 800349a:	4313      	orrs	r3, r2
 800349c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	69ba      	ldr	r2, [r7, #24]
 80034a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	f000 80b4 	beq.w	800361a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034b2:	2300      	movs	r3, #0
 80034b4:	60fb      	str	r3, [r7, #12]
 80034b6:	4b60      	ldr	r3, [pc, #384]	@ (8003638 <HAL_GPIO_Init+0x30c>)
 80034b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034ba:	4a5f      	ldr	r2, [pc, #380]	@ (8003638 <HAL_GPIO_Init+0x30c>)
 80034bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80034c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80034c2:	4b5d      	ldr	r3, [pc, #372]	@ (8003638 <HAL_GPIO_Init+0x30c>)
 80034c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034ca:	60fb      	str	r3, [r7, #12]
 80034cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80034ce:	4a5b      	ldr	r2, [pc, #364]	@ (800363c <HAL_GPIO_Init+0x310>)
 80034d0:	69fb      	ldr	r3, [r7, #28]
 80034d2:	089b      	lsrs	r3, r3, #2
 80034d4:	3302      	adds	r3, #2
 80034d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80034dc:	69fb      	ldr	r3, [r7, #28]
 80034de:	f003 0303 	and.w	r3, r3, #3
 80034e2:	009b      	lsls	r3, r3, #2
 80034e4:	220f      	movs	r2, #15
 80034e6:	fa02 f303 	lsl.w	r3, r2, r3
 80034ea:	43db      	mvns	r3, r3
 80034ec:	69ba      	ldr	r2, [r7, #24]
 80034ee:	4013      	ands	r3, r2
 80034f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	4a52      	ldr	r2, [pc, #328]	@ (8003640 <HAL_GPIO_Init+0x314>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d02b      	beq.n	8003552 <HAL_GPIO_Init+0x226>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	4a51      	ldr	r2, [pc, #324]	@ (8003644 <HAL_GPIO_Init+0x318>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d025      	beq.n	800354e <HAL_GPIO_Init+0x222>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	4a50      	ldr	r2, [pc, #320]	@ (8003648 <HAL_GPIO_Init+0x31c>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d01f      	beq.n	800354a <HAL_GPIO_Init+0x21e>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	4a4f      	ldr	r2, [pc, #316]	@ (800364c <HAL_GPIO_Init+0x320>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d019      	beq.n	8003546 <HAL_GPIO_Init+0x21a>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	4a4e      	ldr	r2, [pc, #312]	@ (8003650 <HAL_GPIO_Init+0x324>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d013      	beq.n	8003542 <HAL_GPIO_Init+0x216>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	4a4d      	ldr	r2, [pc, #308]	@ (8003654 <HAL_GPIO_Init+0x328>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d00d      	beq.n	800353e <HAL_GPIO_Init+0x212>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	4a4c      	ldr	r2, [pc, #304]	@ (8003658 <HAL_GPIO_Init+0x32c>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d007      	beq.n	800353a <HAL_GPIO_Init+0x20e>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	4a4b      	ldr	r2, [pc, #300]	@ (800365c <HAL_GPIO_Init+0x330>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d101      	bne.n	8003536 <HAL_GPIO_Init+0x20a>
 8003532:	2307      	movs	r3, #7
 8003534:	e00e      	b.n	8003554 <HAL_GPIO_Init+0x228>
 8003536:	2308      	movs	r3, #8
 8003538:	e00c      	b.n	8003554 <HAL_GPIO_Init+0x228>
 800353a:	2306      	movs	r3, #6
 800353c:	e00a      	b.n	8003554 <HAL_GPIO_Init+0x228>
 800353e:	2305      	movs	r3, #5
 8003540:	e008      	b.n	8003554 <HAL_GPIO_Init+0x228>
 8003542:	2304      	movs	r3, #4
 8003544:	e006      	b.n	8003554 <HAL_GPIO_Init+0x228>
 8003546:	2303      	movs	r3, #3
 8003548:	e004      	b.n	8003554 <HAL_GPIO_Init+0x228>
 800354a:	2302      	movs	r3, #2
 800354c:	e002      	b.n	8003554 <HAL_GPIO_Init+0x228>
 800354e:	2301      	movs	r3, #1
 8003550:	e000      	b.n	8003554 <HAL_GPIO_Init+0x228>
 8003552:	2300      	movs	r3, #0
 8003554:	69fa      	ldr	r2, [r7, #28]
 8003556:	f002 0203 	and.w	r2, r2, #3
 800355a:	0092      	lsls	r2, r2, #2
 800355c:	4093      	lsls	r3, r2
 800355e:	69ba      	ldr	r2, [r7, #24]
 8003560:	4313      	orrs	r3, r2
 8003562:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003564:	4935      	ldr	r1, [pc, #212]	@ (800363c <HAL_GPIO_Init+0x310>)
 8003566:	69fb      	ldr	r3, [r7, #28]
 8003568:	089b      	lsrs	r3, r3, #2
 800356a:	3302      	adds	r3, #2
 800356c:	69ba      	ldr	r2, [r7, #24]
 800356e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003572:	4b3b      	ldr	r3, [pc, #236]	@ (8003660 <HAL_GPIO_Init+0x334>)
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003578:	693b      	ldr	r3, [r7, #16]
 800357a:	43db      	mvns	r3, r3
 800357c:	69ba      	ldr	r2, [r7, #24]
 800357e:	4013      	ands	r3, r2
 8003580:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	685b      	ldr	r3, [r3, #4]
 8003586:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800358a:	2b00      	cmp	r3, #0
 800358c:	d003      	beq.n	8003596 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800358e:	69ba      	ldr	r2, [r7, #24]
 8003590:	693b      	ldr	r3, [r7, #16]
 8003592:	4313      	orrs	r3, r2
 8003594:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003596:	4a32      	ldr	r2, [pc, #200]	@ (8003660 <HAL_GPIO_Init+0x334>)
 8003598:	69bb      	ldr	r3, [r7, #24]
 800359a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800359c:	4b30      	ldr	r3, [pc, #192]	@ (8003660 <HAL_GPIO_Init+0x334>)
 800359e:	68db      	ldr	r3, [r3, #12]
 80035a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035a2:	693b      	ldr	r3, [r7, #16]
 80035a4:	43db      	mvns	r3, r3
 80035a6:	69ba      	ldr	r2, [r7, #24]
 80035a8:	4013      	ands	r3, r2
 80035aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d003      	beq.n	80035c0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80035b8:	69ba      	ldr	r2, [r7, #24]
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	4313      	orrs	r3, r2
 80035be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80035c0:	4a27      	ldr	r2, [pc, #156]	@ (8003660 <HAL_GPIO_Init+0x334>)
 80035c2:	69bb      	ldr	r3, [r7, #24]
 80035c4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80035c6:	4b26      	ldr	r3, [pc, #152]	@ (8003660 <HAL_GPIO_Init+0x334>)
 80035c8:	685b      	ldr	r3, [r3, #4]
 80035ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	43db      	mvns	r3, r3
 80035d0:	69ba      	ldr	r2, [r7, #24]
 80035d2:	4013      	ands	r3, r2
 80035d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d003      	beq.n	80035ea <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80035e2:	69ba      	ldr	r2, [r7, #24]
 80035e4:	693b      	ldr	r3, [r7, #16]
 80035e6:	4313      	orrs	r3, r2
 80035e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80035ea:	4a1d      	ldr	r2, [pc, #116]	@ (8003660 <HAL_GPIO_Init+0x334>)
 80035ec:	69bb      	ldr	r3, [r7, #24]
 80035ee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80035f0:	4b1b      	ldr	r3, [pc, #108]	@ (8003660 <HAL_GPIO_Init+0x334>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035f6:	693b      	ldr	r3, [r7, #16]
 80035f8:	43db      	mvns	r3, r3
 80035fa:	69ba      	ldr	r2, [r7, #24]
 80035fc:	4013      	ands	r3, r2
 80035fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003608:	2b00      	cmp	r3, #0
 800360a:	d003      	beq.n	8003614 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800360c:	69ba      	ldr	r2, [r7, #24]
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	4313      	orrs	r3, r2
 8003612:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003614:	4a12      	ldr	r2, [pc, #72]	@ (8003660 <HAL_GPIO_Init+0x334>)
 8003616:	69bb      	ldr	r3, [r7, #24]
 8003618:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800361a:	69fb      	ldr	r3, [r7, #28]
 800361c:	3301      	adds	r3, #1
 800361e:	61fb      	str	r3, [r7, #28]
 8003620:	69fb      	ldr	r3, [r7, #28]
 8003622:	2b0f      	cmp	r3, #15
 8003624:	f67f ae90 	bls.w	8003348 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003628:	bf00      	nop
 800362a:	bf00      	nop
 800362c:	3724      	adds	r7, #36	@ 0x24
 800362e:	46bd      	mov	sp, r7
 8003630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003634:	4770      	bx	lr
 8003636:	bf00      	nop
 8003638:	40023800 	.word	0x40023800
 800363c:	40013800 	.word	0x40013800
 8003640:	40020000 	.word	0x40020000
 8003644:	40020400 	.word	0x40020400
 8003648:	40020800 	.word	0x40020800
 800364c:	40020c00 	.word	0x40020c00
 8003650:	40021000 	.word	0x40021000
 8003654:	40021400 	.word	0x40021400
 8003658:	40021800 	.word	0x40021800
 800365c:	40021c00 	.word	0x40021c00
 8003660:	40013c00 	.word	0x40013c00

08003664 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003664:	b480      	push	{r7}
 8003666:	b087      	sub	sp, #28
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
 800366c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800366e:	2300      	movs	r3, #0
 8003670:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8003672:	2300      	movs	r3, #0
 8003674:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8003676:	2300      	movs	r3, #0
 8003678:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800367a:	2300      	movs	r3, #0
 800367c:	617b      	str	r3, [r7, #20]
 800367e:	e0cd      	b.n	800381c <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003680:	2201      	movs	r2, #1
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	fa02 f303 	lsl.w	r3, r2, r3
 8003688:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800368a:	683a      	ldr	r2, [r7, #0]
 800368c:	693b      	ldr	r3, [r7, #16]
 800368e:	4013      	ands	r3, r2
 8003690:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8003692:	68fa      	ldr	r2, [r7, #12]
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	429a      	cmp	r2, r3
 8003698:	f040 80bd 	bne.w	8003816 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 800369c:	4a65      	ldr	r2, [pc, #404]	@ (8003834 <HAL_GPIO_DeInit+0x1d0>)
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	089b      	lsrs	r3, r3, #2
 80036a2:	3302      	adds	r3, #2
 80036a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036a8:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	f003 0303 	and.w	r3, r3, #3
 80036b0:	009b      	lsls	r3, r3, #2
 80036b2:	220f      	movs	r2, #15
 80036b4:	fa02 f303 	lsl.w	r3, r2, r3
 80036b8:	68ba      	ldr	r2, [r7, #8]
 80036ba:	4013      	ands	r3, r2
 80036bc:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	4a5d      	ldr	r2, [pc, #372]	@ (8003838 <HAL_GPIO_DeInit+0x1d4>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d02b      	beq.n	800371e <HAL_GPIO_DeInit+0xba>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	4a5c      	ldr	r2, [pc, #368]	@ (800383c <HAL_GPIO_DeInit+0x1d8>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d025      	beq.n	800371a <HAL_GPIO_DeInit+0xb6>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	4a5b      	ldr	r2, [pc, #364]	@ (8003840 <HAL_GPIO_DeInit+0x1dc>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d01f      	beq.n	8003716 <HAL_GPIO_DeInit+0xb2>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	4a5a      	ldr	r2, [pc, #360]	@ (8003844 <HAL_GPIO_DeInit+0x1e0>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d019      	beq.n	8003712 <HAL_GPIO_DeInit+0xae>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	4a59      	ldr	r2, [pc, #356]	@ (8003848 <HAL_GPIO_DeInit+0x1e4>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d013      	beq.n	800370e <HAL_GPIO_DeInit+0xaa>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	4a58      	ldr	r2, [pc, #352]	@ (800384c <HAL_GPIO_DeInit+0x1e8>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d00d      	beq.n	800370a <HAL_GPIO_DeInit+0xa6>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	4a57      	ldr	r2, [pc, #348]	@ (8003850 <HAL_GPIO_DeInit+0x1ec>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d007      	beq.n	8003706 <HAL_GPIO_DeInit+0xa2>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	4a56      	ldr	r2, [pc, #344]	@ (8003854 <HAL_GPIO_DeInit+0x1f0>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d101      	bne.n	8003702 <HAL_GPIO_DeInit+0x9e>
 80036fe:	2307      	movs	r3, #7
 8003700:	e00e      	b.n	8003720 <HAL_GPIO_DeInit+0xbc>
 8003702:	2308      	movs	r3, #8
 8003704:	e00c      	b.n	8003720 <HAL_GPIO_DeInit+0xbc>
 8003706:	2306      	movs	r3, #6
 8003708:	e00a      	b.n	8003720 <HAL_GPIO_DeInit+0xbc>
 800370a:	2305      	movs	r3, #5
 800370c:	e008      	b.n	8003720 <HAL_GPIO_DeInit+0xbc>
 800370e:	2304      	movs	r3, #4
 8003710:	e006      	b.n	8003720 <HAL_GPIO_DeInit+0xbc>
 8003712:	2303      	movs	r3, #3
 8003714:	e004      	b.n	8003720 <HAL_GPIO_DeInit+0xbc>
 8003716:	2302      	movs	r3, #2
 8003718:	e002      	b.n	8003720 <HAL_GPIO_DeInit+0xbc>
 800371a:	2301      	movs	r3, #1
 800371c:	e000      	b.n	8003720 <HAL_GPIO_DeInit+0xbc>
 800371e:	2300      	movs	r3, #0
 8003720:	697a      	ldr	r2, [r7, #20]
 8003722:	f002 0203 	and.w	r2, r2, #3
 8003726:	0092      	lsls	r2, r2, #2
 8003728:	4093      	lsls	r3, r2
 800372a:	68ba      	ldr	r2, [r7, #8]
 800372c:	429a      	cmp	r2, r3
 800372e:	d132      	bne.n	8003796 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003730:	4b49      	ldr	r3, [pc, #292]	@ (8003858 <HAL_GPIO_DeInit+0x1f4>)
 8003732:	681a      	ldr	r2, [r3, #0]
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	43db      	mvns	r3, r3
 8003738:	4947      	ldr	r1, [pc, #284]	@ (8003858 <HAL_GPIO_DeInit+0x1f4>)
 800373a:	4013      	ands	r3, r2
 800373c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800373e:	4b46      	ldr	r3, [pc, #280]	@ (8003858 <HAL_GPIO_DeInit+0x1f4>)
 8003740:	685a      	ldr	r2, [r3, #4]
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	43db      	mvns	r3, r3
 8003746:	4944      	ldr	r1, [pc, #272]	@ (8003858 <HAL_GPIO_DeInit+0x1f4>)
 8003748:	4013      	ands	r3, r2
 800374a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800374c:	4b42      	ldr	r3, [pc, #264]	@ (8003858 <HAL_GPIO_DeInit+0x1f4>)
 800374e:	68da      	ldr	r2, [r3, #12]
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	43db      	mvns	r3, r3
 8003754:	4940      	ldr	r1, [pc, #256]	@ (8003858 <HAL_GPIO_DeInit+0x1f4>)
 8003756:	4013      	ands	r3, r2
 8003758:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800375a:	4b3f      	ldr	r3, [pc, #252]	@ (8003858 <HAL_GPIO_DeInit+0x1f4>)
 800375c:	689a      	ldr	r2, [r3, #8]
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	43db      	mvns	r3, r3
 8003762:	493d      	ldr	r1, [pc, #244]	@ (8003858 <HAL_GPIO_DeInit+0x1f4>)
 8003764:	4013      	ands	r3, r2
 8003766:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	f003 0303 	and.w	r3, r3, #3
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	220f      	movs	r2, #15
 8003772:	fa02 f303 	lsl.w	r3, r2, r3
 8003776:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003778:	4a2e      	ldr	r2, [pc, #184]	@ (8003834 <HAL_GPIO_DeInit+0x1d0>)
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	089b      	lsrs	r3, r3, #2
 800377e:	3302      	adds	r3, #2
 8003780:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	43da      	mvns	r2, r3
 8003788:	482a      	ldr	r0, [pc, #168]	@ (8003834 <HAL_GPIO_DeInit+0x1d0>)
 800378a:	697b      	ldr	r3, [r7, #20]
 800378c:	089b      	lsrs	r3, r3, #2
 800378e:	400a      	ands	r2, r1
 8003790:	3302      	adds	r3, #2
 8003792:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681a      	ldr	r2, [r3, #0]
 800379a:	697b      	ldr	r3, [r7, #20]
 800379c:	005b      	lsls	r3, r3, #1
 800379e:	2103      	movs	r1, #3
 80037a0:	fa01 f303 	lsl.w	r3, r1, r3
 80037a4:	43db      	mvns	r3, r3
 80037a6:	401a      	ands	r2, r3
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80037ac:	697b      	ldr	r3, [r7, #20]
 80037ae:	08da      	lsrs	r2, r3, #3
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	3208      	adds	r2, #8
 80037b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	f003 0307 	and.w	r3, r3, #7
 80037be:	009b      	lsls	r3, r3, #2
 80037c0:	220f      	movs	r2, #15
 80037c2:	fa02 f303 	lsl.w	r3, r2, r3
 80037c6:	43db      	mvns	r3, r3
 80037c8:	697a      	ldr	r2, [r7, #20]
 80037ca:	08d2      	lsrs	r2, r2, #3
 80037cc:	4019      	ands	r1, r3
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	3208      	adds	r2, #8
 80037d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	68da      	ldr	r2, [r3, #12]
 80037da:	697b      	ldr	r3, [r7, #20]
 80037dc:	005b      	lsls	r3, r3, #1
 80037de:	2103      	movs	r1, #3
 80037e0:	fa01 f303 	lsl.w	r3, r1, r3
 80037e4:	43db      	mvns	r3, r3
 80037e6:	401a      	ands	r2, r3
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	685a      	ldr	r2, [r3, #4]
 80037f0:	2101      	movs	r1, #1
 80037f2:	697b      	ldr	r3, [r7, #20]
 80037f4:	fa01 f303 	lsl.w	r3, r1, r3
 80037f8:	43db      	mvns	r3, r3
 80037fa:	401a      	ands	r2, r3
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	689a      	ldr	r2, [r3, #8]
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	005b      	lsls	r3, r3, #1
 8003808:	2103      	movs	r1, #3
 800380a:	fa01 f303 	lsl.w	r3, r1, r3
 800380e:	43db      	mvns	r3, r3
 8003810:	401a      	ands	r2, r3
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	3301      	adds	r3, #1
 800381a:	617b      	str	r3, [r7, #20]
 800381c:	697b      	ldr	r3, [r7, #20]
 800381e:	2b0f      	cmp	r3, #15
 8003820:	f67f af2e 	bls.w	8003680 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003824:	bf00      	nop
 8003826:	bf00      	nop
 8003828:	371c      	adds	r7, #28
 800382a:	46bd      	mov	sp, r7
 800382c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003830:	4770      	bx	lr
 8003832:	bf00      	nop
 8003834:	40013800 	.word	0x40013800
 8003838:	40020000 	.word	0x40020000
 800383c:	40020400 	.word	0x40020400
 8003840:	40020800 	.word	0x40020800
 8003844:	40020c00 	.word	0x40020c00
 8003848:	40021000 	.word	0x40021000
 800384c:	40021400 	.word	0x40021400
 8003850:	40021800 	.word	0x40021800
 8003854:	40021c00 	.word	0x40021c00
 8003858:	40013c00 	.word	0x40013c00

0800385c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800385c:	b480      	push	{r7}
 800385e:	b085      	sub	sp, #20
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
 8003864:	460b      	mov	r3, r1
 8003866:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	691a      	ldr	r2, [r3, #16]
 800386c:	887b      	ldrh	r3, [r7, #2]
 800386e:	4013      	ands	r3, r2
 8003870:	2b00      	cmp	r3, #0
 8003872:	d002      	beq.n	800387a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003874:	2301      	movs	r3, #1
 8003876:	73fb      	strb	r3, [r7, #15]
 8003878:	e001      	b.n	800387e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800387a:	2300      	movs	r3, #0
 800387c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800387e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003880:	4618      	mov	r0, r3
 8003882:	3714      	adds	r7, #20
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr

0800388c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800388c:	b480      	push	{r7}
 800388e:	b083      	sub	sp, #12
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
 8003894:	460b      	mov	r3, r1
 8003896:	807b      	strh	r3, [r7, #2]
 8003898:	4613      	mov	r3, r2
 800389a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800389c:	787b      	ldrb	r3, [r7, #1]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d003      	beq.n	80038aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80038a2:	887a      	ldrh	r2, [r7, #2]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80038a8:	e003      	b.n	80038b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80038aa:	887b      	ldrh	r3, [r7, #2]
 80038ac:	041a      	lsls	r2, r3, #16
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	619a      	str	r2, [r3, #24]
}
 80038b2:	bf00      	nop
 80038b4:	370c      	adds	r7, #12
 80038b6:	46bd      	mov	sp, r7
 80038b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038bc:	4770      	bx	lr
	...

080038c0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b086      	sub	sp, #24
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d101      	bne.n	80038d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e267      	b.n	8003da2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 0301 	and.w	r3, r3, #1
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d075      	beq.n	80039ca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80038de:	4b88      	ldr	r3, [pc, #544]	@ (8003b00 <HAL_RCC_OscConfig+0x240>)
 80038e0:	689b      	ldr	r3, [r3, #8]
 80038e2:	f003 030c 	and.w	r3, r3, #12
 80038e6:	2b04      	cmp	r3, #4
 80038e8:	d00c      	beq.n	8003904 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038ea:	4b85      	ldr	r3, [pc, #532]	@ (8003b00 <HAL_RCC_OscConfig+0x240>)
 80038ec:	689b      	ldr	r3, [r3, #8]
 80038ee:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80038f2:	2b08      	cmp	r3, #8
 80038f4:	d112      	bne.n	800391c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038f6:	4b82      	ldr	r3, [pc, #520]	@ (8003b00 <HAL_RCC_OscConfig+0x240>)
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038fe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003902:	d10b      	bne.n	800391c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003904:	4b7e      	ldr	r3, [pc, #504]	@ (8003b00 <HAL_RCC_OscConfig+0x240>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800390c:	2b00      	cmp	r3, #0
 800390e:	d05b      	beq.n	80039c8 <HAL_RCC_OscConfig+0x108>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d157      	bne.n	80039c8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003918:	2301      	movs	r3, #1
 800391a:	e242      	b.n	8003da2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003924:	d106      	bne.n	8003934 <HAL_RCC_OscConfig+0x74>
 8003926:	4b76      	ldr	r3, [pc, #472]	@ (8003b00 <HAL_RCC_OscConfig+0x240>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a75      	ldr	r2, [pc, #468]	@ (8003b00 <HAL_RCC_OscConfig+0x240>)
 800392c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003930:	6013      	str	r3, [r2, #0]
 8003932:	e01d      	b.n	8003970 <HAL_RCC_OscConfig+0xb0>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800393c:	d10c      	bne.n	8003958 <HAL_RCC_OscConfig+0x98>
 800393e:	4b70      	ldr	r3, [pc, #448]	@ (8003b00 <HAL_RCC_OscConfig+0x240>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4a6f      	ldr	r2, [pc, #444]	@ (8003b00 <HAL_RCC_OscConfig+0x240>)
 8003944:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003948:	6013      	str	r3, [r2, #0]
 800394a:	4b6d      	ldr	r3, [pc, #436]	@ (8003b00 <HAL_RCC_OscConfig+0x240>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a6c      	ldr	r2, [pc, #432]	@ (8003b00 <HAL_RCC_OscConfig+0x240>)
 8003950:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003954:	6013      	str	r3, [r2, #0]
 8003956:	e00b      	b.n	8003970 <HAL_RCC_OscConfig+0xb0>
 8003958:	4b69      	ldr	r3, [pc, #420]	@ (8003b00 <HAL_RCC_OscConfig+0x240>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a68      	ldr	r2, [pc, #416]	@ (8003b00 <HAL_RCC_OscConfig+0x240>)
 800395e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003962:	6013      	str	r3, [r2, #0]
 8003964:	4b66      	ldr	r3, [pc, #408]	@ (8003b00 <HAL_RCC_OscConfig+0x240>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a65      	ldr	r2, [pc, #404]	@ (8003b00 <HAL_RCC_OscConfig+0x240>)
 800396a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800396e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d013      	beq.n	80039a0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003978:	f7ff f8ee 	bl	8002b58 <HAL_GetTick>
 800397c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800397e:	e008      	b.n	8003992 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003980:	f7ff f8ea 	bl	8002b58 <HAL_GetTick>
 8003984:	4602      	mov	r2, r0
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	1ad3      	subs	r3, r2, r3
 800398a:	2b64      	cmp	r3, #100	@ 0x64
 800398c:	d901      	bls.n	8003992 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800398e:	2303      	movs	r3, #3
 8003990:	e207      	b.n	8003da2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003992:	4b5b      	ldr	r3, [pc, #364]	@ (8003b00 <HAL_RCC_OscConfig+0x240>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800399a:	2b00      	cmp	r3, #0
 800399c:	d0f0      	beq.n	8003980 <HAL_RCC_OscConfig+0xc0>
 800399e:	e014      	b.n	80039ca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039a0:	f7ff f8da 	bl	8002b58 <HAL_GetTick>
 80039a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039a6:	e008      	b.n	80039ba <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039a8:	f7ff f8d6 	bl	8002b58 <HAL_GetTick>
 80039ac:	4602      	mov	r2, r0
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	1ad3      	subs	r3, r2, r3
 80039b2:	2b64      	cmp	r3, #100	@ 0x64
 80039b4:	d901      	bls.n	80039ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80039b6:	2303      	movs	r3, #3
 80039b8:	e1f3      	b.n	8003da2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039ba:	4b51      	ldr	r3, [pc, #324]	@ (8003b00 <HAL_RCC_OscConfig+0x240>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d1f0      	bne.n	80039a8 <HAL_RCC_OscConfig+0xe8>
 80039c6:	e000      	b.n	80039ca <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f003 0302 	and.w	r3, r3, #2
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d063      	beq.n	8003a9e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80039d6:	4b4a      	ldr	r3, [pc, #296]	@ (8003b00 <HAL_RCC_OscConfig+0x240>)
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	f003 030c 	and.w	r3, r3, #12
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d00b      	beq.n	80039fa <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039e2:	4b47      	ldr	r3, [pc, #284]	@ (8003b00 <HAL_RCC_OscConfig+0x240>)
 80039e4:	689b      	ldr	r3, [r3, #8]
 80039e6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80039ea:	2b08      	cmp	r3, #8
 80039ec:	d11c      	bne.n	8003a28 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039ee:	4b44      	ldr	r3, [pc, #272]	@ (8003b00 <HAL_RCC_OscConfig+0x240>)
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d116      	bne.n	8003a28 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039fa:	4b41      	ldr	r3, [pc, #260]	@ (8003b00 <HAL_RCC_OscConfig+0x240>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f003 0302 	and.w	r3, r3, #2
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d005      	beq.n	8003a12 <HAL_RCC_OscConfig+0x152>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	68db      	ldr	r3, [r3, #12]
 8003a0a:	2b01      	cmp	r3, #1
 8003a0c:	d001      	beq.n	8003a12 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e1c7      	b.n	8003da2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a12:	4b3b      	ldr	r3, [pc, #236]	@ (8003b00 <HAL_RCC_OscConfig+0x240>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	691b      	ldr	r3, [r3, #16]
 8003a1e:	00db      	lsls	r3, r3, #3
 8003a20:	4937      	ldr	r1, [pc, #220]	@ (8003b00 <HAL_RCC_OscConfig+0x240>)
 8003a22:	4313      	orrs	r3, r2
 8003a24:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a26:	e03a      	b.n	8003a9e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	68db      	ldr	r3, [r3, #12]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d020      	beq.n	8003a72 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a30:	4b34      	ldr	r3, [pc, #208]	@ (8003b04 <HAL_RCC_OscConfig+0x244>)
 8003a32:	2201      	movs	r2, #1
 8003a34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a36:	f7ff f88f 	bl	8002b58 <HAL_GetTick>
 8003a3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a3c:	e008      	b.n	8003a50 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a3e:	f7ff f88b 	bl	8002b58 <HAL_GetTick>
 8003a42:	4602      	mov	r2, r0
 8003a44:	693b      	ldr	r3, [r7, #16]
 8003a46:	1ad3      	subs	r3, r2, r3
 8003a48:	2b02      	cmp	r3, #2
 8003a4a:	d901      	bls.n	8003a50 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003a4c:	2303      	movs	r3, #3
 8003a4e:	e1a8      	b.n	8003da2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a50:	4b2b      	ldr	r3, [pc, #172]	@ (8003b00 <HAL_RCC_OscConfig+0x240>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 0302 	and.w	r3, r3, #2
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d0f0      	beq.n	8003a3e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a5c:	4b28      	ldr	r3, [pc, #160]	@ (8003b00 <HAL_RCC_OscConfig+0x240>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	691b      	ldr	r3, [r3, #16]
 8003a68:	00db      	lsls	r3, r3, #3
 8003a6a:	4925      	ldr	r1, [pc, #148]	@ (8003b00 <HAL_RCC_OscConfig+0x240>)
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	600b      	str	r3, [r1, #0]
 8003a70:	e015      	b.n	8003a9e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a72:	4b24      	ldr	r3, [pc, #144]	@ (8003b04 <HAL_RCC_OscConfig+0x244>)
 8003a74:	2200      	movs	r2, #0
 8003a76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a78:	f7ff f86e 	bl	8002b58 <HAL_GetTick>
 8003a7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a7e:	e008      	b.n	8003a92 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a80:	f7ff f86a 	bl	8002b58 <HAL_GetTick>
 8003a84:	4602      	mov	r2, r0
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	1ad3      	subs	r3, r2, r3
 8003a8a:	2b02      	cmp	r3, #2
 8003a8c:	d901      	bls.n	8003a92 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003a8e:	2303      	movs	r3, #3
 8003a90:	e187      	b.n	8003da2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a92:	4b1b      	ldr	r3, [pc, #108]	@ (8003b00 <HAL_RCC_OscConfig+0x240>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0302 	and.w	r3, r3, #2
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d1f0      	bne.n	8003a80 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f003 0308 	and.w	r3, r3, #8
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d036      	beq.n	8003b18 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	695b      	ldr	r3, [r3, #20]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d016      	beq.n	8003ae0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ab2:	4b15      	ldr	r3, [pc, #84]	@ (8003b08 <HAL_RCC_OscConfig+0x248>)
 8003ab4:	2201      	movs	r2, #1
 8003ab6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ab8:	f7ff f84e 	bl	8002b58 <HAL_GetTick>
 8003abc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003abe:	e008      	b.n	8003ad2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ac0:	f7ff f84a 	bl	8002b58 <HAL_GetTick>
 8003ac4:	4602      	mov	r2, r0
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	1ad3      	subs	r3, r2, r3
 8003aca:	2b02      	cmp	r3, #2
 8003acc:	d901      	bls.n	8003ad2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003ace:	2303      	movs	r3, #3
 8003ad0:	e167      	b.n	8003da2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ad2:	4b0b      	ldr	r3, [pc, #44]	@ (8003b00 <HAL_RCC_OscConfig+0x240>)
 8003ad4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ad6:	f003 0302 	and.w	r3, r3, #2
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d0f0      	beq.n	8003ac0 <HAL_RCC_OscConfig+0x200>
 8003ade:	e01b      	b.n	8003b18 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ae0:	4b09      	ldr	r3, [pc, #36]	@ (8003b08 <HAL_RCC_OscConfig+0x248>)
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ae6:	f7ff f837 	bl	8002b58 <HAL_GetTick>
 8003aea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003aec:	e00e      	b.n	8003b0c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003aee:	f7ff f833 	bl	8002b58 <HAL_GetTick>
 8003af2:	4602      	mov	r2, r0
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	1ad3      	subs	r3, r2, r3
 8003af8:	2b02      	cmp	r3, #2
 8003afa:	d907      	bls.n	8003b0c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003afc:	2303      	movs	r3, #3
 8003afe:	e150      	b.n	8003da2 <HAL_RCC_OscConfig+0x4e2>
 8003b00:	40023800 	.word	0x40023800
 8003b04:	42470000 	.word	0x42470000
 8003b08:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b0c:	4b88      	ldr	r3, [pc, #544]	@ (8003d30 <HAL_RCC_OscConfig+0x470>)
 8003b0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b10:	f003 0302 	and.w	r3, r3, #2
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d1ea      	bne.n	8003aee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f003 0304 	and.w	r3, r3, #4
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	f000 8097 	beq.w	8003c54 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b26:	2300      	movs	r3, #0
 8003b28:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b2a:	4b81      	ldr	r3, [pc, #516]	@ (8003d30 <HAL_RCC_OscConfig+0x470>)
 8003b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d10f      	bne.n	8003b56 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b36:	2300      	movs	r3, #0
 8003b38:	60bb      	str	r3, [r7, #8]
 8003b3a:	4b7d      	ldr	r3, [pc, #500]	@ (8003d30 <HAL_RCC_OscConfig+0x470>)
 8003b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b3e:	4a7c      	ldr	r2, [pc, #496]	@ (8003d30 <HAL_RCC_OscConfig+0x470>)
 8003b40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b44:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b46:	4b7a      	ldr	r3, [pc, #488]	@ (8003d30 <HAL_RCC_OscConfig+0x470>)
 8003b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b4e:	60bb      	str	r3, [r7, #8]
 8003b50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b52:	2301      	movs	r3, #1
 8003b54:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b56:	4b77      	ldr	r3, [pc, #476]	@ (8003d34 <HAL_RCC_OscConfig+0x474>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d118      	bne.n	8003b94 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b62:	4b74      	ldr	r3, [pc, #464]	@ (8003d34 <HAL_RCC_OscConfig+0x474>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a73      	ldr	r2, [pc, #460]	@ (8003d34 <HAL_RCC_OscConfig+0x474>)
 8003b68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b6e:	f7fe fff3 	bl	8002b58 <HAL_GetTick>
 8003b72:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b74:	e008      	b.n	8003b88 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b76:	f7fe ffef 	bl	8002b58 <HAL_GetTick>
 8003b7a:	4602      	mov	r2, r0
 8003b7c:	693b      	ldr	r3, [r7, #16]
 8003b7e:	1ad3      	subs	r3, r2, r3
 8003b80:	2b02      	cmp	r3, #2
 8003b82:	d901      	bls.n	8003b88 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003b84:	2303      	movs	r3, #3
 8003b86:	e10c      	b.n	8003da2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b88:	4b6a      	ldr	r3, [pc, #424]	@ (8003d34 <HAL_RCC_OscConfig+0x474>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d0f0      	beq.n	8003b76 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	689b      	ldr	r3, [r3, #8]
 8003b98:	2b01      	cmp	r3, #1
 8003b9a:	d106      	bne.n	8003baa <HAL_RCC_OscConfig+0x2ea>
 8003b9c:	4b64      	ldr	r3, [pc, #400]	@ (8003d30 <HAL_RCC_OscConfig+0x470>)
 8003b9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ba0:	4a63      	ldr	r2, [pc, #396]	@ (8003d30 <HAL_RCC_OscConfig+0x470>)
 8003ba2:	f043 0301 	orr.w	r3, r3, #1
 8003ba6:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ba8:	e01c      	b.n	8003be4 <HAL_RCC_OscConfig+0x324>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	689b      	ldr	r3, [r3, #8]
 8003bae:	2b05      	cmp	r3, #5
 8003bb0:	d10c      	bne.n	8003bcc <HAL_RCC_OscConfig+0x30c>
 8003bb2:	4b5f      	ldr	r3, [pc, #380]	@ (8003d30 <HAL_RCC_OscConfig+0x470>)
 8003bb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bb6:	4a5e      	ldr	r2, [pc, #376]	@ (8003d30 <HAL_RCC_OscConfig+0x470>)
 8003bb8:	f043 0304 	orr.w	r3, r3, #4
 8003bbc:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bbe:	4b5c      	ldr	r3, [pc, #368]	@ (8003d30 <HAL_RCC_OscConfig+0x470>)
 8003bc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bc2:	4a5b      	ldr	r2, [pc, #364]	@ (8003d30 <HAL_RCC_OscConfig+0x470>)
 8003bc4:	f043 0301 	orr.w	r3, r3, #1
 8003bc8:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bca:	e00b      	b.n	8003be4 <HAL_RCC_OscConfig+0x324>
 8003bcc:	4b58      	ldr	r3, [pc, #352]	@ (8003d30 <HAL_RCC_OscConfig+0x470>)
 8003bce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bd0:	4a57      	ldr	r2, [pc, #348]	@ (8003d30 <HAL_RCC_OscConfig+0x470>)
 8003bd2:	f023 0301 	bic.w	r3, r3, #1
 8003bd6:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bd8:	4b55      	ldr	r3, [pc, #340]	@ (8003d30 <HAL_RCC_OscConfig+0x470>)
 8003bda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bdc:	4a54      	ldr	r2, [pc, #336]	@ (8003d30 <HAL_RCC_OscConfig+0x470>)
 8003bde:	f023 0304 	bic.w	r3, r3, #4
 8003be2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	689b      	ldr	r3, [r3, #8]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d015      	beq.n	8003c18 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bec:	f7fe ffb4 	bl	8002b58 <HAL_GetTick>
 8003bf0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bf2:	e00a      	b.n	8003c0a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bf4:	f7fe ffb0 	bl	8002b58 <HAL_GetTick>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	1ad3      	subs	r3, r2, r3
 8003bfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d901      	bls.n	8003c0a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003c06:	2303      	movs	r3, #3
 8003c08:	e0cb      	b.n	8003da2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c0a:	4b49      	ldr	r3, [pc, #292]	@ (8003d30 <HAL_RCC_OscConfig+0x470>)
 8003c0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c0e:	f003 0302 	and.w	r3, r3, #2
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d0ee      	beq.n	8003bf4 <HAL_RCC_OscConfig+0x334>
 8003c16:	e014      	b.n	8003c42 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c18:	f7fe ff9e 	bl	8002b58 <HAL_GetTick>
 8003c1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c1e:	e00a      	b.n	8003c36 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c20:	f7fe ff9a 	bl	8002b58 <HAL_GetTick>
 8003c24:	4602      	mov	r2, r0
 8003c26:	693b      	ldr	r3, [r7, #16]
 8003c28:	1ad3      	subs	r3, r2, r3
 8003c2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d901      	bls.n	8003c36 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003c32:	2303      	movs	r3, #3
 8003c34:	e0b5      	b.n	8003da2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c36:	4b3e      	ldr	r3, [pc, #248]	@ (8003d30 <HAL_RCC_OscConfig+0x470>)
 8003c38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c3a:	f003 0302 	and.w	r3, r3, #2
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d1ee      	bne.n	8003c20 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003c42:	7dfb      	ldrb	r3, [r7, #23]
 8003c44:	2b01      	cmp	r3, #1
 8003c46:	d105      	bne.n	8003c54 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c48:	4b39      	ldr	r3, [pc, #228]	@ (8003d30 <HAL_RCC_OscConfig+0x470>)
 8003c4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c4c:	4a38      	ldr	r2, [pc, #224]	@ (8003d30 <HAL_RCC_OscConfig+0x470>)
 8003c4e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c52:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	699b      	ldr	r3, [r3, #24]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	f000 80a1 	beq.w	8003da0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003c5e:	4b34      	ldr	r3, [pc, #208]	@ (8003d30 <HAL_RCC_OscConfig+0x470>)
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	f003 030c 	and.w	r3, r3, #12
 8003c66:	2b08      	cmp	r3, #8
 8003c68:	d05c      	beq.n	8003d24 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	699b      	ldr	r3, [r3, #24]
 8003c6e:	2b02      	cmp	r3, #2
 8003c70:	d141      	bne.n	8003cf6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c72:	4b31      	ldr	r3, [pc, #196]	@ (8003d38 <HAL_RCC_OscConfig+0x478>)
 8003c74:	2200      	movs	r2, #0
 8003c76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c78:	f7fe ff6e 	bl	8002b58 <HAL_GetTick>
 8003c7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c7e:	e008      	b.n	8003c92 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c80:	f7fe ff6a 	bl	8002b58 <HAL_GetTick>
 8003c84:	4602      	mov	r2, r0
 8003c86:	693b      	ldr	r3, [r7, #16]
 8003c88:	1ad3      	subs	r3, r2, r3
 8003c8a:	2b02      	cmp	r3, #2
 8003c8c:	d901      	bls.n	8003c92 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003c8e:	2303      	movs	r3, #3
 8003c90:	e087      	b.n	8003da2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c92:	4b27      	ldr	r3, [pc, #156]	@ (8003d30 <HAL_RCC_OscConfig+0x470>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d1f0      	bne.n	8003c80 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	69da      	ldr	r2, [r3, #28]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6a1b      	ldr	r3, [r3, #32]
 8003ca6:	431a      	orrs	r2, r3
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cac:	019b      	lsls	r3, r3, #6
 8003cae:	431a      	orrs	r2, r3
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cb4:	085b      	lsrs	r3, r3, #1
 8003cb6:	3b01      	subs	r3, #1
 8003cb8:	041b      	lsls	r3, r3, #16
 8003cba:	431a      	orrs	r2, r3
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cc0:	061b      	lsls	r3, r3, #24
 8003cc2:	491b      	ldr	r1, [pc, #108]	@ (8003d30 <HAL_RCC_OscConfig+0x470>)
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003cc8:	4b1b      	ldr	r3, [pc, #108]	@ (8003d38 <HAL_RCC_OscConfig+0x478>)
 8003cca:	2201      	movs	r2, #1
 8003ccc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cce:	f7fe ff43 	bl	8002b58 <HAL_GetTick>
 8003cd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cd4:	e008      	b.n	8003ce8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cd6:	f7fe ff3f 	bl	8002b58 <HAL_GetTick>
 8003cda:	4602      	mov	r2, r0
 8003cdc:	693b      	ldr	r3, [r7, #16]
 8003cde:	1ad3      	subs	r3, r2, r3
 8003ce0:	2b02      	cmp	r3, #2
 8003ce2:	d901      	bls.n	8003ce8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003ce4:	2303      	movs	r3, #3
 8003ce6:	e05c      	b.n	8003da2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ce8:	4b11      	ldr	r3, [pc, #68]	@ (8003d30 <HAL_RCC_OscConfig+0x470>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d0f0      	beq.n	8003cd6 <HAL_RCC_OscConfig+0x416>
 8003cf4:	e054      	b.n	8003da0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cf6:	4b10      	ldr	r3, [pc, #64]	@ (8003d38 <HAL_RCC_OscConfig+0x478>)
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cfc:	f7fe ff2c 	bl	8002b58 <HAL_GetTick>
 8003d00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d02:	e008      	b.n	8003d16 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d04:	f7fe ff28 	bl	8002b58 <HAL_GetTick>
 8003d08:	4602      	mov	r2, r0
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	1ad3      	subs	r3, r2, r3
 8003d0e:	2b02      	cmp	r3, #2
 8003d10:	d901      	bls.n	8003d16 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003d12:	2303      	movs	r3, #3
 8003d14:	e045      	b.n	8003da2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d16:	4b06      	ldr	r3, [pc, #24]	@ (8003d30 <HAL_RCC_OscConfig+0x470>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d1f0      	bne.n	8003d04 <HAL_RCC_OscConfig+0x444>
 8003d22:	e03d      	b.n	8003da0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	699b      	ldr	r3, [r3, #24]
 8003d28:	2b01      	cmp	r3, #1
 8003d2a:	d107      	bne.n	8003d3c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	e038      	b.n	8003da2 <HAL_RCC_OscConfig+0x4e2>
 8003d30:	40023800 	.word	0x40023800
 8003d34:	40007000 	.word	0x40007000
 8003d38:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003d3c:	4b1b      	ldr	r3, [pc, #108]	@ (8003dac <HAL_RCC_OscConfig+0x4ec>)
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	699b      	ldr	r3, [r3, #24]
 8003d46:	2b01      	cmp	r3, #1
 8003d48:	d028      	beq.n	8003d9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d54:	429a      	cmp	r2, r3
 8003d56:	d121      	bne.n	8003d9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d62:	429a      	cmp	r2, r3
 8003d64:	d11a      	bne.n	8003d9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d66:	68fa      	ldr	r2, [r7, #12]
 8003d68:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003d6c:	4013      	ands	r3, r2
 8003d6e:	687a      	ldr	r2, [r7, #4]
 8003d70:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003d72:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d111      	bne.n	8003d9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d82:	085b      	lsrs	r3, r3, #1
 8003d84:	3b01      	subs	r3, #1
 8003d86:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d88:	429a      	cmp	r2, r3
 8003d8a:	d107      	bne.n	8003d9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d96:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	d001      	beq.n	8003da0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	e000      	b.n	8003da2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003da0:	2300      	movs	r3, #0
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	3718      	adds	r7, #24
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}
 8003daa:	bf00      	nop
 8003dac:	40023800 	.word	0x40023800

08003db0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b084      	sub	sp, #16
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
 8003db8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d101      	bne.n	8003dc4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	e0cc      	b.n	8003f5e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003dc4:	4b68      	ldr	r3, [pc, #416]	@ (8003f68 <HAL_RCC_ClockConfig+0x1b8>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f003 0307 	and.w	r3, r3, #7
 8003dcc:	683a      	ldr	r2, [r7, #0]
 8003dce:	429a      	cmp	r2, r3
 8003dd0:	d90c      	bls.n	8003dec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dd2:	4b65      	ldr	r3, [pc, #404]	@ (8003f68 <HAL_RCC_ClockConfig+0x1b8>)
 8003dd4:	683a      	ldr	r2, [r7, #0]
 8003dd6:	b2d2      	uxtb	r2, r2
 8003dd8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dda:	4b63      	ldr	r3, [pc, #396]	@ (8003f68 <HAL_RCC_ClockConfig+0x1b8>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 0307 	and.w	r3, r3, #7
 8003de2:	683a      	ldr	r2, [r7, #0]
 8003de4:	429a      	cmp	r2, r3
 8003de6:	d001      	beq.n	8003dec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003de8:	2301      	movs	r3, #1
 8003dea:	e0b8      	b.n	8003f5e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f003 0302 	and.w	r3, r3, #2
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d020      	beq.n	8003e3a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f003 0304 	and.w	r3, r3, #4
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d005      	beq.n	8003e10 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e04:	4b59      	ldr	r3, [pc, #356]	@ (8003f6c <HAL_RCC_ClockConfig+0x1bc>)
 8003e06:	689b      	ldr	r3, [r3, #8]
 8003e08:	4a58      	ldr	r2, [pc, #352]	@ (8003f6c <HAL_RCC_ClockConfig+0x1bc>)
 8003e0a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003e0e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f003 0308 	and.w	r3, r3, #8
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d005      	beq.n	8003e28 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e1c:	4b53      	ldr	r3, [pc, #332]	@ (8003f6c <HAL_RCC_ClockConfig+0x1bc>)
 8003e1e:	689b      	ldr	r3, [r3, #8]
 8003e20:	4a52      	ldr	r2, [pc, #328]	@ (8003f6c <HAL_RCC_ClockConfig+0x1bc>)
 8003e22:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003e26:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e28:	4b50      	ldr	r3, [pc, #320]	@ (8003f6c <HAL_RCC_ClockConfig+0x1bc>)
 8003e2a:	689b      	ldr	r3, [r3, #8]
 8003e2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	494d      	ldr	r1, [pc, #308]	@ (8003f6c <HAL_RCC_ClockConfig+0x1bc>)
 8003e36:	4313      	orrs	r3, r2
 8003e38:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f003 0301 	and.w	r3, r3, #1
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d044      	beq.n	8003ed0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	685b      	ldr	r3, [r3, #4]
 8003e4a:	2b01      	cmp	r3, #1
 8003e4c:	d107      	bne.n	8003e5e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e4e:	4b47      	ldr	r3, [pc, #284]	@ (8003f6c <HAL_RCC_ClockConfig+0x1bc>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d119      	bne.n	8003e8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	e07f      	b.n	8003f5e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	2b02      	cmp	r3, #2
 8003e64:	d003      	beq.n	8003e6e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e6a:	2b03      	cmp	r3, #3
 8003e6c:	d107      	bne.n	8003e7e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e6e:	4b3f      	ldr	r3, [pc, #252]	@ (8003f6c <HAL_RCC_ClockConfig+0x1bc>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d109      	bne.n	8003e8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	e06f      	b.n	8003f5e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e7e:	4b3b      	ldr	r3, [pc, #236]	@ (8003f6c <HAL_RCC_ClockConfig+0x1bc>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f003 0302 	and.w	r3, r3, #2
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d101      	bne.n	8003e8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e067      	b.n	8003f5e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e8e:	4b37      	ldr	r3, [pc, #220]	@ (8003f6c <HAL_RCC_ClockConfig+0x1bc>)
 8003e90:	689b      	ldr	r3, [r3, #8]
 8003e92:	f023 0203 	bic.w	r2, r3, #3
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	685b      	ldr	r3, [r3, #4]
 8003e9a:	4934      	ldr	r1, [pc, #208]	@ (8003f6c <HAL_RCC_ClockConfig+0x1bc>)
 8003e9c:	4313      	orrs	r3, r2
 8003e9e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ea0:	f7fe fe5a 	bl	8002b58 <HAL_GetTick>
 8003ea4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ea6:	e00a      	b.n	8003ebe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ea8:	f7fe fe56 	bl	8002b58 <HAL_GetTick>
 8003eac:	4602      	mov	r2, r0
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d901      	bls.n	8003ebe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003eba:	2303      	movs	r3, #3
 8003ebc:	e04f      	b.n	8003f5e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ebe:	4b2b      	ldr	r3, [pc, #172]	@ (8003f6c <HAL_RCC_ClockConfig+0x1bc>)
 8003ec0:	689b      	ldr	r3, [r3, #8]
 8003ec2:	f003 020c 	and.w	r2, r3, #12
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	685b      	ldr	r3, [r3, #4]
 8003eca:	009b      	lsls	r3, r3, #2
 8003ecc:	429a      	cmp	r2, r3
 8003ece:	d1eb      	bne.n	8003ea8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ed0:	4b25      	ldr	r3, [pc, #148]	@ (8003f68 <HAL_RCC_ClockConfig+0x1b8>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f003 0307 	and.w	r3, r3, #7
 8003ed8:	683a      	ldr	r2, [r7, #0]
 8003eda:	429a      	cmp	r2, r3
 8003edc:	d20c      	bcs.n	8003ef8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ede:	4b22      	ldr	r3, [pc, #136]	@ (8003f68 <HAL_RCC_ClockConfig+0x1b8>)
 8003ee0:	683a      	ldr	r2, [r7, #0]
 8003ee2:	b2d2      	uxtb	r2, r2
 8003ee4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ee6:	4b20      	ldr	r3, [pc, #128]	@ (8003f68 <HAL_RCC_ClockConfig+0x1b8>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f003 0307 	and.w	r3, r3, #7
 8003eee:	683a      	ldr	r2, [r7, #0]
 8003ef0:	429a      	cmp	r2, r3
 8003ef2:	d001      	beq.n	8003ef8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e032      	b.n	8003f5e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f003 0304 	and.w	r3, r3, #4
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d008      	beq.n	8003f16 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f04:	4b19      	ldr	r3, [pc, #100]	@ (8003f6c <HAL_RCC_ClockConfig+0x1bc>)
 8003f06:	689b      	ldr	r3, [r3, #8]
 8003f08:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	68db      	ldr	r3, [r3, #12]
 8003f10:	4916      	ldr	r1, [pc, #88]	@ (8003f6c <HAL_RCC_ClockConfig+0x1bc>)
 8003f12:	4313      	orrs	r3, r2
 8003f14:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f003 0308 	and.w	r3, r3, #8
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d009      	beq.n	8003f36 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f22:	4b12      	ldr	r3, [pc, #72]	@ (8003f6c <HAL_RCC_ClockConfig+0x1bc>)
 8003f24:	689b      	ldr	r3, [r3, #8]
 8003f26:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	691b      	ldr	r3, [r3, #16]
 8003f2e:	00db      	lsls	r3, r3, #3
 8003f30:	490e      	ldr	r1, [pc, #56]	@ (8003f6c <HAL_RCC_ClockConfig+0x1bc>)
 8003f32:	4313      	orrs	r3, r2
 8003f34:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003f36:	f000 f821 	bl	8003f7c <HAL_RCC_GetSysClockFreq>
 8003f3a:	4602      	mov	r2, r0
 8003f3c:	4b0b      	ldr	r3, [pc, #44]	@ (8003f6c <HAL_RCC_ClockConfig+0x1bc>)
 8003f3e:	689b      	ldr	r3, [r3, #8]
 8003f40:	091b      	lsrs	r3, r3, #4
 8003f42:	f003 030f 	and.w	r3, r3, #15
 8003f46:	490a      	ldr	r1, [pc, #40]	@ (8003f70 <HAL_RCC_ClockConfig+0x1c0>)
 8003f48:	5ccb      	ldrb	r3, [r1, r3]
 8003f4a:	fa22 f303 	lsr.w	r3, r2, r3
 8003f4e:	4a09      	ldr	r2, [pc, #36]	@ (8003f74 <HAL_RCC_ClockConfig+0x1c4>)
 8003f50:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003f52:	4b09      	ldr	r3, [pc, #36]	@ (8003f78 <HAL_RCC_ClockConfig+0x1c8>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4618      	mov	r0, r3
 8003f58:	f7fe fdba 	bl	8002ad0 <HAL_InitTick>

  return HAL_OK;
 8003f5c:	2300      	movs	r3, #0
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	3710      	adds	r7, #16
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}
 8003f66:	bf00      	nop
 8003f68:	40023c00 	.word	0x40023c00
 8003f6c:	40023800 	.word	0x40023800
 8003f70:	08004d6c 	.word	0x08004d6c
 8003f74:	20000030 	.word	0x20000030
 8003f78:	20000060 	.word	0x20000060

08003f7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f80:	b090      	sub	sp, #64	@ 0x40
 8003f82:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003f84:	2300      	movs	r3, #0
 8003f86:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003f88:	2300      	movs	r3, #0
 8003f8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003f90:	2300      	movs	r3, #0
 8003f92:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003f94:	4b59      	ldr	r3, [pc, #356]	@ (80040fc <HAL_RCC_GetSysClockFreq+0x180>)
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	f003 030c 	and.w	r3, r3, #12
 8003f9c:	2b08      	cmp	r3, #8
 8003f9e:	d00d      	beq.n	8003fbc <HAL_RCC_GetSysClockFreq+0x40>
 8003fa0:	2b08      	cmp	r3, #8
 8003fa2:	f200 80a1 	bhi.w	80040e8 <HAL_RCC_GetSysClockFreq+0x16c>
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d002      	beq.n	8003fb0 <HAL_RCC_GetSysClockFreq+0x34>
 8003faa:	2b04      	cmp	r3, #4
 8003fac:	d003      	beq.n	8003fb6 <HAL_RCC_GetSysClockFreq+0x3a>
 8003fae:	e09b      	b.n	80040e8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003fb0:	4b53      	ldr	r3, [pc, #332]	@ (8004100 <HAL_RCC_GetSysClockFreq+0x184>)
 8003fb2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003fb4:	e09b      	b.n	80040ee <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003fb6:	4b53      	ldr	r3, [pc, #332]	@ (8004104 <HAL_RCC_GetSysClockFreq+0x188>)
 8003fb8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003fba:	e098      	b.n	80040ee <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003fbc:	4b4f      	ldr	r3, [pc, #316]	@ (80040fc <HAL_RCC_GetSysClockFreq+0x180>)
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003fc4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003fc6:	4b4d      	ldr	r3, [pc, #308]	@ (80040fc <HAL_RCC_GetSysClockFreq+0x180>)
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d028      	beq.n	8004024 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003fd2:	4b4a      	ldr	r3, [pc, #296]	@ (80040fc <HAL_RCC_GetSysClockFreq+0x180>)
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	099b      	lsrs	r3, r3, #6
 8003fd8:	2200      	movs	r2, #0
 8003fda:	623b      	str	r3, [r7, #32]
 8003fdc:	627a      	str	r2, [r7, #36]	@ 0x24
 8003fde:	6a3b      	ldr	r3, [r7, #32]
 8003fe0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003fe4:	2100      	movs	r1, #0
 8003fe6:	4b47      	ldr	r3, [pc, #284]	@ (8004104 <HAL_RCC_GetSysClockFreq+0x188>)
 8003fe8:	fb03 f201 	mul.w	r2, r3, r1
 8003fec:	2300      	movs	r3, #0
 8003fee:	fb00 f303 	mul.w	r3, r0, r3
 8003ff2:	4413      	add	r3, r2
 8003ff4:	4a43      	ldr	r2, [pc, #268]	@ (8004104 <HAL_RCC_GetSysClockFreq+0x188>)
 8003ff6:	fba0 1202 	umull	r1, r2, r0, r2
 8003ffa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003ffc:	460a      	mov	r2, r1
 8003ffe:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004000:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004002:	4413      	add	r3, r2
 8004004:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004006:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004008:	2200      	movs	r2, #0
 800400a:	61bb      	str	r3, [r7, #24]
 800400c:	61fa      	str	r2, [r7, #28]
 800400e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004012:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004016:	f7fc f8d7 	bl	80001c8 <__aeabi_uldivmod>
 800401a:	4602      	mov	r2, r0
 800401c:	460b      	mov	r3, r1
 800401e:	4613      	mov	r3, r2
 8004020:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004022:	e053      	b.n	80040cc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004024:	4b35      	ldr	r3, [pc, #212]	@ (80040fc <HAL_RCC_GetSysClockFreq+0x180>)
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	099b      	lsrs	r3, r3, #6
 800402a:	2200      	movs	r2, #0
 800402c:	613b      	str	r3, [r7, #16]
 800402e:	617a      	str	r2, [r7, #20]
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004036:	f04f 0b00 	mov.w	fp, #0
 800403a:	4652      	mov	r2, sl
 800403c:	465b      	mov	r3, fp
 800403e:	f04f 0000 	mov.w	r0, #0
 8004042:	f04f 0100 	mov.w	r1, #0
 8004046:	0159      	lsls	r1, r3, #5
 8004048:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800404c:	0150      	lsls	r0, r2, #5
 800404e:	4602      	mov	r2, r0
 8004050:	460b      	mov	r3, r1
 8004052:	ebb2 080a 	subs.w	r8, r2, sl
 8004056:	eb63 090b 	sbc.w	r9, r3, fp
 800405a:	f04f 0200 	mov.w	r2, #0
 800405e:	f04f 0300 	mov.w	r3, #0
 8004062:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004066:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800406a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800406e:	ebb2 0408 	subs.w	r4, r2, r8
 8004072:	eb63 0509 	sbc.w	r5, r3, r9
 8004076:	f04f 0200 	mov.w	r2, #0
 800407a:	f04f 0300 	mov.w	r3, #0
 800407e:	00eb      	lsls	r3, r5, #3
 8004080:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004084:	00e2      	lsls	r2, r4, #3
 8004086:	4614      	mov	r4, r2
 8004088:	461d      	mov	r5, r3
 800408a:	eb14 030a 	adds.w	r3, r4, sl
 800408e:	603b      	str	r3, [r7, #0]
 8004090:	eb45 030b 	adc.w	r3, r5, fp
 8004094:	607b      	str	r3, [r7, #4]
 8004096:	f04f 0200 	mov.w	r2, #0
 800409a:	f04f 0300 	mov.w	r3, #0
 800409e:	e9d7 4500 	ldrd	r4, r5, [r7]
 80040a2:	4629      	mov	r1, r5
 80040a4:	028b      	lsls	r3, r1, #10
 80040a6:	4621      	mov	r1, r4
 80040a8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80040ac:	4621      	mov	r1, r4
 80040ae:	028a      	lsls	r2, r1, #10
 80040b0:	4610      	mov	r0, r2
 80040b2:	4619      	mov	r1, r3
 80040b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040b6:	2200      	movs	r2, #0
 80040b8:	60bb      	str	r3, [r7, #8]
 80040ba:	60fa      	str	r2, [r7, #12]
 80040bc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80040c0:	f7fc f882 	bl	80001c8 <__aeabi_uldivmod>
 80040c4:	4602      	mov	r2, r0
 80040c6:	460b      	mov	r3, r1
 80040c8:	4613      	mov	r3, r2
 80040ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80040cc:	4b0b      	ldr	r3, [pc, #44]	@ (80040fc <HAL_RCC_GetSysClockFreq+0x180>)
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	0c1b      	lsrs	r3, r3, #16
 80040d2:	f003 0303 	and.w	r3, r3, #3
 80040d6:	3301      	adds	r3, #1
 80040d8:	005b      	lsls	r3, r3, #1
 80040da:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80040dc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80040de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80040e4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80040e6:	e002      	b.n	80040ee <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80040e8:	4b05      	ldr	r3, [pc, #20]	@ (8004100 <HAL_RCC_GetSysClockFreq+0x184>)
 80040ea:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80040ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 80040ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	3740      	adds	r7, #64	@ 0x40
 80040f4:	46bd      	mov	sp, r7
 80040f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80040fa:	bf00      	nop
 80040fc:	40023800 	.word	0x40023800
 8004100:	00f42400 	.word	0x00f42400
 8004104:	017d7840 	.word	0x017d7840

08004108 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b082      	sub	sp, #8
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d101      	bne.n	800411a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	e07b      	b.n	8004212 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800411e:	2b00      	cmp	r3, #0
 8004120:	d108      	bne.n	8004134 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800412a:	d009      	beq.n	8004140 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2200      	movs	r2, #0
 8004130:	61da      	str	r2, [r3, #28]
 8004132:	e005      	b.n	8004140 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2200      	movs	r2, #0
 8004138:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2200      	movs	r2, #0
 800413e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2200      	movs	r2, #0
 8004144:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800414c:	b2db      	uxtb	r3, r3
 800414e:	2b00      	cmp	r3, #0
 8004150:	d106      	bne.n	8004160 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2200      	movs	r2, #0
 8004156:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800415a:	6878      	ldr	r0, [r7, #4]
 800415c:	f7fd fd6c 	bl	8001c38 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2202      	movs	r2, #2
 8004164:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004176:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	689b      	ldr	r3, [r3, #8]
 8004184:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004188:	431a      	orrs	r2, r3
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	68db      	ldr	r3, [r3, #12]
 800418e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004192:	431a      	orrs	r2, r3
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	691b      	ldr	r3, [r3, #16]
 8004198:	f003 0302 	and.w	r3, r3, #2
 800419c:	431a      	orrs	r2, r3
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	695b      	ldr	r3, [r3, #20]
 80041a2:	f003 0301 	and.w	r3, r3, #1
 80041a6:	431a      	orrs	r2, r3
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	699b      	ldr	r3, [r3, #24]
 80041ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80041b0:	431a      	orrs	r2, r3
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	69db      	ldr	r3, [r3, #28]
 80041b6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80041ba:	431a      	orrs	r2, r3
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6a1b      	ldr	r3, [r3, #32]
 80041c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041c4:	ea42 0103 	orr.w	r1, r2, r3
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041cc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	430a      	orrs	r2, r1
 80041d6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	699b      	ldr	r3, [r3, #24]
 80041dc:	0c1b      	lsrs	r3, r3, #16
 80041de:	f003 0104 	and.w	r1, r3, #4
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041e6:	f003 0210 	and.w	r2, r3, #16
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	430a      	orrs	r2, r1
 80041f0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	69da      	ldr	r2, [r3, #28]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004200:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2200      	movs	r2, #0
 8004206:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2201      	movs	r2, #1
 800420c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004210:	2300      	movs	r3, #0
}
 8004212:	4618      	mov	r0, r3
 8004214:	3708      	adds	r7, #8
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}

0800421a <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800421a:	b580      	push	{r7, lr}
 800421c:	b082      	sub	sp, #8
 800421e:	af00      	add	r7, sp, #0
 8004220:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d101      	bne.n	800422c <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8004228:	2301      	movs	r3, #1
 800422a:	e01a      	b.n	8004262 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2202      	movs	r2, #2
 8004230:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	681a      	ldr	r2, [r3, #0]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004242:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8004244:	6878      	ldr	r0, [r7, #4]
 8004246:	f7fd fd3f 	bl	8001cc8 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2200      	movs	r2, #0
 800424e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2200      	movs	r2, #0
 8004254:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2200      	movs	r2, #0
 800425c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8004260:	2300      	movs	r3, #0
}
 8004262:	4618      	mov	r0, r3
 8004264:	3708      	adds	r7, #8
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}

0800426a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800426a:	b580      	push	{r7, lr}
 800426c:	b088      	sub	sp, #32
 800426e:	af00      	add	r7, sp, #0
 8004270:	60f8      	str	r0, [r7, #12]
 8004272:	60b9      	str	r1, [r7, #8]
 8004274:	603b      	str	r3, [r7, #0]
 8004276:	4613      	mov	r3, r2
 8004278:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800427a:	f7fe fc6d 	bl	8002b58 <HAL_GetTick>
 800427e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004280:	88fb      	ldrh	r3, [r7, #6]
 8004282:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800428a:	b2db      	uxtb	r3, r3
 800428c:	2b01      	cmp	r3, #1
 800428e:	d001      	beq.n	8004294 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004290:	2302      	movs	r3, #2
 8004292:	e12a      	b.n	80044ea <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	2b00      	cmp	r3, #0
 8004298:	d002      	beq.n	80042a0 <HAL_SPI_Transmit+0x36>
 800429a:	88fb      	ldrh	r3, [r7, #6]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d101      	bne.n	80042a4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80042a0:	2301      	movs	r3, #1
 80042a2:	e122      	b.n	80044ea <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80042aa:	2b01      	cmp	r3, #1
 80042ac:	d101      	bne.n	80042b2 <HAL_SPI_Transmit+0x48>
 80042ae:	2302      	movs	r3, #2
 80042b0:	e11b      	b.n	80044ea <HAL_SPI_Transmit+0x280>
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	2201      	movs	r2, #1
 80042b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	2203      	movs	r2, #3
 80042be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	2200      	movs	r2, #0
 80042c6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	68ba      	ldr	r2, [r7, #8]
 80042cc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	88fa      	ldrh	r2, [r7, #6]
 80042d2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	88fa      	ldrh	r2, [r7, #6]
 80042d8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2200      	movs	r2, #0
 80042de:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2200      	movs	r2, #0
 80042e4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2200      	movs	r2, #0
 80042ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	2200      	movs	r2, #0
 80042f0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	2200      	movs	r2, #0
 80042f6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	689b      	ldr	r3, [r3, #8]
 80042fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004300:	d10f      	bne.n	8004322 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	681a      	ldr	r2, [r3, #0]
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004310:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004320:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800432c:	2b40      	cmp	r3, #64	@ 0x40
 800432e:	d007      	beq.n	8004340 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	681a      	ldr	r2, [r3, #0]
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800433e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	68db      	ldr	r3, [r3, #12]
 8004344:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004348:	d152      	bne.n	80043f0 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d002      	beq.n	8004358 <HAL_SPI_Transmit+0xee>
 8004352:	8b7b      	ldrh	r3, [r7, #26]
 8004354:	2b01      	cmp	r3, #1
 8004356:	d145      	bne.n	80043e4 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800435c:	881a      	ldrh	r2, [r3, #0]
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004368:	1c9a      	adds	r2, r3, #2
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004372:	b29b      	uxth	r3, r3
 8004374:	3b01      	subs	r3, #1
 8004376:	b29a      	uxth	r2, r3
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800437c:	e032      	b.n	80043e4 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	689b      	ldr	r3, [r3, #8]
 8004384:	f003 0302 	and.w	r3, r3, #2
 8004388:	2b02      	cmp	r3, #2
 800438a:	d112      	bne.n	80043b2 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004390:	881a      	ldrh	r2, [r3, #0]
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800439c:	1c9a      	adds	r2, r3, #2
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80043a6:	b29b      	uxth	r3, r3
 80043a8:	3b01      	subs	r3, #1
 80043aa:	b29a      	uxth	r2, r3
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	86da      	strh	r2, [r3, #54]	@ 0x36
 80043b0:	e018      	b.n	80043e4 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80043b2:	f7fe fbd1 	bl	8002b58 <HAL_GetTick>
 80043b6:	4602      	mov	r2, r0
 80043b8:	69fb      	ldr	r3, [r7, #28]
 80043ba:	1ad3      	subs	r3, r2, r3
 80043bc:	683a      	ldr	r2, [r7, #0]
 80043be:	429a      	cmp	r2, r3
 80043c0:	d803      	bhi.n	80043ca <HAL_SPI_Transmit+0x160>
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043c8:	d102      	bne.n	80043d0 <HAL_SPI_Transmit+0x166>
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d109      	bne.n	80043e4 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	2201      	movs	r2, #1
 80043d4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	2200      	movs	r2, #0
 80043dc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80043e0:	2303      	movs	r3, #3
 80043e2:	e082      	b.n	80044ea <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80043e8:	b29b      	uxth	r3, r3
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d1c7      	bne.n	800437e <HAL_SPI_Transmit+0x114>
 80043ee:	e053      	b.n	8004498 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d002      	beq.n	80043fe <HAL_SPI_Transmit+0x194>
 80043f8:	8b7b      	ldrh	r3, [r7, #26]
 80043fa:	2b01      	cmp	r3, #1
 80043fc:	d147      	bne.n	800448e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	330c      	adds	r3, #12
 8004408:	7812      	ldrb	r2, [r2, #0]
 800440a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004410:	1c5a      	adds	r2, r3, #1
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800441a:	b29b      	uxth	r3, r3
 800441c:	3b01      	subs	r3, #1
 800441e:	b29a      	uxth	r2, r3
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004424:	e033      	b.n	800448e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	689b      	ldr	r3, [r3, #8]
 800442c:	f003 0302 	and.w	r3, r3, #2
 8004430:	2b02      	cmp	r3, #2
 8004432:	d113      	bne.n	800445c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	330c      	adds	r3, #12
 800443e:	7812      	ldrb	r2, [r2, #0]
 8004440:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004446:	1c5a      	adds	r2, r3, #1
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004450:	b29b      	uxth	r3, r3
 8004452:	3b01      	subs	r3, #1
 8004454:	b29a      	uxth	r2, r3
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	86da      	strh	r2, [r3, #54]	@ 0x36
 800445a:	e018      	b.n	800448e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800445c:	f7fe fb7c 	bl	8002b58 <HAL_GetTick>
 8004460:	4602      	mov	r2, r0
 8004462:	69fb      	ldr	r3, [r7, #28]
 8004464:	1ad3      	subs	r3, r2, r3
 8004466:	683a      	ldr	r2, [r7, #0]
 8004468:	429a      	cmp	r2, r3
 800446a:	d803      	bhi.n	8004474 <HAL_SPI_Transmit+0x20a>
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004472:	d102      	bne.n	800447a <HAL_SPI_Transmit+0x210>
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d109      	bne.n	800448e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	2201      	movs	r2, #1
 800447e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2200      	movs	r2, #0
 8004486:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800448a:	2303      	movs	r3, #3
 800448c:	e02d      	b.n	80044ea <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004492:	b29b      	uxth	r3, r3
 8004494:	2b00      	cmp	r3, #0
 8004496:	d1c6      	bne.n	8004426 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004498:	69fa      	ldr	r2, [r7, #28]
 800449a:	6839      	ldr	r1, [r7, #0]
 800449c:	68f8      	ldr	r0, [r7, #12]
 800449e:	f000 fbd9 	bl	8004c54 <SPI_EndRxTxTransaction>
 80044a2:	4603      	mov	r3, r0
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d002      	beq.n	80044ae <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	2220      	movs	r2, #32
 80044ac:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	689b      	ldr	r3, [r3, #8]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d10a      	bne.n	80044cc <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80044b6:	2300      	movs	r3, #0
 80044b8:	617b      	str	r3, [r7, #20]
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	68db      	ldr	r3, [r3, #12]
 80044c0:	617b      	str	r3, [r7, #20]
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	689b      	ldr	r3, [r3, #8]
 80044c8:	617b      	str	r3, [r7, #20]
 80044ca:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	2201      	movs	r2, #1
 80044d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2200      	movs	r2, #0
 80044d8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d001      	beq.n	80044e8 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80044e4:	2301      	movs	r3, #1
 80044e6:	e000      	b.n	80044ea <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80044e8:	2300      	movs	r3, #0
  }
}
 80044ea:	4618      	mov	r0, r3
 80044ec:	3720      	adds	r7, #32
 80044ee:	46bd      	mov	sp, r7
 80044f0:	bd80      	pop	{r7, pc}

080044f2 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044f2:	b580      	push	{r7, lr}
 80044f4:	b088      	sub	sp, #32
 80044f6:	af02      	add	r7, sp, #8
 80044f8:	60f8      	str	r0, [r7, #12]
 80044fa:	60b9      	str	r1, [r7, #8]
 80044fc:	603b      	str	r3, [r7, #0]
 80044fe:	4613      	mov	r3, r2
 8004500:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004508:	b2db      	uxtb	r3, r3
 800450a:	2b01      	cmp	r3, #1
 800450c:	d001      	beq.n	8004512 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800450e:	2302      	movs	r3, #2
 8004510:	e104      	b.n	800471c <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d002      	beq.n	800451e <HAL_SPI_Receive+0x2c>
 8004518:	88fb      	ldrh	r3, [r7, #6]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d101      	bne.n	8004522 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	e0fc      	b.n	800471c <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800452a:	d112      	bne.n	8004552 <HAL_SPI_Receive+0x60>
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	689b      	ldr	r3, [r3, #8]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d10e      	bne.n	8004552 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	2204      	movs	r2, #4
 8004538:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800453c:	88fa      	ldrh	r2, [r7, #6]
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	9300      	str	r3, [sp, #0]
 8004542:	4613      	mov	r3, r2
 8004544:	68ba      	ldr	r2, [r7, #8]
 8004546:	68b9      	ldr	r1, [r7, #8]
 8004548:	68f8      	ldr	r0, [r7, #12]
 800454a:	f000 f8eb 	bl	8004724 <HAL_SPI_TransmitReceive>
 800454e:	4603      	mov	r3, r0
 8004550:	e0e4      	b.n	800471c <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004552:	f7fe fb01 	bl	8002b58 <HAL_GetTick>
 8004556:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800455e:	2b01      	cmp	r3, #1
 8004560:	d101      	bne.n	8004566 <HAL_SPI_Receive+0x74>
 8004562:	2302      	movs	r3, #2
 8004564:	e0da      	b.n	800471c <HAL_SPI_Receive+0x22a>
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	2201      	movs	r2, #1
 800456a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	2204      	movs	r2, #4
 8004572:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	2200      	movs	r2, #0
 800457a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	68ba      	ldr	r2, [r7, #8]
 8004580:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	88fa      	ldrh	r2, [r7, #6]
 8004586:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	88fa      	ldrh	r2, [r7, #6]
 800458c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	2200      	movs	r2, #0
 8004592:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	2200      	movs	r2, #0
 8004598:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2200      	movs	r2, #0
 800459e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	2200      	movs	r2, #0
 80045a4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	2200      	movs	r2, #0
 80045aa:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	689b      	ldr	r3, [r3, #8]
 80045b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80045b4:	d10f      	bne.n	80045d6 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	681a      	ldr	r2, [r3, #0]
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80045c4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	681a      	ldr	r2, [r3, #0]
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80045d4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045e0:	2b40      	cmp	r3, #64	@ 0x40
 80045e2:	d007      	beq.n	80045f4 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	681a      	ldr	r2, [r3, #0]
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80045f2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	68db      	ldr	r3, [r3, #12]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d170      	bne.n	80046de <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80045fc:	e035      	b.n	800466a <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	689b      	ldr	r3, [r3, #8]
 8004604:	f003 0301 	and.w	r3, r3, #1
 8004608:	2b01      	cmp	r3, #1
 800460a:	d115      	bne.n	8004638 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f103 020c 	add.w	r2, r3, #12
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004618:	7812      	ldrb	r2, [r2, #0]
 800461a:	b2d2      	uxtb	r2, r2
 800461c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004622:	1c5a      	adds	r2, r3, #1
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800462c:	b29b      	uxth	r3, r3
 800462e:	3b01      	subs	r3, #1
 8004630:	b29a      	uxth	r2, r3
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004636:	e018      	b.n	800466a <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004638:	f7fe fa8e 	bl	8002b58 <HAL_GetTick>
 800463c:	4602      	mov	r2, r0
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	1ad3      	subs	r3, r2, r3
 8004642:	683a      	ldr	r2, [r7, #0]
 8004644:	429a      	cmp	r2, r3
 8004646:	d803      	bhi.n	8004650 <HAL_SPI_Receive+0x15e>
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800464e:	d102      	bne.n	8004656 <HAL_SPI_Receive+0x164>
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d109      	bne.n	800466a <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	2201      	movs	r2, #1
 800465a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2200      	movs	r2, #0
 8004662:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004666:	2303      	movs	r3, #3
 8004668:	e058      	b.n	800471c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800466e:	b29b      	uxth	r3, r3
 8004670:	2b00      	cmp	r3, #0
 8004672:	d1c4      	bne.n	80045fe <HAL_SPI_Receive+0x10c>
 8004674:	e038      	b.n	80046e8 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	689b      	ldr	r3, [r3, #8]
 800467c:	f003 0301 	and.w	r3, r3, #1
 8004680:	2b01      	cmp	r3, #1
 8004682:	d113      	bne.n	80046ac <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	68da      	ldr	r2, [r3, #12]
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800468e:	b292      	uxth	r2, r2
 8004690:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004696:	1c9a      	adds	r2, r3, #2
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046a0:	b29b      	uxth	r3, r3
 80046a2:	3b01      	subs	r3, #1
 80046a4:	b29a      	uxth	r2, r3
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80046aa:	e018      	b.n	80046de <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80046ac:	f7fe fa54 	bl	8002b58 <HAL_GetTick>
 80046b0:	4602      	mov	r2, r0
 80046b2:	697b      	ldr	r3, [r7, #20]
 80046b4:	1ad3      	subs	r3, r2, r3
 80046b6:	683a      	ldr	r2, [r7, #0]
 80046b8:	429a      	cmp	r2, r3
 80046ba:	d803      	bhi.n	80046c4 <HAL_SPI_Receive+0x1d2>
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046c2:	d102      	bne.n	80046ca <HAL_SPI_Receive+0x1d8>
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d109      	bne.n	80046de <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	2201      	movs	r2, #1
 80046ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	2200      	movs	r2, #0
 80046d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80046da:	2303      	movs	r3, #3
 80046dc:	e01e      	b.n	800471c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046e2:	b29b      	uxth	r3, r3
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d1c6      	bne.n	8004676 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80046e8:	697a      	ldr	r2, [r7, #20]
 80046ea:	6839      	ldr	r1, [r7, #0]
 80046ec:	68f8      	ldr	r0, [r7, #12]
 80046ee:	f000 fa4b 	bl	8004b88 <SPI_EndRxTransaction>
 80046f2:	4603      	mov	r3, r0
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d002      	beq.n	80046fe <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2220      	movs	r2, #32
 80046fc:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	2201      	movs	r2, #1
 8004702:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	2200      	movs	r2, #0
 800470a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004712:	2b00      	cmp	r3, #0
 8004714:	d001      	beq.n	800471a <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8004716:	2301      	movs	r3, #1
 8004718:	e000      	b.n	800471c <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800471a:	2300      	movs	r3, #0
  }
}
 800471c:	4618      	mov	r0, r3
 800471e:	3718      	adds	r7, #24
 8004720:	46bd      	mov	sp, r7
 8004722:	bd80      	pop	{r7, pc}

08004724 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b08a      	sub	sp, #40	@ 0x28
 8004728:	af00      	add	r7, sp, #0
 800472a:	60f8      	str	r0, [r7, #12]
 800472c:	60b9      	str	r1, [r7, #8]
 800472e:	607a      	str	r2, [r7, #4]
 8004730:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004732:	2301      	movs	r3, #1
 8004734:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004736:	f7fe fa0f 	bl	8002b58 <HAL_GetTick>
 800473a:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004742:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800474a:	887b      	ldrh	r3, [r7, #2]
 800474c:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800474e:	7ffb      	ldrb	r3, [r7, #31]
 8004750:	2b01      	cmp	r3, #1
 8004752:	d00c      	beq.n	800476e <HAL_SPI_TransmitReceive+0x4a>
 8004754:	69bb      	ldr	r3, [r7, #24]
 8004756:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800475a:	d106      	bne.n	800476a <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	689b      	ldr	r3, [r3, #8]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d102      	bne.n	800476a <HAL_SPI_TransmitReceive+0x46>
 8004764:	7ffb      	ldrb	r3, [r7, #31]
 8004766:	2b04      	cmp	r3, #4
 8004768:	d001      	beq.n	800476e <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800476a:	2302      	movs	r3, #2
 800476c:	e17f      	b.n	8004a6e <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800476e:	68bb      	ldr	r3, [r7, #8]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d005      	beq.n	8004780 <HAL_SPI_TransmitReceive+0x5c>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d002      	beq.n	8004780 <HAL_SPI_TransmitReceive+0x5c>
 800477a:	887b      	ldrh	r3, [r7, #2]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d101      	bne.n	8004784 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004780:	2301      	movs	r3, #1
 8004782:	e174      	b.n	8004a6e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800478a:	2b01      	cmp	r3, #1
 800478c:	d101      	bne.n	8004792 <HAL_SPI_TransmitReceive+0x6e>
 800478e:	2302      	movs	r3, #2
 8004790:	e16d      	b.n	8004a6e <HAL_SPI_TransmitReceive+0x34a>
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	2201      	movs	r2, #1
 8004796:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80047a0:	b2db      	uxtb	r3, r3
 80047a2:	2b04      	cmp	r3, #4
 80047a4:	d003      	beq.n	80047ae <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	2205      	movs	r2, #5
 80047aa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2200      	movs	r2, #0
 80047b2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	687a      	ldr	r2, [r7, #4]
 80047b8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	887a      	ldrh	r2, [r7, #2]
 80047be:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	887a      	ldrh	r2, [r7, #2]
 80047c4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	68ba      	ldr	r2, [r7, #8]
 80047ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	887a      	ldrh	r2, [r7, #2]
 80047d0:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	887a      	ldrh	r2, [r7, #2]
 80047d6:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	2200      	movs	r2, #0
 80047dc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	2200      	movs	r2, #0
 80047e2:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047ee:	2b40      	cmp	r3, #64	@ 0x40
 80047f0:	d007      	beq.n	8004802 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	681a      	ldr	r2, [r3, #0]
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004800:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	68db      	ldr	r3, [r3, #12]
 8004806:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800480a:	d17e      	bne.n	800490a <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d002      	beq.n	800481a <HAL_SPI_TransmitReceive+0xf6>
 8004814:	8afb      	ldrh	r3, [r7, #22]
 8004816:	2b01      	cmp	r3, #1
 8004818:	d16c      	bne.n	80048f4 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800481e:	881a      	ldrh	r2, [r3, #0]
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800482a:	1c9a      	adds	r2, r3, #2
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004834:	b29b      	uxth	r3, r3
 8004836:	3b01      	subs	r3, #1
 8004838:	b29a      	uxth	r2, r3
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800483e:	e059      	b.n	80048f4 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	689b      	ldr	r3, [r3, #8]
 8004846:	f003 0302 	and.w	r3, r3, #2
 800484a:	2b02      	cmp	r3, #2
 800484c:	d11b      	bne.n	8004886 <HAL_SPI_TransmitReceive+0x162>
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004852:	b29b      	uxth	r3, r3
 8004854:	2b00      	cmp	r3, #0
 8004856:	d016      	beq.n	8004886 <HAL_SPI_TransmitReceive+0x162>
 8004858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800485a:	2b01      	cmp	r3, #1
 800485c:	d113      	bne.n	8004886 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004862:	881a      	ldrh	r2, [r3, #0]
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800486e:	1c9a      	adds	r2, r3, #2
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004878:	b29b      	uxth	r3, r3
 800487a:	3b01      	subs	r3, #1
 800487c:	b29a      	uxth	r2, r3
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004882:	2300      	movs	r3, #0
 8004884:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	689b      	ldr	r3, [r3, #8]
 800488c:	f003 0301 	and.w	r3, r3, #1
 8004890:	2b01      	cmp	r3, #1
 8004892:	d119      	bne.n	80048c8 <HAL_SPI_TransmitReceive+0x1a4>
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004898:	b29b      	uxth	r3, r3
 800489a:	2b00      	cmp	r3, #0
 800489c:	d014      	beq.n	80048c8 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	68da      	ldr	r2, [r3, #12]
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048a8:	b292      	uxth	r2, r2
 80048aa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048b0:	1c9a      	adds	r2, r3, #2
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048ba:	b29b      	uxth	r3, r3
 80048bc:	3b01      	subs	r3, #1
 80048be:	b29a      	uxth	r2, r3
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80048c4:	2301      	movs	r3, #1
 80048c6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80048c8:	f7fe f946 	bl	8002b58 <HAL_GetTick>
 80048cc:	4602      	mov	r2, r0
 80048ce:	6a3b      	ldr	r3, [r7, #32]
 80048d0:	1ad3      	subs	r3, r2, r3
 80048d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80048d4:	429a      	cmp	r2, r3
 80048d6:	d80d      	bhi.n	80048f4 <HAL_SPI_TransmitReceive+0x1d0>
 80048d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048de:	d009      	beq.n	80048f4 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	2201      	movs	r2, #1
 80048e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	2200      	movs	r2, #0
 80048ec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80048f0:	2303      	movs	r3, #3
 80048f2:	e0bc      	b.n	8004a6e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048f8:	b29b      	uxth	r3, r3
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d1a0      	bne.n	8004840 <HAL_SPI_TransmitReceive+0x11c>
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004902:	b29b      	uxth	r3, r3
 8004904:	2b00      	cmp	r3, #0
 8004906:	d19b      	bne.n	8004840 <HAL_SPI_TransmitReceive+0x11c>
 8004908:	e082      	b.n	8004a10 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d002      	beq.n	8004918 <HAL_SPI_TransmitReceive+0x1f4>
 8004912:	8afb      	ldrh	r3, [r7, #22]
 8004914:	2b01      	cmp	r3, #1
 8004916:	d171      	bne.n	80049fc <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	330c      	adds	r3, #12
 8004922:	7812      	ldrb	r2, [r2, #0]
 8004924:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800492a:	1c5a      	adds	r2, r3, #1
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004934:	b29b      	uxth	r3, r3
 8004936:	3b01      	subs	r3, #1
 8004938:	b29a      	uxth	r2, r3
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800493e:	e05d      	b.n	80049fc <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	689b      	ldr	r3, [r3, #8]
 8004946:	f003 0302 	and.w	r3, r3, #2
 800494a:	2b02      	cmp	r3, #2
 800494c:	d11c      	bne.n	8004988 <HAL_SPI_TransmitReceive+0x264>
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004952:	b29b      	uxth	r3, r3
 8004954:	2b00      	cmp	r3, #0
 8004956:	d017      	beq.n	8004988 <HAL_SPI_TransmitReceive+0x264>
 8004958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800495a:	2b01      	cmp	r3, #1
 800495c:	d114      	bne.n	8004988 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	330c      	adds	r3, #12
 8004968:	7812      	ldrb	r2, [r2, #0]
 800496a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004970:	1c5a      	adds	r2, r3, #1
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800497a:	b29b      	uxth	r3, r3
 800497c:	3b01      	subs	r3, #1
 800497e:	b29a      	uxth	r2, r3
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004984:	2300      	movs	r3, #0
 8004986:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	689b      	ldr	r3, [r3, #8]
 800498e:	f003 0301 	and.w	r3, r3, #1
 8004992:	2b01      	cmp	r3, #1
 8004994:	d119      	bne.n	80049ca <HAL_SPI_TransmitReceive+0x2a6>
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800499a:	b29b      	uxth	r3, r3
 800499c:	2b00      	cmp	r3, #0
 800499e:	d014      	beq.n	80049ca <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	68da      	ldr	r2, [r3, #12]
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049aa:	b2d2      	uxtb	r2, r2
 80049ac:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049b2:	1c5a      	adds	r2, r3, #1
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049bc:	b29b      	uxth	r3, r3
 80049be:	3b01      	subs	r3, #1
 80049c0:	b29a      	uxth	r2, r3
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80049c6:	2301      	movs	r3, #1
 80049c8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80049ca:	f7fe f8c5 	bl	8002b58 <HAL_GetTick>
 80049ce:	4602      	mov	r2, r0
 80049d0:	6a3b      	ldr	r3, [r7, #32]
 80049d2:	1ad3      	subs	r3, r2, r3
 80049d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049d6:	429a      	cmp	r2, r3
 80049d8:	d803      	bhi.n	80049e2 <HAL_SPI_TransmitReceive+0x2be>
 80049da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049e0:	d102      	bne.n	80049e8 <HAL_SPI_TransmitReceive+0x2c4>
 80049e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d109      	bne.n	80049fc <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	2201      	movs	r2, #1
 80049ec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2200      	movs	r2, #0
 80049f4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80049f8:	2303      	movs	r3, #3
 80049fa:	e038      	b.n	8004a6e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a00:	b29b      	uxth	r3, r3
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d19c      	bne.n	8004940 <HAL_SPI_TransmitReceive+0x21c>
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a0a:	b29b      	uxth	r3, r3
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d197      	bne.n	8004940 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004a10:	6a3a      	ldr	r2, [r7, #32]
 8004a12:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004a14:	68f8      	ldr	r0, [r7, #12]
 8004a16:	f000 f91d 	bl	8004c54 <SPI_EndRxTxTransaction>
 8004a1a:	4603      	mov	r3, r0
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d008      	beq.n	8004a32 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	2220      	movs	r2, #32
 8004a24:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	2200      	movs	r2, #0
 8004a2a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	e01d      	b.n	8004a6e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d10a      	bne.n	8004a50 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	613b      	str	r3, [r7, #16]
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	68db      	ldr	r3, [r3, #12]
 8004a44:	613b      	str	r3, [r7, #16]
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	613b      	str	r3, [r7, #16]
 8004a4e:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	2201      	movs	r2, #1
 8004a54:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d001      	beq.n	8004a6c <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8004a68:	2301      	movs	r3, #1
 8004a6a:	e000      	b.n	8004a6e <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004a6c:	2300      	movs	r3, #0
  }
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	3728      	adds	r7, #40	@ 0x28
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd80      	pop	{r7, pc}
	...

08004a78 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b088      	sub	sp, #32
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	60f8      	str	r0, [r7, #12]
 8004a80:	60b9      	str	r1, [r7, #8]
 8004a82:	603b      	str	r3, [r7, #0]
 8004a84:	4613      	mov	r3, r2
 8004a86:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004a88:	f7fe f866 	bl	8002b58 <HAL_GetTick>
 8004a8c:	4602      	mov	r2, r0
 8004a8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a90:	1a9b      	subs	r3, r3, r2
 8004a92:	683a      	ldr	r2, [r7, #0]
 8004a94:	4413      	add	r3, r2
 8004a96:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004a98:	f7fe f85e 	bl	8002b58 <HAL_GetTick>
 8004a9c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004a9e:	4b39      	ldr	r3, [pc, #228]	@ (8004b84 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	015b      	lsls	r3, r3, #5
 8004aa4:	0d1b      	lsrs	r3, r3, #20
 8004aa6:	69fa      	ldr	r2, [r7, #28]
 8004aa8:	fb02 f303 	mul.w	r3, r2, r3
 8004aac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004aae:	e055      	b.n	8004b5c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ab6:	d051      	beq.n	8004b5c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004ab8:	f7fe f84e 	bl	8002b58 <HAL_GetTick>
 8004abc:	4602      	mov	r2, r0
 8004abe:	69bb      	ldr	r3, [r7, #24]
 8004ac0:	1ad3      	subs	r3, r2, r3
 8004ac2:	69fa      	ldr	r2, [r7, #28]
 8004ac4:	429a      	cmp	r2, r3
 8004ac6:	d902      	bls.n	8004ace <SPI_WaitFlagStateUntilTimeout+0x56>
 8004ac8:	69fb      	ldr	r3, [r7, #28]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d13d      	bne.n	8004b4a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	685a      	ldr	r2, [r3, #4]
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004adc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ae6:	d111      	bne.n	8004b0c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	689b      	ldr	r3, [r3, #8]
 8004aec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004af0:	d004      	beq.n	8004afc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	689b      	ldr	r3, [r3, #8]
 8004af6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004afa:	d107      	bne.n	8004b0c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	681a      	ldr	r2, [r3, #0]
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b0a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b14:	d10f      	bne.n	8004b36 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	681a      	ldr	r2, [r3, #0]
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004b24:	601a      	str	r2, [r3, #0]
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	681a      	ldr	r2, [r3, #0]
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004b34:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	2201      	movs	r2, #1
 8004b3a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2200      	movs	r2, #0
 8004b42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004b46:	2303      	movs	r3, #3
 8004b48:	e018      	b.n	8004b7c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d102      	bne.n	8004b56 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004b50:	2300      	movs	r3, #0
 8004b52:	61fb      	str	r3, [r7, #28]
 8004b54:	e002      	b.n	8004b5c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8004b56:	697b      	ldr	r3, [r7, #20]
 8004b58:	3b01      	subs	r3, #1
 8004b5a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	689a      	ldr	r2, [r3, #8]
 8004b62:	68bb      	ldr	r3, [r7, #8]
 8004b64:	4013      	ands	r3, r2
 8004b66:	68ba      	ldr	r2, [r7, #8]
 8004b68:	429a      	cmp	r2, r3
 8004b6a:	bf0c      	ite	eq
 8004b6c:	2301      	moveq	r3, #1
 8004b6e:	2300      	movne	r3, #0
 8004b70:	b2db      	uxtb	r3, r3
 8004b72:	461a      	mov	r2, r3
 8004b74:	79fb      	ldrb	r3, [r7, #7]
 8004b76:	429a      	cmp	r2, r3
 8004b78:	d19a      	bne.n	8004ab0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8004b7a:	2300      	movs	r3, #0
}
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	3720      	adds	r7, #32
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bd80      	pop	{r7, pc}
 8004b84:	20000030 	.word	0x20000030

08004b88 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b086      	sub	sp, #24
 8004b8c:	af02      	add	r7, sp, #8
 8004b8e:	60f8      	str	r0, [r7, #12]
 8004b90:	60b9      	str	r1, [r7, #8]
 8004b92:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b9c:	d111      	bne.n	8004bc2 <SPI_EndRxTransaction+0x3a>
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	689b      	ldr	r3, [r3, #8]
 8004ba2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ba6:	d004      	beq.n	8004bb2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	689b      	ldr	r3, [r3, #8]
 8004bac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bb0:	d107      	bne.n	8004bc2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	681a      	ldr	r2, [r3, #0]
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004bc0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004bca:	d12a      	bne.n	8004c22 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	689b      	ldr	r3, [r3, #8]
 8004bd0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bd4:	d012      	beq.n	8004bfc <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	9300      	str	r3, [sp, #0]
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	2200      	movs	r2, #0
 8004bde:	2180      	movs	r1, #128	@ 0x80
 8004be0:	68f8      	ldr	r0, [r7, #12]
 8004be2:	f7ff ff49 	bl	8004a78 <SPI_WaitFlagStateUntilTimeout>
 8004be6:	4603      	mov	r3, r0
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d02d      	beq.n	8004c48 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bf0:	f043 0220 	orr.w	r2, r3, #32
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004bf8:	2303      	movs	r3, #3
 8004bfa:	e026      	b.n	8004c4a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	9300      	str	r3, [sp, #0]
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	2200      	movs	r2, #0
 8004c04:	2101      	movs	r1, #1
 8004c06:	68f8      	ldr	r0, [r7, #12]
 8004c08:	f7ff ff36 	bl	8004a78 <SPI_WaitFlagStateUntilTimeout>
 8004c0c:	4603      	mov	r3, r0
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d01a      	beq.n	8004c48 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c16:	f043 0220 	orr.w	r2, r3, #32
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004c1e:	2303      	movs	r3, #3
 8004c20:	e013      	b.n	8004c4a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	9300      	str	r3, [sp, #0]
 8004c26:	68bb      	ldr	r3, [r7, #8]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	2101      	movs	r1, #1
 8004c2c:	68f8      	ldr	r0, [r7, #12]
 8004c2e:	f7ff ff23 	bl	8004a78 <SPI_WaitFlagStateUntilTimeout>
 8004c32:	4603      	mov	r3, r0
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d007      	beq.n	8004c48 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c3c:	f043 0220 	orr.w	r2, r3, #32
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004c44:	2303      	movs	r3, #3
 8004c46:	e000      	b.n	8004c4a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004c48:	2300      	movs	r3, #0
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	3710      	adds	r7, #16
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bd80      	pop	{r7, pc}
	...

08004c54 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b088      	sub	sp, #32
 8004c58:	af02      	add	r7, sp, #8
 8004c5a:	60f8      	str	r0, [r7, #12]
 8004c5c:	60b9      	str	r1, [r7, #8]
 8004c5e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	9300      	str	r3, [sp, #0]
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	2201      	movs	r2, #1
 8004c68:	2102      	movs	r1, #2
 8004c6a:	68f8      	ldr	r0, [r7, #12]
 8004c6c:	f7ff ff04 	bl	8004a78 <SPI_WaitFlagStateUntilTimeout>
 8004c70:	4603      	mov	r3, r0
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d007      	beq.n	8004c86 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c7a:	f043 0220 	orr.w	r2, r3, #32
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004c82:	2303      	movs	r3, #3
 8004c84:	e032      	b.n	8004cec <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004c86:	4b1b      	ldr	r3, [pc, #108]	@ (8004cf4 <SPI_EndRxTxTransaction+0xa0>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4a1b      	ldr	r2, [pc, #108]	@ (8004cf8 <SPI_EndRxTxTransaction+0xa4>)
 8004c8c:	fba2 2303 	umull	r2, r3, r2, r3
 8004c90:	0d5b      	lsrs	r3, r3, #21
 8004c92:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004c96:	fb02 f303 	mul.w	r3, r2, r3
 8004c9a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ca4:	d112      	bne.n	8004ccc <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	9300      	str	r3, [sp, #0]
 8004caa:	68bb      	ldr	r3, [r7, #8]
 8004cac:	2200      	movs	r2, #0
 8004cae:	2180      	movs	r1, #128	@ 0x80
 8004cb0:	68f8      	ldr	r0, [r7, #12]
 8004cb2:	f7ff fee1 	bl	8004a78 <SPI_WaitFlagStateUntilTimeout>
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d016      	beq.n	8004cea <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cc0:	f043 0220 	orr.w	r2, r3, #32
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004cc8:	2303      	movs	r3, #3
 8004cca:	e00f      	b.n	8004cec <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d00a      	beq.n	8004ce8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	3b01      	subs	r3, #1
 8004cd6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	689b      	ldr	r3, [r3, #8]
 8004cde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ce2:	2b80      	cmp	r3, #128	@ 0x80
 8004ce4:	d0f2      	beq.n	8004ccc <SPI_EndRxTxTransaction+0x78>
 8004ce6:	e000      	b.n	8004cea <SPI_EndRxTxTransaction+0x96>
        break;
 8004ce8:	bf00      	nop
  }

  return HAL_OK;
 8004cea:	2300      	movs	r3, #0
}
 8004cec:	4618      	mov	r0, r3
 8004cee:	3718      	adds	r7, #24
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	bd80      	pop	{r7, pc}
 8004cf4:	20000030 	.word	0x20000030
 8004cf8:	165e9f81 	.word	0x165e9f81

08004cfc <memset>:
 8004cfc:	4402      	add	r2, r0
 8004cfe:	4603      	mov	r3, r0
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d100      	bne.n	8004d06 <memset+0xa>
 8004d04:	4770      	bx	lr
 8004d06:	f803 1b01 	strb.w	r1, [r3], #1
 8004d0a:	e7f9      	b.n	8004d00 <memset+0x4>

08004d0c <__libc_init_array>:
 8004d0c:	b570      	push	{r4, r5, r6, lr}
 8004d0e:	4d0d      	ldr	r5, [pc, #52]	@ (8004d44 <__libc_init_array+0x38>)
 8004d10:	4c0d      	ldr	r4, [pc, #52]	@ (8004d48 <__libc_init_array+0x3c>)
 8004d12:	1b64      	subs	r4, r4, r5
 8004d14:	10a4      	asrs	r4, r4, #2
 8004d16:	2600      	movs	r6, #0
 8004d18:	42a6      	cmp	r6, r4
 8004d1a:	d109      	bne.n	8004d30 <__libc_init_array+0x24>
 8004d1c:	4d0b      	ldr	r5, [pc, #44]	@ (8004d4c <__libc_init_array+0x40>)
 8004d1e:	4c0c      	ldr	r4, [pc, #48]	@ (8004d50 <__libc_init_array+0x44>)
 8004d20:	f000 f818 	bl	8004d54 <_init>
 8004d24:	1b64      	subs	r4, r4, r5
 8004d26:	10a4      	asrs	r4, r4, #2
 8004d28:	2600      	movs	r6, #0
 8004d2a:	42a6      	cmp	r6, r4
 8004d2c:	d105      	bne.n	8004d3a <__libc_init_array+0x2e>
 8004d2e:	bd70      	pop	{r4, r5, r6, pc}
 8004d30:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d34:	4798      	blx	r3
 8004d36:	3601      	adds	r6, #1
 8004d38:	e7ee      	b.n	8004d18 <__libc_init_array+0xc>
 8004d3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d3e:	4798      	blx	r3
 8004d40:	3601      	adds	r6, #1
 8004d42:	e7f2      	b.n	8004d2a <__libc_init_array+0x1e>
 8004d44:	08004d84 	.word	0x08004d84
 8004d48:	08004d84 	.word	0x08004d84
 8004d4c:	08004d84 	.word	0x08004d84
 8004d50:	08004d88 	.word	0x08004d88

08004d54 <_init>:
 8004d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d56:	bf00      	nop
 8004d58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d5a:	bc08      	pop	{r3}
 8004d5c:	469e      	mov	lr, r3
 8004d5e:	4770      	bx	lr

08004d60 <_fini>:
 8004d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d62:	bf00      	nop
 8004d64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d66:	bc08      	pop	{r3}
 8004d68:	469e      	mov	lr, r3
 8004d6a:	4770      	bx	lr
