[03/15 14:47:30      0s] 
[03/15 14:47:30      0s] Cadence Innovus(TM) Implementation System.
[03/15 14:47:30      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/15 14:47:30      0s] 
[03/15 14:47:30      0s] Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
[03/15 14:47:30      0s] Options:	
[03/15 14:47:30      0s] Date:		Tue Mar 15 14:47:30 2022
[03/15 14:47:30      0s] Host:		ieng6-ece-02.ucsd.edu (x86_64 w/Linux 3.10.0-1160.49.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 0 @ 2.00GHz 20480KB)
[03/15 14:47:30      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[03/15 14:47:30      0s] 
[03/15 14:47:30      0s] License:
[03/15 14:47:30      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[03/15 14:47:30      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/15 14:47:48     15s] @(#)CDS: Innovus v19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/15 14:47:48     15s] @(#)CDS: NanoRoute 19.17-s077_1 NR201130-0207/19_17-UB (database version 18.20, 510.7.1) {superthreading v1.53}
[03/15 14:47:48     15s] @(#)CDS: AAE 19.17-s018 (64bit) 12/01/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/15 14:47:48     15s] @(#)CDS: CTE 19.17-s022_1 () Nov 18 2020 03:10:35 ( )
[03/15 14:47:48     15s] @(#)CDS: SYNTECH 19.17-s005_1 () Oct 28 2020 05:12:49 ( )
[03/15 14:47:48     15s] @(#)CDS: CPE v19.17-s044
[03/15 14:47:48     15s] @(#)CDS: IQuantus/TQuantus 19.1.3-s268 (64bit) Mon Aug 10 22:57:12 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/15 14:47:48     15s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[03/15 14:47:48     15s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[03/15 14:47:48     15s] @(#)CDS: RCDB 11.14.18
[03/15 14:47:48     15s] @(#)CDS: STYLUS 19.10-s021_1 (10/28/2020 08:51 PDT)
[03/15 14:47:48     15s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx.

[03/15 14:47:48     15s] Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.
[03/15 14:47:49     16s] 
[03/15 14:47:49     16s] **INFO:  MMMC transition support version v31-84 
[03/15 14:47:49     16s] 
[03/15 14:47:49     16s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/15 14:47:49     16s] <CMD> suppressMessage ENCEXT-2799
[03/15 14:47:49     16s] <CMD> win
[03/15 14:59:09    138s] <CMD> zoomBox -0.05500 -0.04700 0.10800 0.07100
[03/15 14:59:09    138s] <CMD> zoomBox -0.08000 -0.06700 0.11200 0.07200
[03/15 14:59:43    145s] <CMD> encMessage warning 0
[03/15 14:59:43    145s] Suppress "**WARN ..." messages.
[03/15 14:59:43    145s] <CMD> encMessage debug 0
[03/15 14:59:43    145s] <CMD> encMessage info 0
[03/15 14:59:43    145s] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/15 14:59:43    145s] Loading view definition file from /home/linux/ieng6/ee260bwi22/c1jiang/dual-core-accelerator/part1/pnr/route.enc.dat/viewDefinition.tcl
[03/15 14:59:46    148s] *** End library_loading (cpu=0.04min, real=0.05min, mem=18.0M, fe_cpu=2.48min, fe_real=12.27min, fe_mem=750.1M) ***
[03/15 14:59:46    148s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/15 14:59:46    148s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/15 14:59:46    148s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/15 14:59:46    148s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/15 14:59:46    148s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/15 14:59:46    148s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/15 14:59:46    148s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/15 14:59:46    148s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/15 14:59:46    148s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/15 14:59:46    148s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/15 14:59:46    148s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/15 14:59:46    148s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/15 14:59:46    148s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/15 14:59:46    148s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/15 14:59:46    148s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/15 14:59:46    148s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/15 14:59:46    148s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/15 14:59:46    148s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/15 14:59:46    148s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/15 14:59:46    148s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/15 14:59:46    148s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/15 14:59:46    148s] To increase the message display limit, refer to the product command reference manual.
[03/15 14:59:47    149s] *** Netlist is unique.
[03/15 14:59:47    149s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/15 14:59:47    149s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/15 14:59:47    149s] Loading preference file /home/linux/ieng6/ee260bwi22/c1jiang/dual-core-accelerator/part1/pnr/route.enc.dat/gui.pref.tcl ...
[03/15 14:59:47    149s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/15 14:59:49    150s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/15 14:59:49    150s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/15 14:59:49    151s] Loading place ...
[03/15 14:59:51    152s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 14:59:51    152s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 14:59:51    152s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/15 14:59:51    152s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/15 14:59:51    152s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 14:59:51    152s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 14:59:51    152s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/15 14:59:51    152s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/15 14:59:53    155s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 19.17-s077_1. They will be removed in the next release. 
[03/15 14:59:53    155s] timing_enable_default_delay_arc
[03/15 15:00:25    161s] <CMD> setDrawView place
[03/15 15:00:48    165s] <CMD> verifyGeometry
[03/15 15:00:48    165s]  *** Starting Verify Geometry (MEM: 1290.6) ***
[03/15 15:00:48    165s] 
[03/15 15:00:48    165s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[03/15 15:00:48    165s]   VERIFY GEOMETRY ...... Starting Verification
[03/15 15:00:48    165s]   VERIFY GEOMETRY ...... Initializing
[03/15 15:00:48    165s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/15 15:00:48    165s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/15 15:00:48    165s]                   ...... bin size: 2880
[03/15 15:00:48    165s]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[03/15 15:00:51    169s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/15 15:00:51    169s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/15 15:00:51    169s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/15 15:00:51    169s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/15 15:00:51    169s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/15 15:00:51    169s]   VERIFY GEOMETRY ...... SubArea : 2 of 4
[03/15 15:01:03    181s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/15 15:01:03    181s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/15 15:01:03    181s]   VERIFY GEOMETRY ...... Wiring         :  21 Viols.
[03/15 15:01:03    181s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/15 15:01:04    181s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 21 Viols. 0 Wrngs.
[03/15 15:01:04    181s]   VERIFY GEOMETRY ...... SubArea : 3 of 4
[03/15 15:01:13    190s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/15 15:01:13    190s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/15 15:01:13    190s]   VERIFY GEOMETRY ...... Wiring         :  17 Viols.
[03/15 15:01:13    190s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/15 15:01:13    190s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 17 Viols. 0 Wrngs.
[03/15 15:01:13    190s]   VERIFY GEOMETRY ...... SubArea : 4 of 4
[03/15 15:01:25    202s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/15 15:01:25    202s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/15 15:01:25    202s]   VERIFY GEOMETRY ...... Wiring         :  15 Viols.
[03/15 15:01:25    202s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/15 15:01:25    202s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 15 Viols. 0 Wrngs.
[03/15 15:01:25    203s] VG: elapsed time: 37.00
[03/15 15:01:25    203s] Begin Summary ...
[03/15 15:01:25    203s]   Cells       : 0
[03/15 15:01:25    203s]   SameNet     : 0
[03/15 15:01:25    203s]   Wiring      : 0
[03/15 15:01:25    203s]   Antenna     : 0
[03/15 15:01:25    203s]   Short       : 53
[03/15 15:01:25    203s]   Overlap     : 0
[03/15 15:01:25    203s] End Summary
[03/15 15:01:25    203s] 
[03/15 15:01:25    203s]   Verification Complete : 53 Viols.  0 Wrngs.
[03/15 15:01:25    203s] 
[03/15 15:01:25    203s] **********End: VERIFY GEOMETRY**********
[03/15 15:01:25    203s]  *** verify geometry (CPU: 0:00:37.2  MEM: 670.4M)
[03/15 15:01:25    203s] 
[03/15 15:01:59    209s] <CMD> optDesign -postRoute -drv
[03/15 15:01:59    209s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1057.3M, totSessionCpu=0:03:30 **
[03/15 15:01:59    209s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/15 15:01:59    209s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/15 15:02:01    211s] Creating Cell Server ...(0, 0, 0, 0)
[03/15 15:02:01    211s] Summary for sequential cells identification: 
[03/15 15:02:01    211s]   Identified SBFF number: 199
[03/15 15:02:01    211s]   Identified MBFF number: 0
[03/15 15:02:01    211s]   Identified SB Latch number: 0
[03/15 15:02:01    211s]   Identified MB Latch number: 0
[03/15 15:02:01    211s]   Not identified SBFF number: 0
[03/15 15:02:01    211s]   Not identified MBFF number: 0
[03/15 15:02:01    211s]   Not identified SB Latch number: 0
[03/15 15:02:01    211s]   Not identified MB Latch number: 0
[03/15 15:02:01    211s]   Number of sequential cells which are not FFs: 104
[03/15 15:02:01    211s]  Visiting view : WC_VIEW
[03/15 15:02:01    211s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/15 15:02:01    211s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/15 15:02:01    211s]  Visiting view : BC_VIEW
[03/15 15:02:01    211s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/15 15:02:01    211s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/15 15:02:01    211s]  Setting StdDelay to 14.50
[03/15 15:02:01    211s] Creating Cell Server, finished. 
[03/15 15:02:01    211s] 
[03/15 15:02:01    211s] Need call spDPlaceInit before registerPrioInstLoc.
[03/15 15:02:01    211s] GigaOpt running with 1 threads.
[03/15 15:02:01    211s] Info: 1 threads available for lower-level modules during optimization.
[03/15 15:02:01    211s] OPERPROF: Starting DPlace-Init at level 1, MEM:1605.5M
[03/15 15:02:01    211s] z: 2, totalTracks: 1
[03/15 15:02:01    211s] z: 4, totalTracks: 1
[03/15 15:02:01    211s] z: 6, totalTracks: 1
[03/15 15:02:01    211s] z: 8, totalTracks: 1
[03/15 15:02:01    211s] #spOpts: N=65 
[03/15 15:02:01    211s] # Building core llgBox search-tree.
[03/15 15:02:01    211s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1605.5M
[03/15 15:02:01    211s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1605.5M
[03/15 15:02:01    211s] Core basic site is core
[03/15 15:02:01    211s] Use non-trimmed site array because memory saving is not enough.
[03/15 15:02:01    211s] SiteArray: non-trimmed site array dimensions = 347 x 3135
[03/15 15:02:01    211s] SiteArray: use 4,620,288 bytes
[03/15 15:02:01    211s] SiteArray: current memory after site array memory allocation 1609.9M
[03/15 15:02:01    211s] SiteArray: FP blocked sites are writable
[03/15 15:02:01    211s] Estimated cell power/ground rail width = 0.225 um
[03/15 15:02:01    211s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 15:02:01    211s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1609.9M
[03/15 15:02:01    211s] Process 20 wires and vias for routing blockage and capacity analysis
[03/15 15:02:01    211s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.001, MEM:1609.9M
[03/15 15:02:01    211s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.100, REAL:0.102, MEM:1609.9M
[03/15 15:02:01    211s] OPERPROF:     Starting CMU at level 3, MEM:1609.9M
[03/15 15:02:01    211s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:1609.9M
[03/15 15:02:01    211s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.126, MEM:1609.9M
[03/15 15:02:01    211s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=1609.9MB).
[03/15 15:02:01    211s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.360, REAL:0.332, MEM:1609.9M
[03/15 15:02:01    211s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/15 15:02:01    211s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/15 15:02:01    211s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/15 15:02:01    211s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/15 15:02:01    211s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/15 15:02:01    211s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/15 15:02:01    211s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/15 15:02:01    211s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/15 15:02:01    211s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/15 15:02:01    211s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/15 15:02:01    211s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/15 15:02:01    211s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/15 15:02:01    211s] 	Cell FILL1_LL, site bcore.
[03/15 15:02:01    211s] 	Cell FILL_NW_HH, site bcore.
[03/15 15:02:01    211s] 	Cell FILL_NW_LL, site bcore.
[03/15 15:02:01    211s] 	Cell LVLLHCD1, site bcore.
[03/15 15:02:01    211s] 	Cell LVLLHCD2, site bcore.
[03/15 15:02:01    211s] 	Cell LVLLHCD4, site bcore.
[03/15 15:02:01    211s] 	Cell LVLLHCD8, site bcore.
[03/15 15:02:01    211s] 	Cell LVLLHD1, site bcore.
[03/15 15:02:01    211s] 	Cell LVLLHD2, site bcore.
[03/15 15:02:01    211s] 	Cell LVLLHD4, site bcore.
[03/15 15:02:01    211s] 	Cell LVLLHD8, site bcore.
[03/15 15:02:01    211s] .
[03/15 15:02:01    211s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1609.9M
[03/15 15:02:01    211s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.138, MEM:1609.9M
[03/15 15:02:01    211s] 
[03/15 15:02:01    211s] Creating Lib Analyzer ...
[03/15 15:02:01    211s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[03/15 15:02:01    211s] Type 'man IMPOPT-7077' for more detail.
[03/15 15:02:01    211s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/15 15:02:01    211s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/15 15:02:01    211s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/15 15:02:01    211s] 
[03/15 15:02:03    213s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:33 mem=1631.9M
[03/15 15:02:03    213s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:33 mem=1631.9M
[03/15 15:02:03    213s] Creating Lib Analyzer, finished. 
[03/15 15:02:03    213s] Effort level <high> specified for reg2reg path_group
[03/15 15:02:04    214s] 
[03/15 15:02:04    214s] Power Net Detected:
[03/15 15:02:04    214s]         Voltage	    Name
[03/15 15:02:04    214s]              0V	    VSS
[03/15 15:02:04    214s]            0.9V	    VDD
[03/15 15:02:04    214s] Starting SI iteration 1 using Infinite Timing Windows
[03/15 15:02:05    215s] #################################################################################
[03/15 15:02:05    215s] # Design Stage: PostRoute
[03/15 15:02:05    215s] # Design Name: core
[03/15 15:02:05    215s] # Design Mode: 65nm
[03/15 15:02:05    215s] # Analysis Mode: MMMC OCV 
[03/15 15:02:05    215s] # Parasitics Mode: No SPEF/RCDB
[03/15 15:02:05    215s] # Signoff Settings: SI On 
[03/15 15:02:05    215s] #################################################################################
[03/15 15:02:07    217s] AAE_INFO: 1 threads acquired from CTE.
[03/15 15:02:07    217s] *** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 1637.1M) ***
[03/15 15:02:09    219s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1656.1M)
[03/15 15:02:09    219s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 15:02:09    219s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 1672.1M)
[03/15 15:02:09    219s] Starting SI iteration 2
[03/15 15:02:09    219s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1665.1M) ***
[03/15 15:02:10    220s] Starting SI iteration 1 using Infinite Timing Windows
[03/15 15:02:10    220s] #################################################################################
[03/15 15:02:10    220s] # Design Stage: PostRoute
[03/15 15:02:10    220s] # Design Name: core
[03/15 15:02:10    220s] # Design Mode: 65nm
[03/15 15:02:10    220s] # Analysis Mode: MMMC OCV 
[03/15 15:02:10    220s] # Parasitics Mode: No SPEF/RCDB
[03/15 15:02:10    220s] # Signoff Settings: SI On 
[03/15 15:02:10    220s] #################################################################################
[03/15 15:02:10    220s] AAE_INFO: 1 threads acquired from CTE.
[03/15 15:02:10    220s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1665.1M) ***
[03/15 15:02:12    222s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1665.1M)
[03/15 15:02:12    222s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 15:02:13    223s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 1665.1M)
[03/15 15:02:13    223s] Starting SI iteration 2
[03/15 15:02:13    223s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1665.1M) ***
[03/15 15:02:14    224s] Starting SI iteration 1 using Infinite Timing Windows
[03/15 15:02:14    224s] #################################################################################
[03/15 15:02:14    224s] # Design Stage: PostRoute
[03/15 15:02:14    224s] # Design Name: core
[03/15 15:02:14    224s] # Design Mode: 65nm
[03/15 15:02:14    224s] # Analysis Mode: MMMC OCV 
[03/15 15:02:14    224s] # Parasitics Mode: No SPEF/RCDB
[03/15 15:02:14    224s] # Signoff Settings: SI On 
[03/15 15:02:14    224s] #################################################################################
[03/15 15:02:14    224s] AAE_INFO: 1 threads acquired from CTE.
[03/15 15:02:14    224s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1665.1M) ***
[03/15 15:02:16    226s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1665.1M)
[03/15 15:02:16    226s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 15:02:16    226s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 1665.1M)
[03/15 15:02:16    226s] Starting SI iteration 2
[03/15 15:02:16    226s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1665.1M) ***
[03/15 15:02:18    228s]              0V	    VSS
[03/15 15:02:18    228s]            0.9V	    VDD
[03/15 15:02:18    228s] Starting SI iteration 1 using Infinite Timing Windows
[03/15 15:02:18    228s] #################################################################################
[03/15 15:02:18    228s] # Design Stage: PostRoute
[03/15 15:02:18    228s] # Design Name: core
[03/15 15:02:18    228s] # Design Mode: 65nm
[03/15 15:02:18    228s] # Analysis Mode: MMMC OCV 
[03/15 15:02:18    228s] # Parasitics Mode: No SPEF/RCDB
[03/15 15:02:18    228s] # Signoff Settings: SI On 
[03/15 15:02:18    228s] #################################################################################
[03/15 15:02:18    228s] AAE_INFO: 1 threads acquired from CTE.
[03/15 15:02:18    228s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1665.1M) ***
[03/15 15:02:20    230s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1665.1M)
[03/15 15:02:20    230s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 15:02:21    231s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 1665.1M)
[03/15 15:02:21    231s] Starting SI iteration 2
[03/15 15:02:21    231s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1665.1M) ***
[03/15 15:02:22    232s] clk(1000MHz) Processing average sequential pin duty cycle 
[03/15 15:02:26    236s] Processing average sequential pin duty cycle 
[03/15 15:02:26    236s] Initializing cpe interface
[03/15 15:02:28    238s] Processing average sequential pin duty cycle 
[03/15 15:02:31    241s] **optDesign ... cpu = 0:00:32, real = 0:00:32, mem = 1217.1M, totSessionCpu=0:04:02 **
[03/15 15:02:31    241s] Existing Dirty Nets : 0
[03/15 15:02:31    241s] New Signature Flow (optDesignCheckOptions) ....
[03/15 15:02:31    241s] #Taking db snapshot
[03/15 15:02:31    241s] #Taking db snapshot ... done
[03/15 15:02:31    241s] OPERPROF: Starting checkPlace at level 1, MEM:1692.6M
[03/15 15:02:31    241s] z: 2, totalTracks: 1
[03/15 15:02:31    241s] z: 4, totalTracks: 1
[03/15 15:02:31    241s] z: 6, totalTracks: 1
[03/15 15:02:31    241s] z: 8, totalTracks: 1
[03/15 15:02:31    241s] #spOpts: N=65 
[03/15 15:02:31    241s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1692.6M
[03/15 15:02:31    241s] Info: 48 insts are soft-fixed.
[03/15 15:02:32    242s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.095, MEM:1692.6M
[03/15 15:02:32    242s] Begin checking placement ... (start mem=1692.6M, init mem=1692.6M)
[03/15 15:02:32    242s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1692.6M
[03/15 15:02:32    242s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.007, MEM:1692.6M
[03/15 15:02:32    242s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1692.6M
[03/15 15:02:32    242s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.180, REAL:0.178, MEM:1692.6M
[03/15 15:02:32    242s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1692.6M
[03/15 15:02:32    242s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.030, REAL:0.030, MEM:1692.6M
[03/15 15:02:32    242s] *info: Placed = 59488          (Fixed = 141)
[03/15 15:02:32    242s] *info: Unplaced = 0           
[03/15 15:02:32    242s] Placement Density:88.84%(348048/391770)
[03/15 15:02:32    242s] Placement Density (including fixed std cells):88.84%(348048/391770)
[03/15 15:02:32    242s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1692.6M
[03/15 15:02:32    242s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.019, MEM:1688.2M
[03/15 15:02:32    242s] Finished checkPlace (total: cpu=0:00:00.5, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=1688.2M)
[03/15 15:02:32    242s] OPERPROF: Finished checkPlace at level 1, CPU:0.480, REAL:0.477, MEM:1688.2M
[03/15 15:02:32    242s]  Initial DC engine is -> aae
[03/15 15:02:32    242s]  
[03/15 15:02:32    242s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/15 15:02:32    242s]  
[03/15 15:02:32    242s]  
[03/15 15:02:32    242s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/15 15:02:32    242s]  
[03/15 15:02:32    242s] Reset EOS DB
[03/15 15:02:32    242s] Ignoring AAE DB Resetting ...
[03/15 15:02:32    242s]  Set Options for AAE Based Opt flow 
[03/15 15:02:32    242s] *** optDesign -postRoute ***
[03/15 15:02:32    242s] DRC Margin: user margin 0.0; extra margin 0
[03/15 15:02:32    242s] Setup Target Slack: user slack 0
[03/15 15:02:32    242s] Hold Target Slack: user slack 0
[03/15 15:02:32    242s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/15 15:02:32    242s] Opt: RC extraction mode changed to 'detail'
[03/15 15:02:32    242s] All LLGs are deleted
[03/15 15:02:32    242s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1688.2M
[03/15 15:02:32    242s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1688.2M
[03/15 15:02:32    242s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1688.2M
[03/15 15:02:32    242s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1688.2M
[03/15 15:02:32    242s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1692.6M
[03/15 15:02:32    242s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1692.6M
[03/15 15:02:32    242s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.100, REAL:0.105, MEM:1692.6M
[03/15 15:02:32    242s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.123, MEM:1692.6M
[03/15 15:02:32    242s] Include MVT Delays for Hold Opt
[03/15 15:02:32    242s] Deleting Cell Server ...
[03/15 15:02:32    242s] Deleting Lib Analyzer.
[03/15 15:02:32    242s] ** INFO : this run is activating 'postRoute' automaton
[03/15 15:02:32    242s] 
[03/15 15:02:32    242s] Power view               = WC_VIEW
[03/15 15:02:32    242s] Number of VT partitions  = 2
[03/15 15:02:32    242s] Standard cells in design = 811
[03/15 15:02:32    242s] Instances in design      = 55610
[03/15 15:02:32    242s] 
[03/15 15:02:32    242s] Instance distribution across the VT partitions:
[03/15 15:02:32    242s] 
[03/15 15:02:32    242s]  LVT : inst = 30141 (54.2%), cells = 335 (41.31%)
[03/15 15:02:32    242s]    Lib tcbn65gpluswc        : inst = 30141 (54.2%)
[03/15 15:02:32    242s] 
[03/15 15:02:32    242s]  HVT : inst = 25469 (45.8%), cells = 461 (56.84%)
[03/15 15:02:32    242s]    Lib tcbn65gpluswc        : inst = 25469 (45.8%)
[03/15 15:02:32    242s] 
[03/15 15:02:32    242s] Reporting took 0 sec
[03/15 15:02:32    242s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/15 15:02:32    242s] Extraction called for design 'core' of instances=59488 and nets=59500 using extraction engine 'postRoute' at effort level 'low' .
[03/15 15:02:32    242s] PostRoute (effortLevel low) RC Extraction called for design core.
[03/15 15:02:32    242s] RC Extraction called in multi-corner(2) mode.
[03/15 15:02:32    242s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 15:02:32    242s] Process corner(s) are loaded.
[03/15 15:02:32    242s]  Corner: Cmax
[03/15 15:02:32    242s]  Corner: Cmin
[03/15 15:02:32    242s] extractDetailRC Option : -outfile /tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb.d  -extended
[03/15 15:02:32    242s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/15 15:02:32    242s]       RC Corner Indexes            0       1   
[03/15 15:02:32    242s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 15:02:32    242s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/15 15:02:32    242s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 15:02:32    242s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 15:02:32    242s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 15:02:32    242s] Shrink Factor                : 1.00000
[03/15 15:02:33    243s] LayerId::1 widthSet size::4
[03/15 15:02:33    243s] LayerId::2 widthSet size::4
[03/15 15:02:33    243s] LayerId::3 widthSet size::4
[03/15 15:02:33    243s] LayerId::4 widthSet size::4
[03/15 15:02:33    243s] LayerId::5 widthSet size::4
[03/15 15:02:33    243s] LayerId::6 widthSet size::4
[03/15 15:02:33    243s] LayerId::7 widthSet size::4
[03/15 15:02:33    243s] LayerId::8 widthSet size::4
[03/15 15:02:33    243s] Initializing multi-corner capacitance tables ... 
[03/15 15:02:33    243s] Initializing multi-corner resistance tables ...
[03/15 15:02:33    243s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.309576 ; uaWl: 0.983676 ; uaWlH: 0.350455 ; aWlH: 0.013360 ; Pmax: 0.852300 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 81 ; 
[03/15 15:02:33    243s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1671.6M)
[03/15 15:02:33    243s] Creating parasitic data file '/tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb.d' for storing RC.
[03/15 15:02:34    244s] Extracted 10.0002% (CPU Time= 0:00:01.1  MEM= 1750.3M)
[03/15 15:02:34    244s] Extracted 20.0003% (CPU Time= 0:00:01.7  MEM= 1750.3M)
[03/15 15:02:34    245s] Extracted 30.0002% (CPU Time= 0:00:02.1  MEM= 1750.3M)
[03/15 15:02:35    245s] Extracted 40.0003% (CPU Time= 0:00:02.9  MEM= 1754.3M)
[03/15 15:02:37    247s] Extracted 50.0003% (CPU Time= 0:00:04.4  MEM= 1754.3M)
[03/15 15:02:37    247s] Extracted 60.0002% (CPU Time= 0:00:04.7  MEM= 1754.3M)
[03/15 15:02:37    248s] Extracted 70.0003% (CPU Time= 0:00:05.2  MEM= 1754.3M)
[03/15 15:02:38    248s] Extracted 80.0002% (CPU Time= 0:00:05.7  MEM= 1754.3M)
[03/15 15:02:39    249s] Extracted 90.0003% (CPU Time= 0:00:06.5  MEM= 1754.3M)
[03/15 15:02:40    251s] Extracted 100% (CPU Time= 0:00:08.2  MEM= 1754.3M)
[03/15 15:02:40    251s] Number of Extracted Resistors     : 1020555
[03/15 15:02:40    251s] Number of Extracted Ground Cap.   : 1014181
[03/15 15:02:40    251s] Number of Extracted Coupling Cap. : 1758648
[03/15 15:02:40    251s] Opening parasitic data file '/tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb.d' for reading (mem: 1714.301M)
[03/15 15:02:40    251s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/15 15:02:40    251s]  Corner: Cmax
[03/15 15:02:40    251s]  Corner: Cmin
[03/15 15:02:41    251s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1714.3M)
[03/15 15:02:41    251s] Creating parasitic data file '/tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb_Filter.rcdb.d' for storing RC.
[03/15 15:02:41    252s] Closing parasitic data file '/tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb.d': 59291 access done (mem: 1714.301M)
[03/15 15:02:41    252s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1714.301M)
[03/15 15:02:41    252s] Opening parasitic data file '/tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb.d' for reading (mem: 1714.301M)
[03/15 15:02:41    252s] processing rcdb (/tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb.d) for hinst (top) of cell (core);
[03/15 15:02:42    254s] Closing parasitic data file '/tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb.d': 0 access done (mem: 1714.301M)
[03/15 15:02:42    254s] Lumped Parasitic Loading Completed (total cpu=0:00:01.5, real=0:00:01.0, current mem=1714.301M)
[03/15 15:02:42    254s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:11.2  Real Time: 0:00:10.0  MEM: 1714.301M)
[03/15 15:02:42    254s] Opening parasitic data file '/tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb.d' for reading (mem: 1714.301M)
[03/15 15:02:42    254s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1714.3M)
[03/15 15:02:42    254s] LayerId::1 widthSet size::4
[03/15 15:02:42    254s] LayerId::2 widthSet size::4
[03/15 15:02:42    254s] LayerId::3 widthSet size::4
[03/15 15:02:42    254s] LayerId::4 widthSet size::4
[03/15 15:02:42    254s] LayerId::5 widthSet size::4
[03/15 15:02:42    254s] LayerId::6 widthSet size::4
[03/15 15:02:42    254s] LayerId::7 widthSet size::4
[03/15 15:02:42    254s] LayerId::8 widthSet size::4
[03/15 15:02:42    254s] Initializing multi-corner capacitance tables ... 
[03/15 15:02:42    254s] Initializing multi-corner resistance tables ...
[03/15 15:02:43    254s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.309576 ; uaWl: 0.983676 ; uaWlH: 0.350455 ; aWlH: 0.013360 ; Pmax: 0.852300 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 81 ; 
[03/15 15:02:43    254s] Starting delay calculation for Setup views
[03/15 15:02:43    254s] Starting SI iteration 1 using Infinite Timing Windows
[03/15 15:02:43    255s] #################################################################################
[03/15 15:02:43    255s] # Design Stage: PostRoute
[03/15 15:02:43    255s] # Design Name: core
[03/15 15:02:43    255s] # Design Mode: 65nm
[03/15 15:02:43    255s] # Analysis Mode: MMMC OCV 
[03/15 15:02:43    255s] # Parasitics Mode: SPEF/RCDB
[03/15 15:02:43    255s] # Signoff Settings: SI On 
[03/15 15:02:43    255s] #################################################################################
[03/15 15:02:45    257s] AAE_INFO: 1 threads acquired from CTE.
[03/15 15:02:45    257s] Setting infinite Tws ...
[03/15 15:02:45    257s] First Iteration Infinite Tw... 
[03/15 15:02:45    257s] Calculate early delays in OCV mode...
[03/15 15:02:45    257s] Calculate late delays in OCV mode...
[03/15 15:02:45    257s] Topological Sorting (REAL = 0:00:00.0, MEM = 1714.3M, InitMEM = 1714.3M)
[03/15 15:02:45    257s] Start delay calculation (fullDC) (1 T). (MEM=1714.3)
[03/15 15:02:46    258s] Start AAE Lib Loading. (MEM=1725.91)
[03/15 15:02:46    258s] End AAE Lib Loading. (MEM=1744.99 CPU=0:00:00.0 Real=0:00:00.0)
[03/15 15:02:46    258s] End AAE Lib Interpolated Model. (MEM=1744.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 15:03:04    276s] Total number of fetched objects 59313
[03/15 15:03:04    276s] AAE_INFO-618: Total number of nets in the design is 59500,  99.7 percent of the nets selected for SI analysis
[03/15 15:03:05    276s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:01.0)
[03/15 15:03:05    276s] End delay calculation. (MEM=1819.75 CPU=0:00:17.7 REAL=0:00:18.0)
[03/15 15:03:05    276s] End delay calculation (fullDC). (MEM=1792.67 CPU=0:00:19.4 REAL=0:00:20.0)
[03/15 15:03:05    276s] *** CDM Built up (cpu=0:00:21.6  real=0:00:22.0  mem= 1792.7M) ***
[03/15 15:03:08    279s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1792.7M)
[03/15 15:03:08    279s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 15:03:08    280s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 1792.7M)
[03/15 15:03:08    280s] Starting SI iteration 2
[03/15 15:03:09    280s] Calculate early delays in OCV mode...
[03/15 15:03:09    280s] Calculate late delays in OCV mode...
[03/15 15:03:09    280s] Start delay calculation (fullDC) (1 T). (MEM=1748.79)
[03/15 15:03:09    281s] End AAE Lib Interpolated Model. (MEM=1748.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 15:03:17    288s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/15 15:03:17    288s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 59313. 
[03/15 15:03:17    288s] Total number of fetched objects 59313
[03/15 15:03:17    288s] AAE_INFO-618: Total number of nets in the design is 59500,  15.7 percent of the nets selected for SI analysis
[03/15 15:03:17    288s] End delay calculation. (MEM=1754.94 CPU=0:00:07.8 REAL=0:00:08.0)
[03/15 15:03:17    288s] End delay calculation (fullDC). (MEM=1754.94 CPU=0:00:08.1 REAL=0:00:08.0)
[03/15 15:03:17    288s] *** CDM Built up (cpu=0:00:08.1  real=0:00:08.0  mem= 1754.9M) ***
[03/15 15:03:20    292s] *** Done Building Timing Graph (cpu=0:00:37.4 real=0:00:37.0 totSessionCpu=0:04:52 mem=1754.9M)
[03/15 15:03:20    292s] End AAE Lib Interpolated Model. (MEM=1754.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 15:03:20    292s] ** Profile ** Start :  cpu=0:00:00.0, mem=1754.9M
[03/15 15:03:20    292s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1754.9M
[03/15 15:03:20    292s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.103, MEM:1754.9M
[03/15 15:03:20    292s] ** Profile ** Other data :  cpu=0:00:00.2, mem=1754.9M
[03/15 15:03:21    293s] ** Profile ** Overall slacks :  cpu=0:00:00.7, mem=1754.9M
[03/15 15:03:22    294s] ** Profile ** DRVs :  cpu=0:00:00.9, mem=1770.2M
[03/15 15:03:22    294s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.160  | -0.226  | -1.160  |
|           TNS (ns):|-485.969 |-324.751 |-161.218 |
|    Violating Paths:|  2370   |  2210   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.058%
       (88.873% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1770.2M
[03/15 15:03:22    294s] **optDesign ... cpu = 0:01:25, real = 0:01:23, mem = 1460.5M, totSessionCpu=0:04:54 **
[03/15 15:03:22    294s] Setting latch borrow mode to budget during optimization.
[03/15 15:03:26    298s] Info: Done creating the CCOpt slew target map.
[03/15 15:03:26    298s] Glitch fixing enabled
[03/15 15:03:26    298s] #InfoCS: Num dontuse cells 92, Num usable cells 927
[03/15 15:03:26    298s] optDesignOneStep: Power Flow
[03/15 15:03:26    298s] #InfoCS: Num dontuse cells 92, Num usable cells 927
[03/15 15:03:26    298s] Running CCOpt-PRO on entire clock network
[03/15 15:03:26    298s] Net route status summary:
[03/15 15:03:26    298s]   Clock:       296 (unrouted=0, trialRouted=0, noStatus=0, routed=296, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/15 15:03:26    298s]   Non-clock: 59204 (unrouted=209, trialRouted=0, noStatus=0, routed=58995, fixed=0, [crossesIlmBoundary=0, tooFewTerms=209, (crossesIlmBoundary AND tooFewTerms=0)])
[03/15 15:03:26    298s] Clock tree cells fixed by user: 0 out of 295 (0%)
[03/15 15:03:26    298s] PRO...
[03/15 15:03:26    298s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[03/15 15:03:26    298s] Initializing clock structures...
[03/15 15:03:26    298s]   Creating own balancer
[03/15 15:03:26    298s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[03/15 15:03:26    298s]   Removing CTS place status from clock tree and sinks.
[03/15 15:03:26    298s]   Removed CTS place status from 141 clock cells (out of 297 ) and 0 clock sinks (out of 0 ).
[03/15 15:03:26    298s]   Initializing legalizer
[03/15 15:03:26    298s]   Using cell based legalization.
[03/15 15:03:26    298s] OPERPROF: Starting DPlace-Init at level 1, MEM:1741.7M
[03/15 15:03:26    298s] z: 2, totalTracks: 1
[03/15 15:03:26    298s] z: 4, totalTracks: 1
[03/15 15:03:26    298s] z: 6, totalTracks: 1
[03/15 15:03:26    298s] z: 8, totalTracks: 1
[03/15 15:03:26    298s] #spOpts: N=65 mergeVia=F 
[03/15 15:03:26    298s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1741.7M
[03/15 15:03:26    298s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.120, MEM:1741.7M
[03/15 15:03:27    298s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1741.7MB).
[03/15 15:03:27    298s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.198, MEM:1741.7M
[03/15 15:03:27    298s] (I)       Load db... (mem=1741.7M)
[03/15 15:03:27    298s] (I)       Read data from FE... (mem=1741.7M)
[03/15 15:03:27    298s] (I)       Read nodes and places... (mem=1741.7M)
[03/15 15:03:27    298s] (I)       Number of ignored instance 0
[03/15 15:03:27    298s] (I)       Number of inbound cells 0
[03/15 15:03:27    298s] (I)       numMoveCells=59488, numMacros=0  numPads=331  numMultiRowHeightInsts=0
[03/15 15:03:27    298s] (I)       cell height: 3600, count: 59488
[03/15 15:03:27    298s] (I)       Done Read nodes and places (cpu=0.100s, mem=1756.6M)
[03/15 15:03:27    298s] (I)       Read rows... (mem=1756.6M)
[03/15 15:03:27    298s] (I)       Done Read rows (cpu=0.000s, mem=1756.6M)
[03/15 15:03:27    298s] (I)       Done Read data from FE (cpu=0.100s, mem=1756.6M)
[03/15 15:03:27    298s] (I)       Done Load db (cpu=0.100s, mem=1756.6M)
[03/15 15:03:27    298s] (I)       Constructing placeable region... (mem=1756.6M)
[03/15 15:03:27    298s] (I)       Constructing bin map
[03/15 15:03:27    298s] (I)       Initialize bin information with width=36000 height=36000
[03/15 15:03:27    298s] (I)       Done constructing bin map
[03/15 15:03:27    298s] (I)       Removing 0 blocked bin with high fixed inst density
[03/15 15:03:27    298s] (I)       Compute region effective width... (mem=1756.6M)
[03/15 15:03:27    298s] (I)       Done Compute region effective width (cpu=0.000s, mem=1756.6M)
[03/15 15:03:27    298s] (I)       Done Constructing placeable region (cpu=0.020s, mem=1756.6M)
[03/15 15:03:27    298s]   Accumulated time to calculate placeable region: 0
[03/15 15:03:27    298s]   Accumulated time to calculate placeable region: 0
[03/15 15:03:27    298s]   Accumulated time to calculate placeable region: 0
[03/15 15:03:27    298s]   Accumulated time to calculate placeable region: 0
[03/15 15:03:27    298s]   Accumulated time to calculate placeable region: 0
[03/15 15:03:27    298s]   Accumulated time to calculate placeable region: 0
[03/15 15:03:27    298s]   Accumulated time to calculate placeable region: 0
[03/15 15:03:27    298s]   Accumulated time to calculate placeable region: 0
[03/15 15:03:27    298s]   Accumulated time to calculate placeable region: 0
[03/15 15:03:27    298s]   Accumulated time to calculate placeable region: 0
[03/15 15:03:27    298s]   Accumulated time to calculate placeable region: 0
[03/15 15:03:27    298s]   Accumulated time to calculate placeable region: 0
[03/15 15:03:27    298s]   Accumulated time to calculate placeable region: 0
[03/15 15:03:27    298s]   Accumulated time to calculate placeable region: 0
[03/15 15:03:27    298s]   Accumulated time to calculate placeable region: 0
[03/15 15:03:27    298s]   Accumulated time to calculate placeable region: 0
[03/15 15:03:27    298s]   Accumulated time to calculate placeable region: 0
[03/15 15:03:27    298s]   Accumulated time to calculate placeable region: 0
[03/15 15:03:27    298s]   Accumulated time to calculate placeable region: 0
[03/15 15:03:27    298s]   Accumulated time to calculate placeable region: 0
[03/15 15:03:27    298s]   Reconstructing clock tree datastructures...
[03/15 15:03:27    298s]     Validating CTS configuration...
[03/15 15:03:27    298s]     Checking module port directions...
[03/15 15:03:27    298s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/15 15:03:27    298s]     Non-default CCOpt properties:
[03/15 15:03:27    298s]     adjacent_rows_legal: true (default: false)
[03/15 15:03:27    298s]     allow_non_fterm_identical_swaps: 0 (default: true)
[03/15 15:03:27    298s]     cell_density is set for at least one key
[03/15 15:03:27    298s]     cell_halo_rows: 0 (default: 1)
[03/15 15:03:27    298s]     cell_halo_sites: 0 (default: 4)
[03/15 15:03:27    298s]     clock_nets_detailed_routed: 1 (default: false)
[03/15 15:03:27    298s]     cloning_copy_activity: 1 (default: false)
[03/15 15:03:27    298s]     force_design_routing_status: 1 (default: auto)
[03/15 15:03:27    298s]     primary_delay_corner: WC (default: )
[03/15 15:03:27    298s]     route_type is set for at least one key
[03/15 15:03:27    298s]     target_insertion_delay is set for at least one key
[03/15 15:03:27    298s]     target_skew is set for at least one key
[03/15 15:03:27    298s]     target_skew_wire is set for at least one key
[03/15 15:03:27    298s]     update_io_latency: 0 (default: true)
[03/15 15:03:27    298s]     Route type trimming info:
[03/15 15:03:27    298s]       No route type modifications were made.
[03/15 15:03:27    298s] (I)       Initializing Steiner engine. 
[03/15 15:03:27    299s] End AAE Lib Interpolated Model. (MEM=1770.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 15:03:27    299s]     Library trimming buffers in power domain auto-default and half-corner WC:setup.late removed 0 of 9 cells
[03/15 15:03:27    299s]     Original list had 9 cells:
[03/15 15:03:27    299s]     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/15 15:03:27    299s]     Library trimming was not able to trim any cells:
[03/15 15:03:27    299s]     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/15 15:03:27    299s]     Accumulated time to calculate placeable region: 0
[03/15 15:03:27    299s]     Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
[03/15 15:03:27    299s]     Original list had 8 cells:
[03/15 15:03:27    299s]     CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/15 15:03:27    299s]     Library trimming was not able to trim any cells:
[03/15 15:03:27    299s]     CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/15 15:03:27    299s]     Accumulated time to calculate placeable region: 0
[03/15 15:03:28    300s]     Clock tree balancer configuration for clock_tree clk:
[03/15 15:03:28    300s]     Non-default CCOpt properties:
[03/15 15:03:28    300s]       cell_density: 1 (default: 0.75)
[03/15 15:03:28    300s]       route_type (leaf): default_route_type_leaf (default: default)
[03/15 15:03:28    300s]       route_type (trunk): default_route_type_nonleaf (default: default)
[03/15 15:03:28    300s]       route_type (top): default_route_type_nonleaf (default: default)
[03/15 15:03:28    300s]     For power domain auto-default:
[03/15 15:03:28    300s]       Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/15 15:03:28    300s]       Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/15 15:03:28    300s]       Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/15 15:03:28    300s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 391624.200um^2
[03/15 15:03:28    300s]     Top Routing info:
[03/15 15:03:28    300s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/15 15:03:28    300s]       Unshielded; Mask Constraint: 0; Source: route_type.
[03/15 15:03:28    300s]     Trunk Routing info:
[03/15 15:03:28    300s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/15 15:03:28    300s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/15 15:03:28    300s]     Leaf Routing info:
[03/15 15:03:28    300s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/15 15:03:28    300s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/15 15:03:28    300s]     For timing_corner WC:setup, late and power domain auto-default:
[03/15 15:03:28    300s]       Slew time target (leaf):    0.105ns
[03/15 15:03:28    300s]       Slew time target (trunk):   0.105ns
[03/15 15:03:28    300s]       Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
[03/15 15:03:28    300s]       Buffer unit delay: 0.057ns
[03/15 15:03:28    300s]       Buffer max distance: 562.449um
[03/15 15:03:28    300s]     Fastest wire driving cells and distances:
[03/15 15:03:28    300s]       Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/15 15:03:28    300s]       Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
[03/15 15:03:28    300s]       Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/15 15:03:28    300s]     
[03/15 15:03:28    300s]     
[03/15 15:03:28    300s]     Logic Sizing Table:
[03/15 15:03:28    300s]     
[03/15 15:03:28    300s]     ----------------------------------------------------------
[03/15 15:03:28    300s]     Cell    Instance count    Source    Eligible library cells
[03/15 15:03:28    300s]     ----------------------------------------------------------
[03/15 15:03:28    300s]       (empty table)
[03/15 15:03:28    300s]     ----------------------------------------------------------
[03/15 15:03:28    300s]     
[03/15 15:03:28    300s]     
[03/15 15:03:28    300s]     Clock tree balancer configuration for skew_group clk/CON:
[03/15 15:03:28    300s]       Sources:                     pin clk
[03/15 15:03:28    300s]       Total number of sinks:       9104
[03/15 15:03:28    300s]       Delay constrained sinks:     9104
[03/15 15:03:28    300s]       Non-leaf sinks:              0
[03/15 15:03:28    300s]       Ignore pins:                 0
[03/15 15:03:28    300s]      Timing corner WC:setup.late:
[03/15 15:03:28    300s]       Skew target:                 0.057ns
[03/15 15:03:28    300s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/15 15:03:28    300s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/15 15:03:28    300s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/15 15:03:28    300s]     Primary reporting skew groups are:
[03/15 15:03:28    300s]     skew_group clk/CON with 9104 clock sinks
[03/15 15:03:28    300s]     
[03/15 15:03:28    300s]     Via Selection for Estimated Routes (rule default):
[03/15 15:03:28    300s]     
[03/15 15:03:28    300s]     --------------------------------------------------------------------
[03/15 15:03:28    300s]     Layer    Via Cell            Res.     Cap.     RC       Top of Stack
[03/15 15:03:28    300s]     Range                        (Ohm)    (fF)     (fs)     Only
[03/15 15:03:28    300s]     --------------------------------------------------------------------
[03/15 15:03:28    300s]     M1-M2    VIA12_1cut          1.500    0.017    0.025    false
[03/15 15:03:28    300s]     M2-M3    VIA23_1cut          1.500    0.015    0.023    false
[03/15 15:03:28    300s]     M3-M4    VIA34_1cut          1.500    0.015    0.023    false
[03/15 15:03:28    300s]     M4-M5    VIA45_1cut          1.500    0.015    0.023    false
[03/15 15:03:28    300s]     M5-M6    VIA56_1cut          1.500    0.014    0.021    false
[03/15 15:03:28    300s]     M6-M7    VIA67_1cut_FAT_C    0.220    0.071    0.016    false
[03/15 15:03:28    300s]     M7-M8    VIA78_1cut_FAT_C    0.220    0.060    0.013    false
[03/15 15:03:28    300s]     --------------------------------------------------------------------
[03/15 15:03:28    300s]     
[03/15 15:03:28    300s]     No ideal or dont_touch nets found in the clock tree
[03/15 15:03:28    300s]     No dont_touch hnets found in the clock tree
[03/15 15:03:28    300s]     
[03/15 15:03:28    300s]     Filtering reasons for cell type: buffer
[03/15 15:03:28    300s]     =======================================
[03/15 15:03:28    300s]     
[03/15 15:03:28    300s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/15 15:03:28    300s]     Clock trees    Power domain    Reason                         Library cells
[03/15 15:03:28    300s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/15 15:03:28    300s]     all            auto-default    Unbalanced rise/fall delays    { BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[03/15 15:03:28    300s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/15 15:03:28    300s]     
[03/15 15:03:28    300s]     Filtering reasons for cell type: inverter
[03/15 15:03:28    300s]     =========================================
[03/15 15:03:28    300s]     
[03/15 15:03:28    300s]     --------------------------------------------------------------------------------------------------------------------------------
[03/15 15:03:28    300s]     Clock trees    Power domain    Reason                         Library cells
[03/15 15:03:28    300s]     --------------------------------------------------------------------------------------------------------------------------------
[03/15 15:03:28    300s]     all            auto-default    Unbalanced rise/fall delays    { CKND16 INVD0 INVD1 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8 }
[03/15 15:03:28    300s]     --------------------------------------------------------------------------------------------------------------------------------
[03/15 15:03:28    300s]     
[03/15 15:03:28    300s]     
[03/15 15:03:28    300s]     Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.6)
[03/15 15:03:28    300s]     CCOpt configuration status: all checks passed.
[03/15 15:03:28    300s]   Reconstructing clock tree datastructures done.
[03/15 15:03:28    300s] Initializing clock structures done.
[03/15 15:03:28    300s] PRO...
[03/15 15:03:28    300s]   PRO active optimizations:
[03/15 15:03:28    300s]    - DRV fixing with cell sizing
[03/15 15:03:28    300s]   
[03/15 15:03:28    300s]   Detected clock skew data from CTS
[03/15 15:03:28    300s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/15 15:03:29    300s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/15 15:03:29    300s]   Clock DAG stats PRO initial state:
[03/15 15:03:29    300s]     cell counts      : b=281, i=14, icg=0, nicg=0, l=0, total=295
[03/15 15:03:29    300s]     cell areas       : b=1689.840um^2, i=76.320um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1766.160um^2
[03/15 15:03:29    300s]     cell capacitance : b=0.933pF, i=0.156pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=1.089pF
[03/15 15:03:29    300s]     sink capacitance : count=9104, total=8.731pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:03:29    300s]     wire capacitance : top=0.000pF, trunk=0.684pF, leaf=5.661pF, total=6.344pF
[03/15 15:03:29    300s]     wire lengths     : top=0.000um, trunk=5031.905um, leaf=36863.210um, total=41895.115um
[03/15 15:03:29    300s]     hp wire lengths  : top=0.000um, trunk=4202.400um, leaf=9803.500um, total=14005.900um
[03/15 15:03:29    300s]   Clock DAG net violations PRO initial state:
[03/15 15:03:29    300s]     Remaining Transition : {count=2, worst=[0.005ns, 0.002ns]} avg=0.004ns sd=0.002ns sum=0.007ns
[03/15 15:03:29    300s]   Clock DAG primary half-corner transition distribution PRO initial state:
[03/15 15:03:29    300s]     Trunk : target=0.105ns count=167 avg=0.035ns sd=0.021ns min=0.010ns max=0.088ns {140 <= 0.063ns, 25 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:03:29    300s]     Leaf  : target=0.105ns count=129 avg=0.074ns sd=0.030ns min=0.017ns max=0.110ns {31 <= 0.063ns, 9 <= 0.084ns, 78 <= 0.094ns, 6 <= 0.100ns, 3 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
[03/15 15:03:29    300s]   Clock DAG library cell distribution PRO initial state {count}:
[03/15 15:03:29    300s]      Bufs: BUFFD16: 7 CKBD16: 127 BUFFD12: 3 CKBD12: 7 BUFFD6: 1 CKBD6: 2 BUFFD4: 3 CKBD4: 1 CKBD3: 19 BUFFD2: 6 CKBD2: 27 BUFFD1: 34 CKBD1: 22 BUFFD0: 6 CKBD0: 16 
[03/15 15:03:29    300s]      Invs: INVD16: 4 CKND16: 4 INVD6: 2 INVD3: 2 CKND1: 2 
[03/15 15:03:29    300s]   Primary reporting skew groups PRO initial state:
[03/15 15:03:29    300s]     skew_group default.clk/CON: unconstrained
[03/15 15:03:29    301s]         min path sink: kmem_instance/memory6_reg_56_/CP
[03/15 15:03:29    301s]         max path sink: ofifo_inst/col_idx_6__fifo_instance/q3_reg_18_/CP
[03/15 15:03:29    301s]   Skew group summary PRO initial state:
[03/15 15:03:29    301s]     skew_group clk/CON: insertion delay [min=0.374, max=1.545, avg=0.632, sd=0.370], skew [1.171 vs 0.057*], 58.4% {0.375, 0.432} (wid=0.037 ws=0.025) (gid=1.515 gs=1.156)
[03/15 15:03:29    301s]   Recomputing CTS skew targets...
[03/15 15:03:29    301s]   Resolving skew group constraints...
[03/15 15:03:30    301s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[03/15 15:03:30    301s]   Resolving skew group constraints done.
[03/15 15:03:30    301s]   Recomputing CTS skew targets done. (took cpu=0:00:00.8 real=0:00:00.8)
[03/15 15:03:30    301s]   Fixing DRVs...
[03/15 15:03:30    301s]   Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/15 15:03:30    301s]   CCOpt-PRO: considered: 296, tested: 296, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 0
[03/15 15:03:30    301s]   
[03/15 15:03:30    301s]   PRO Statistics: Fix DRVs (cell sizing):
[03/15 15:03:30    301s]   =======================================
[03/15 15:03:30    301s]   
[03/15 15:03:30    301s]   Cell changes by Net Type:
[03/15 15:03:30    301s]   
[03/15 15:03:30    301s]   -------------------------------------------------------------------------------------------------------------------
[03/15 15:03:30    301s]   Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[03/15 15:03:30    301s]   -------------------------------------------------------------------------------------------------------------------
[03/15 15:03:30    301s]   top                0                    0           0            0                    0                  0
[03/15 15:03:30    301s]   trunk              0                    0           0            0                    0                  0
[03/15 15:03:30    301s]   leaf               2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
[03/15 15:03:30    301s]   -------------------------------------------------------------------------------------------------------------------
[03/15 15:03:30    301s]   Total              2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
[03/15 15:03:30    301s]   -------------------------------------------------------------------------------------------------------------------
[03/15 15:03:30    301s]   
[03/15 15:03:30    301s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 2, Area change: 0.000um^2 (0.000%)
[03/15 15:03:30    301s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/15 15:03:30    301s]   
[03/15 15:03:30    302s]   Clock DAG stats PRO after DRV fixing:
[03/15 15:03:30    302s]     cell counts      : b=281, i=14, icg=0, nicg=0, l=0, total=295
[03/15 15:03:30    302s]     cell areas       : b=1689.840um^2, i=76.320um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1766.160um^2
[03/15 15:03:30    302s]     cell capacitance : b=0.933pF, i=0.156pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=1.089pF
[03/15 15:03:30    302s]     sink capacitance : count=9104, total=8.731pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:03:30    302s]     wire capacitance : top=0.000pF, trunk=0.684pF, leaf=5.661pF, total=6.344pF
[03/15 15:03:30    302s]     wire lengths     : top=0.000um, trunk=5031.905um, leaf=36863.210um, total=41895.115um
[03/15 15:03:30    302s]     hp wire lengths  : top=0.000um, trunk=4202.400um, leaf=9803.500um, total=14005.900um
[03/15 15:03:30    302s]   Clock DAG net violations PRO after DRV fixing:
[03/15 15:03:30    302s]     Remaining Transition : {count=2, worst=[0.005ns, 0.002ns]} avg=0.004ns sd=0.002ns sum=0.007ns
[03/15 15:03:30    302s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[03/15 15:03:30    302s]     Trunk : target=0.105ns count=167 avg=0.035ns sd=0.021ns min=0.010ns max=0.088ns {140 <= 0.063ns, 25 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:03:30    302s]     Leaf  : target=0.105ns count=129 avg=0.074ns sd=0.030ns min=0.017ns max=0.110ns {31 <= 0.063ns, 9 <= 0.084ns, 78 <= 0.094ns, 6 <= 0.100ns, 3 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
[03/15 15:03:30    302s]   Clock DAG library cell distribution PRO after DRV fixing {count}:
[03/15 15:03:30    302s]      Bufs: BUFFD16: 7 CKBD16: 127 BUFFD12: 3 CKBD12: 7 BUFFD6: 1 CKBD6: 2 BUFFD4: 3 CKBD4: 1 CKBD3: 19 BUFFD2: 6 CKBD2: 27 BUFFD1: 34 CKBD1: 22 BUFFD0: 6 CKBD0: 16 
[03/15 15:03:30    302s]      Invs: INVD16: 4 CKND16: 4 INVD6: 2 INVD3: 2 CKND1: 2 
[03/15 15:03:30    302s]   Primary reporting skew groups PRO after DRV fixing:
[03/15 15:03:30    302s]     skew_group default.clk/CON: unconstrained
[03/15 15:03:30    302s]         min path sink: kmem_instance/memory6_reg_56_/CP
[03/15 15:03:30    302s]         max path sink: ofifo_inst/col_idx_6__fifo_instance/q3_reg_18_/CP
[03/15 15:03:30    302s]   Skew group summary PRO after DRV fixing:
[03/15 15:03:30    302s]     skew_group clk/CON: insertion delay [min=0.374, max=1.545, avg=0.632, sd=0.370], skew [1.171 vs 0.057*], 58.4% {0.375, 0.432} (wid=0.037 ws=0.025) (gid=1.515 gs=1.156)
[03/15 15:03:30    302s]   Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/15 15:03:30    302s]   
[03/15 15:03:30    302s]   Slew Diagnostics: After DRV fixing
[03/15 15:03:30    302s]   ==================================
[03/15 15:03:30    302s]   
[03/15 15:03:30    302s]   Global Causes:
[03/15 15:03:30    302s]   
[03/15 15:03:30    302s]   -------------------------------------
[03/15 15:03:30    302s]   Cause
[03/15 15:03:30    302s]   -------------------------------------
[03/15 15:03:30    302s]   DRV fixing with buffering is disabled
[03/15 15:03:30    302s]   -------------------------------------
[03/15 15:03:30    302s]   
[03/15 15:03:30    302s]   Top 5 overslews:
[03/15 15:03:30    302s]   
[03/15 15:03:30    302s]   ------------------------------------------------------------------------------------
[03/15 15:03:30    302s]   Overslew    Causes                                    Driving Pin
[03/15 15:03:30    302s]   ------------------------------------------------------------------------------------
[03/15 15:03:30    302s]   0.005ns     Inst already optimally sized (BUFFD16)    ofifo_inst/FE_USKC3946_CTS_1/Z
[03/15 15:03:30    302s]   0.002ns     Inst already optimally sized (CKBD16)     ofifo_inst/FE_USKC3996_CTS_9/Z
[03/15 15:03:30    302s]   ------------------------------------------------------------------------------------
[03/15 15:03:30    302s]   
[03/15 15:03:30    302s]   Slew diagnostics counts from the 2 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/15 15:03:30    302s]   
[03/15 15:03:30    302s]   ------------------------------------------
[03/15 15:03:30    302s]   Cause                           Occurences
[03/15 15:03:30    302s]   ------------------------------------------
[03/15 15:03:30    302s]   Inst already optimally sized        2
[03/15 15:03:30    302s]   ------------------------------------------
[03/15 15:03:30    302s]   
[03/15 15:03:30    302s]   Violation diagnostics counts from the 2 nodes that have violations:
[03/15 15:03:30    302s]   
[03/15 15:03:30    302s]   ------------------------------------------
[03/15 15:03:30    302s]   Cause                           Occurences
[03/15 15:03:30    302s]   ------------------------------------------
[03/15 15:03:30    302s]   Inst already optimally sized        2
[03/15 15:03:30    302s]   ------------------------------------------
[03/15 15:03:30    302s]   
[03/15 15:03:30    302s]   Reconnecting optimized routes...
[03/15 15:03:30    302s]   Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/15 15:03:30    302s]   Set dirty flag on 4 insts, 8 nets
[03/15 15:03:30    302s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/15 15:03:30    302s] End AAE Lib Interpolated Model. (MEM=1808.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 15:03:30    302s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/15 15:03:30    302s]   Clock DAG stats PRO final:
[03/15 15:03:30    302s]     cell counts      : b=281, i=14, icg=0, nicg=0, l=0, total=295
[03/15 15:03:30    302s]     cell areas       : b=1689.840um^2, i=76.320um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1766.160um^2
[03/15 15:03:30    302s]     cell capacitance : b=0.933pF, i=0.156pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=1.089pF
[03/15 15:03:30    302s]     sink capacitance : count=9104, total=8.731pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:03:30    302s]     wire capacitance : top=0.000pF, trunk=0.684pF, leaf=5.661pF, total=6.344pF
[03/15 15:03:30    302s]     wire lengths     : top=0.000um, trunk=5031.905um, leaf=36863.210um, total=41895.115um
[03/15 15:03:30    302s]     hp wire lengths  : top=0.000um, trunk=4202.400um, leaf=9803.500um, total=14005.900um
[03/15 15:03:30    302s]   Clock DAG net violations PRO final:
[03/15 15:03:30    302s]     Remaining Transition : {count=2, worst=[0.005ns, 0.002ns]} avg=0.004ns sd=0.002ns sum=0.007ns
[03/15 15:03:30    302s]   Clock DAG primary half-corner transition distribution PRO final:
[03/15 15:03:30    302s]     Trunk : target=0.105ns count=167 avg=0.035ns sd=0.021ns min=0.010ns max=0.088ns {140 <= 0.063ns, 25 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:03:30    302s]     Leaf  : target=0.105ns count=129 avg=0.074ns sd=0.030ns min=0.017ns max=0.110ns {31 <= 0.063ns, 9 <= 0.084ns, 78 <= 0.094ns, 6 <= 0.100ns, 3 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
[03/15 15:03:30    302s]   Clock DAG library cell distribution PRO final {count}:
[03/15 15:03:30    302s]      Bufs: BUFFD16: 7 CKBD16: 127 BUFFD12: 3 CKBD12: 7 BUFFD6: 1 CKBD6: 2 BUFFD4: 3 CKBD4: 1 CKBD3: 19 BUFFD2: 6 CKBD2: 27 BUFFD1: 34 CKBD1: 22 BUFFD0: 6 CKBD0: 16 
[03/15 15:03:30    302s]      Invs: INVD16: 4 CKND16: 4 INVD6: 2 INVD3: 2 CKND1: 2 
[03/15 15:03:30    302s]   Primary reporting skew groups PRO final:
[03/15 15:03:30    302s]     skew_group default.clk/CON: unconstrained
[03/15 15:03:31    302s]         min path sink: kmem_instance/memory6_reg_56_/CP
[03/15 15:03:31    302s]         max path sink: ofifo_inst/col_idx_6__fifo_instance/q3_reg_18_/CP
[03/15 15:03:31    302s]   Skew group summary PRO final:
[03/15 15:03:31    302s]     skew_group clk/CON: insertion delay [min=0.374, max=1.545, avg=0.632, sd=0.370], skew [1.171 vs 0.057*], 58.4% {0.375, 0.432} (wid=0.037 ws=0.025) (gid=1.515 gs=1.156)
[03/15 15:03:31    302s] PRO done.
[03/15 15:03:31    302s] Restoring CTS place status for unmodified clock tree cells and sinks.
[03/15 15:03:31    302s] numClockCells = 297, numClockCellsFixed = 0, numClockCellsRestored = 141, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/15 15:03:31    302s] Net route status summary:
[03/15 15:03:31    302s]   Clock:       296 (unrouted=0, trialRouted=0, noStatus=0, routed=296, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/15 15:03:31    302s]   Non-clock: 59204 (unrouted=209, trialRouted=0, noStatus=0, routed=58995, fixed=0, [crossesIlmBoundary=0, tooFewTerms=209, (crossesIlmBoundary AND tooFewTerms=0)])
[03/15 15:03:31    302s] Updating delays...
[03/15 15:03:31    303s] Updating delays done.
[03/15 15:03:31    303s] PRO done. (took cpu=0:00:05.1 real=0:00:05.1)
[03/15 15:03:31    303s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1846.6M
[03/15 15:03:31    303s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.140, REAL:0.146, MEM:1846.6M
[03/15 15:03:33    304s] skipped the cell partition in DRV
[03/15 15:03:33    304s] Leakage Power Opt: re-selecting buf/inv list 
[03/15 15:03:33    304s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/15 15:03:33    304s] #InfoCS: Num dontuse cells 92, Num usable cells 927
[03/15 15:03:33    304s] optDesignOneStep: Power Flow
[03/15 15:03:33    304s] #InfoCS: Num dontuse cells 92, Num usable cells 927
[03/15 15:03:33    304s] **INFO: Start fixing DRV (Mem = 1748.59M) ...
[03/15 15:03:33    304s] Begin: GigaOpt DRV Optimization
[03/15 15:03:33    304s] Glitch fixing enabled
[03/15 15:03:33    304s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[03/15 15:03:33    305s] Info: 296 clock nets excluded from IPO operation.
[03/15 15:03:33    305s] End AAE Lib Interpolated Model. (MEM=1748.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 15:03:33    305s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:05.1/0:16:00.7 (0.3), mem = 1748.6M
[03/15 15:03:33    305s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14814.1
[03/15 15:03:33    305s] (I,S,L,T): WC_VIEW: 154.556, 67.504, 3.25031, 225.311
[03/15 15:03:33    305s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 15:03:33    305s] ### Creating PhyDesignMc. totSessionCpu=0:05:06 mem=1748.6M
[03/15 15:03:33    305s] OPERPROF: Starting DPlace-Init at level 1, MEM:1748.6M
[03/15 15:03:33    305s] z: 2, totalTracks: 1
[03/15 15:03:33    305s] z: 4, totalTracks: 1
[03/15 15:03:33    305s] z: 6, totalTracks: 1
[03/15 15:03:33    305s] z: 8, totalTracks: 1
[03/15 15:03:33    305s] #spOpts: N=65 mergeVia=F 
[03/15 15:03:33    305s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1748.6M
[03/15 15:03:34    305s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.103, MEM:1748.6M
[03/15 15:03:34    305s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=1748.6MB).
[03/15 15:03:34    305s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.181, MEM:1748.6M
[03/15 15:03:34    306s] TotalInstCnt at PhyDesignMc Initialization: 55,610
[03/15 15:03:34    306s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:06 mem=1748.6M
[03/15 15:03:34    306s] ### Creating TopoMgr, started
[03/15 15:03:34    306s] ### Creating TopoMgr, finished
[03/15 15:03:34    306s] ### Creating RouteCongInterface, started
[03/15 15:03:34    306s] ### Creating LA Mngr. totSessionCpu=0:05:06 mem=1872.0M
[03/15 15:03:35    307s] ### Creating LA Mngr, finished. totSessionCpu=0:05:08 mem=1888.0M
[03/15 15:03:36    307s] ### Creating RouteCongInterface, finished
[03/15 15:03:36    307s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/15 15:03:36    307s] 
[03/15 15:03:36    307s] Creating Lib Analyzer ...
[03/15 15:03:36    307s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/15 15:03:36    307s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/15 15:03:36    307s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/15 15:03:36    307s] 
[03/15 15:03:37    309s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:09 mem=1888.0M
[03/15 15:03:37    309s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:09 mem=1888.0M
[03/15 15:03:37    309s] Creating Lib Analyzer, finished. 
[03/15 15:03:40    312s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[03/15 15:03:40    312s] **INFO: Disabling fanout fix in postRoute stage.
[03/15 15:03:40    312s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1907.1M
[03/15 15:03:40    312s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:1907.1M
[03/15 15:03:41    313s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 15:03:41    313s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/15 15:03:41    313s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 15:03:41    313s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/15 15:03:41    313s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 15:03:41    313s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 15:03:42    314s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -1.16|  -485.77|       0|       0|       0|  88.87|          |         |
[03/15 15:03:42    314s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 15:03:42    314s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -1.16|  -485.77|       0|       0|       0|  88.87| 0:00:00.0|  1907.1M|
[03/15 15:03:42    314s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 15:03:42    314s] **** Begin NDR-Layer Usage Statistics ****
[03/15 15:03:42    314s] Layer 3 has 296 constrained nets 
[03/15 15:03:42    314s] Layer 5 has 3 constrained nets 
[03/15 15:03:42    314s] Layer 7 has 109 constrained nets 
[03/15 15:03:42    314s] **** End NDR-Layer Usage Statistics ****
[03/15 15:03:42    314s] 
[03/15 15:03:42    314s] *** Finish DRV Fixing (cpu=0:00:02.2 real=0:00:02.0 mem=1907.1M) ***
[03/15 15:03:42    314s] 
[03/15 15:03:42    314s] Begin: glitch net info
[03/15 15:03:42    314s] glitch slack range: number of glitch nets
[03/15 15:03:42    314s] glitch slack < -0.32 : 0
[03/15 15:03:42    314s] -0.32 < glitch slack < -0.28 : 0
[03/15 15:03:42    314s] -0.28 < glitch slack < -0.24 : 0
[03/15 15:03:42    314s] -0.24 < glitch slack < -0.2 : 0
[03/15 15:03:42    314s] -0.2 < glitch slack < -0.16 : 0
[03/15 15:03:42    314s] -0.16 < glitch slack < -0.12 : 0
[03/15 15:03:42    314s] -0.12 < glitch slack < -0.08 : 0
[03/15 15:03:42    314s] -0.08 < glitch slack < -0.04 : 0
[03/15 15:03:42    314s] -0.04 < glitch slack : 0
[03/15 15:03:42    314s] End: glitch net info
[03/15 15:03:42    314s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1888.0M
[03/15 15:03:43    314s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.131, MEM:1888.0M
[03/15 15:03:43    314s] TotalInstCnt at PhyDesignMc Destruction: 55,610
[03/15 15:03:43    315s] (I,S,L,T): WC_VIEW: 154.556, 67.504, 3.25031, 225.311
[03/15 15:03:43    315s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14814.1
[03/15 15:03:43    315s] *** DrvOpt [finish] : cpu/real = 0:00:10.1/0:00:10.1 (1.0), totSession cpu/real = 0:05:15.2/0:16:10.8 (0.3), mem = 1888.0M
[03/15 15:03:43    315s] 
[03/15 15:03:43    315s] =============================================================================================
[03/15 15:03:43    315s]  Step TAT Report for DrvOpt #1
[03/15 15:03:43    315s] =============================================================================================
[03/15 15:03:43    315s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 15:03:43    315s] ---------------------------------------------------------------------------------------------
[03/15 15:03:43    315s] [ SlackTraversorInit     ]      1   0:00:00.5  (   4.5 % )     0:00:00.5 /  0:00:00.5    1.0
[03/15 15:03:43    315s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[03/15 15:03:43    315s] [ LibAnalyzerInit        ]      2   0:00:02.5  (  24.0 % )     0:00:02.5 /  0:00:02.5    1.0
[03/15 15:03:43    315s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 15:03:43    315s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   5.0 % )     0:00:00.5 /  0:00:00.5    1.0
[03/15 15:03:43    315s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   2.5 % )     0:00:01.5 /  0:00:01.5    1.0
[03/15 15:03:43    315s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.1    1.0
[03/15 15:03:43    315s] [ DrvFindVioNets         ]      2   0:00:00.6  (   5.5 % )     0:00:00.6 /  0:00:00.6    1.0
[03/15 15:03:43    315s] [ DrvComputeSummary      ]      2   0:00:00.9  (   9.0 % )     0:00:00.9 /  0:00:00.9    1.0
[03/15 15:03:43    315s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[03/15 15:03:43    315s] [ MISC                   ]          0:00:04.8  (  46.5 % )     0:00:04.8 /  0:00:04.8    1.0
[03/15 15:03:43    315s] ---------------------------------------------------------------------------------------------
[03/15 15:03:43    315s]  DrvOpt #1 TOTAL                    0:00:10.3  ( 100.0 % )     0:00:10.3 /  0:00:10.3    1.0
[03/15 15:03:43    315s] ---------------------------------------------------------------------------------------------
[03/15 15:03:43    315s] 
[03/15 15:03:43    315s] drv optimizer changes nothing and skips refinePlace
[03/15 15:03:43    315s] End: GigaOpt DRV Optimization
[03/15 15:03:43    315s] **optDesign ... cpu = 0:01:46, real = 0:01:44, mem = 1628.0M, totSessionCpu=0:05:15 **
[03/15 15:03:43    315s] *info:
[03/15 15:03:43    315s] **INFO: Completed fixing DRV (CPU Time = 0:00:10, Mem = 1883.03M).
[03/15 15:03:43    315s] Leakage Power Opt: resetting the buf/inv selection
[03/15 15:03:43    315s] ** Profile ** Start :  cpu=0:00:00.0, mem=1883.0M
[03/15 15:03:43    315s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1883.0M
[03/15 15:03:43    315s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.112, MEM:1883.0M
[03/15 15:03:43    315s] ** Profile ** Other data :  cpu=0:00:00.2, mem=1883.0M
[03/15 15:03:44    316s] ** Profile ** Overall slacks :  cpu=0:00:00.7, mem=1893.0M
[03/15 15:03:45    317s] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1893.0M
[03/15 15:03:45    317s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.17min real=0.17min mem=1883.0M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.160  | -0.226  | -1.160  |
|           TNS (ns):|-485.768 |-324.594 |-161.174 |
|    Violating Paths:|  2373   |  2213   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.058%
       (88.873% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1893.0M
[03/15 15:03:45    317s] **optDesign ... cpu = 0:01:47, real = 0:01:46, mem = 1616.6M, totSessionCpu=0:05:17 **
[03/15 15:03:46    318s]   DRV Snapshot: (REF)
[03/15 15:03:46    318s]          Tran DRV: 0
[03/15 15:03:46    318s]           Cap DRV: 0
[03/15 15:03:46    318s]        Fanout DRV: 0
[03/15 15:03:46    318s]            Glitch: 0
[03/15 15:03:46    318s]   Timing Snapshot: (REF)
[03/15 15:03:46    318s]      Weighted WNS: -0.319
[03/15 15:03:46    318s]       All  PG WNS: -1.160
[03/15 15:03:46    318s]       High PG WNS: -0.226
[03/15 15:03:46    318s]       All  PG TNS: -485.771
[03/15 15:03:46    318s]       High PG TNS: -324.597
[03/15 15:03:46    318s]    Category Slack: { [L, -1.160] [H, -0.226] }
[03/15 15:03:46    318s] 
[03/15 15:03:46    318s] Running postRoute recovery in preEcoRoute mode
[03/15 15:03:46    318s] **optDesign ... cpu = 0:01:49, real = 0:01:47, mem = 1573.4M, totSessionCpu=0:05:19 **
[03/15 15:03:47    319s]   DRV Snapshot: (TGT)
[03/15 15:03:47    319s]          Tran DRV: 0
[03/15 15:03:47    319s]           Cap DRV: 0
[03/15 15:03:47    319s]        Fanout DRV: 0
[03/15 15:03:47    319s]            Glitch: 0
[03/15 15:03:47    319s] Checking DRV degradation...
[03/15 15:03:47    319s] 
[03/15 15:03:47    319s] Recovery Manager:
[03/15 15:03:47    319s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/15 15:03:47    319s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/15 15:03:47    319s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/15 15:03:47    319s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/15 15:03:47    319s] 
[03/15 15:03:47    319s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/15 15:03:47    319s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=1866.50M, totSessionCpu=0:05:20).
[03/15 15:03:47    319s] **optDesign ... cpu = 0:01:50, real = 0:01:48, mem = 1573.8M, totSessionCpu=0:05:20 **
[03/15 15:03:47    319s] 
[03/15 15:03:48    320s]   DRV Snapshot: (REF)
[03/15 15:03:48    320s]          Tran DRV: 0
[03/15 15:03:48    320s]           Cap DRV: 0
[03/15 15:03:48    320s]        Fanout DRV: 0
[03/15 15:03:48    320s]            Glitch: 0
[03/15 15:03:49    320s] Skipping post route harden opt
[03/15 15:03:49    320s] ** Profile ** Start :  cpu=0:00:00.0, mem=1866.5M
[03/15 15:03:49    320s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1866.5M
[03/15 15:03:49    320s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.101, MEM:1866.5M
[03/15 15:03:49    320s] ** Profile ** Other data :  cpu=0:00:00.2, mem=1866.5M
[03/15 15:03:49    321s] ** Profile ** Overall slacks :  cpu=0:00:00.7, mem=1874.5M
[03/15 15:03:50    322s] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1874.5M
[03/15 15:03:50    322s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.160  | -0.226  | -1.160  |
|           TNS (ns):|-485.768 |-324.594 |-161.174 |
|    Violating Paths:|  2373   |  2213   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.058%
       (88.873% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1874.5M
[03/15 15:03:50    322s] **optDesign ... cpu = 0:01:53, real = 0:01:51, mem = 1569.5M, totSessionCpu=0:05:23 **
[03/15 15:03:50    322s] Running refinePlace -preserveRouting true -hardFence false
[03/15 15:03:50    322s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1862.5M
[03/15 15:03:50    322s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1862.5M
[03/15 15:03:50    322s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1862.5M
[03/15 15:03:50    322s] z: 2, totalTracks: 1
[03/15 15:03:50    322s] z: 4, totalTracks: 1
[03/15 15:03:50    322s] z: 6, totalTracks: 1
[03/15 15:03:50    322s] z: 8, totalTracks: 1
[03/15 15:03:50    322s] #spOpts: N=65 
[03/15 15:03:50    322s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1862.5M
[03/15 15:03:50    322s] Info: 48 insts are soft-fixed.
[03/15 15:03:50    322s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.100, REAL:0.103, MEM:1862.5M
[03/15 15:03:50    322s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1862.5MB).
[03/15 15:03:50    322s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.180, REAL:0.176, MEM:1862.5M
[03/15 15:03:50    322s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.180, REAL:0.176, MEM:1862.5M
[03/15 15:03:50    322s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14814.1
[03/15 15:03:50    322s] OPERPROF:   Starting RefinePlace at level 2, MEM:1862.5M
[03/15 15:03:50    322s] *** Starting refinePlace (0:05:23 mem=1862.5M) ***
[03/15 15:03:51    322s] Total net bbox length = 1.029e+06 (5.459e+05 4.834e+05) (ext = 4.120e+04)
[03/15 15:03:51    322s] Info: 48 insts are soft-fixed.
[03/15 15:03:51    322s] 
[03/15 15:03:51    322s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/15 15:03:51    322s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 15:03:51    322s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1862.5M
[03/15 15:03:51    322s] Starting refinePlace ...
[03/15 15:03:51    323s]   Spread Effort: high, post-route mode, useDDP on.
[03/15 15:03:51    323s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1874.3MB) @(0:05:23 - 0:05:23).
[03/15 15:03:51    323s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 15:03:51    323s] wireLenOptFixPriorityInst 9118 inst fixed
[03/15 15:03:51    323s] 
[03/15 15:03:51    323s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/15 15:03:52    324s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 15:03:52    324s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:01.0, mem=1874.3MB) @(0:05:23 - 0:05:24).
[03/15 15:03:52    324s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 15:03:52    324s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1874.3MB
[03/15 15:03:52    324s] Statistics of distance of Instance movement in refine placement:
[03/15 15:03:52    324s]   maximum (X+Y) =         0.00 um
[03/15 15:03:52    324s]   mean    (X+Y) =         0.00 um
[03/15 15:03:52    324s] Summary Report:
[03/15 15:03:52    324s] Instances move: 0 (out of 55517 movable)
[03/15 15:03:52    324s] Instances flipped: 0
[03/15 15:03:52    324s] Mean displacement: 0.00 um
[03/15 15:03:52    324s] Max displacement: 0.00 um 
[03/15 15:03:52    324s] Total instances moved : 0
[03/15 15:03:52    324s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.270, REAL:1.269, MEM:1874.3M
[03/15 15:03:52    324s] Total net bbox length = 1.029e+06 (5.459e+05 4.834e+05) (ext = 4.120e+04)
[03/15 15:03:52    324s] Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 1874.3MB
[03/15 15:03:52    324s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:02.0, mem=1874.3MB) @(0:05:23 - 0:05:24).
[03/15 15:03:52    324s] *** Finished refinePlace (0:05:24 mem=1874.3M) ***
[03/15 15:03:52    324s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14814.1
[03/15 15:03:52    324s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.430, REAL:1.432, MEM:1874.3M
[03/15 15:03:52    324s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1874.3M
[03/15 15:03:52    324s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.130, REAL:0.132, MEM:1874.3M
[03/15 15:03:52    324s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.740, REAL:1.741, MEM:1874.3M
[03/15 15:03:52    324s] -routeWithEco false                       # bool, default=false
[03/15 15:03:52    324s] -routeWithEco true                        # bool, default=false, user setting
[03/15 15:03:52    324s] -routeSelectedNetOnly false               # bool, default=false
[03/15 15:03:52    324s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/15 15:03:52    324s] -routeWithTimingDriven false              # bool, default=false
[03/15 15:03:52    324s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/15 15:03:52    324s] -routeWithSiDriven false                  # bool, default=false, user setting
[03/15 15:03:52    324s] Existing Dirty Nets : 6
[03/15 15:03:52    324s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/15 15:03:52    324s] Reset Dirty Nets : 6
[03/15 15:03:52    324s] 
[03/15 15:03:52    324s] globalDetailRoute
[03/15 15:03:52    324s] 
[03/15 15:03:52    324s] #setNanoRouteMode -drouteAutoStop true
[03/15 15:03:52    324s] #setNanoRouteMode -drouteFixAntenna true
[03/15 15:03:52    324s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[03/15 15:03:52    324s] #setNanoRouteMode -routeWithEco true
[03/15 15:03:52    324s] #setNanoRouteMode -routeWithSiDriven false
[03/15 15:03:52    324s] ### Time Record (globalDetailRoute) is installed.
[03/15 15:03:52    324s] #Start globalDetailRoute on Tue Mar 15 15:03:52 2022
[03/15 15:03:52    324s] #
[03/15 15:03:52    324s] ### Time Record (Pre Callback) is installed.
[03/15 15:03:52    324s] Closing parasitic data file '/tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb.d': 59303 access done (mem: 1874.285M)
[03/15 15:03:52    324s] ### Time Record (Pre Callback) is uninstalled.
[03/15 15:03:52    324s] ### Time Record (DB Import) is installed.
[03/15 15:03:52    324s] ### Time Record (Timing Data Generation) is installed.
[03/15 15:03:52    324s] ### Time Record (Timing Data Generation) is uninstalled.
[03/15 15:03:54    326s] ### Net info: total nets: 59500
[03/15 15:03:54    326s] ### Net info: dirty nets: 0
[03/15 15:03:54    326s] ### Net info: marked as disconnected nets: 0
[03/15 15:03:55    327s] #num needed restored net=0
[03/15 15:03:55    327s] #need_extraction net=0 (total=59500)
[03/15 15:03:55    327s] ### Net info: fully routed nets: 59291
[03/15 15:03:55    327s] ### Net info: trivial (< 2 pins) nets: 209
[03/15 15:03:55    327s] ### Net info: unrouted nets: 0
[03/15 15:03:55    327s] ### Net info: re-extraction nets: 0
[03/15 15:03:55    327s] ### Net info: ignored nets: 0
[03/15 15:03:55    327s] ### Net info: skip routing nets: 0
[03/15 15:03:56    328s] #Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[03/15 15:03:56    328s] #(0 insts marked dirty, reset pre-exisiting dirty flag on 4 insts, 0 nets marked need extraction)
[03/15 15:03:56    328s] ### Time Record (DB Import) is uninstalled.
[03/15 15:03:56    328s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/15 15:03:56    328s] #RTESIG:78da8d90c18ac23014455dcf573ca28b0a63cd4d9abe743b30db5164c66da91807a15a48
[03/15 15:03:56    328s] #       d2857f6f1197a5e9dbdec3e5bcbb5c1dbf0f2450e5e04d90cc35e8e7a024a0e5462ac95b
[03/15 15:03:56    328s] #       54f510fd7d898fe56ab7ff052a1297a60d4e50169dbf37fef1497d709e828bf17aff5fbf
[03/15 15:03:56    328s] #       416509b97c1d6597b66be238a70b8abe77949dbaae1d458c2a938865124d1fbbc12a443f
[03/15 15:03:56    328s] #       04a39835925ef21355d0da108adccc5037d58c3a2ed250a1380d95d0a91dc0486e050b90
[03/15 15:03:56    328s] #       b8b9f3b5bf4dcf055b9a74db9cff2c4f692d9e0ac8c2de
[03/15 15:03:56    328s] #
[03/15 15:03:56    328s] #Skip comparing routing design signature in db-snapshot flow
[03/15 15:03:56    328s] #RTESIG:78da8d914d6bc24014455df7573c461729d474ee7ce44db605b76d11752b11c722440333
[03/15 15:03:56    328s] #       9345ffbd410add844cdef61e0e97fb96abc3664b0275095e47c97c047d6e9504b45c4b25
[03/15 15:03:56    328s] #       f91df57188f61fe265b9fafade0135894bd3462fa8483edc9bf0fb467df481a24fe97aff
[03/15 15:03:56    328s] #       79fd03952394f279545cdaae49e39c369442efa938755d3b8a58556511c7249a3e7543ab
[03/15 15:03:56    328s] #       98c2108c62ce4a7a969f50416b4b30a59d51ddd633746cf290519c872ae8dc0ea88cf9ff
[03/15 15:03:56    328s] #       cfc412606447850348dcfcf9dadf323657d9bc6dce108ea76a2d1e32abcf91
[03/15 15:03:56    328s] #
[03/15 15:03:56    328s] ### Time Record (Global Routing) is installed.
[03/15 15:03:56    328s] ### Time Record (Global Routing) is uninstalled.
[03/15 15:03:56    328s] ### Time Record (Data Preparation) is installed.
[03/15 15:03:56    328s] #Start routing data preparation on Tue Mar 15 15:03:56 2022
[03/15 15:03:56    328s] #
[03/15 15:03:56    328s] #Minimum voltage of a net in the design = 0.000.
[03/15 15:03:56    328s] #Maximum voltage of a net in the design = 1.100.
[03/15 15:03:56    328s] #Voltage range [0.000 - 1.100] has 59498 nets.
[03/15 15:03:56    328s] #Voltage range [0.900 - 1.100] has 1 net.
[03/15 15:03:56    328s] #Voltage range [0.000 - 0.000] has 1 net.
[03/15 15:03:57    328s] ### Time Record (Cell Pin Access) is installed.
[03/15 15:03:57    328s] #Restoring pin access data from file /home/linux/ieng6/ee260bwi22/c1jiang/dual-core-accelerator/part1/pnr/route.enc.dat/core.apa ...
[03/15 15:03:57    329s] #Done restoring pin access data
[03/15 15:03:57    329s] #Initial pin access analysis.
[03/15 15:03:57    329s] #Detail pin access analysis.
[03/15 15:03:57    329s] ### Time Record (Cell Pin Access) is uninstalled.
[03/15 15:03:58    330s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/15 15:03:58    330s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 15:03:58    330s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 15:03:58    330s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 15:03:58    330s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 15:03:58    330s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 15:03:58    330s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/15 15:03:58    330s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/15 15:03:58    330s] #Regenerating Ggrids automatically.
[03/15 15:03:58    330s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/15 15:03:58    330s] #Using automatically generated G-grids.
[03/15 15:03:59    331s] #Done routing data preparation.
[03/15 15:03:59    331s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1597.74 (MB), peak = 1720.91 (MB)
[03/15 15:03:59    331s] ### Time Record (Data Preparation) is uninstalled.
[03/15 15:03:59    331s] ### Time Record (Special Wire Merging) is installed.
[03/15 15:03:59    331s] #Merging special wires: starts on Tue Mar 15 15:03:59 2022 with memory = 1598.39 (MB), peak = 1720.91 (MB)
[03/15 15:03:59    331s] #
[03/15 15:03:59    331s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[03/15 15:03:59    331s] ### Time Record (Special Wire Merging) is uninstalled.
[03/15 15:03:59    331s] #Found 0 nets for post-route si or timing fixing.
[03/15 15:03:59    331s] #
[03/15 15:03:59    331s] #Finished routing data preparation on Tue Mar 15 15:03:59 2022
[03/15 15:03:59    331s] #
[03/15 15:03:59    331s] #Cpu time = 00:00:03
[03/15 15:03:59    331s] #Elapsed time = 00:00:03
[03/15 15:03:59    331s] #Increased memory = 48.85 (MB)
[03/15 15:03:59    331s] #Total memory = 1598.43 (MB)
[03/15 15:03:59    331s] #Peak memory = 1720.91 (MB)
[03/15 15:03:59    331s] #
[03/15 15:03:59    331s] ### Time Record (Global Routing) is installed.
[03/15 15:03:59    331s] #
[03/15 15:03:59    331s] #Start global routing on Tue Mar 15 15:03:59 2022
[03/15 15:03:59    331s] #
[03/15 15:03:59    331s] #
[03/15 15:03:59    331s] #Start global routing initialization on Tue Mar 15 15:03:59 2022
[03/15 15:03:59    331s] #
[03/15 15:03:59    331s] #WARNING (NRGR-22) Design is already detail routed.
[03/15 15:03:59    331s] ### Time Record (Global Routing) is uninstalled.
[03/15 15:04:00    332s] ### Time Record (Track Assignment) is installed.
[03/15 15:04:00    332s] ### Time Record (Track Assignment) is uninstalled.
[03/15 15:04:01    333s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/15 15:04:01    333s] #Cpu time = 00:00:05
[03/15 15:04:01    333s] #Elapsed time = 00:00:05
[03/15 15:04:01    333s] #Increased memory = 49.05 (MB)
[03/15 15:04:01    333s] #Total memory = 1598.57 (MB)
[03/15 15:04:01    333s] #Peak memory = 1720.91 (MB)
[03/15 15:04:01    333s] ### Time Record (Detail Routing) is installed.
[03/15 15:04:01    333s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/15 15:04:02    334s] #
[03/15 15:04:02    334s] #Start Detail Routing..
[03/15 15:04:02    334s] #start initial detail routing ...
[03/15 15:04:02    334s] ### Design has 0 dirty nets, has valid drcs
[03/15 15:04:03    335s] #   number of violations = 53
[03/15 15:04:03    335s] #
[03/15 15:04:03    335s] #    By Layer and Type :
[03/15 15:04:03    335s] #	          SpacV   Totals
[03/15 15:04:03    335s] #	M1           53       53
[03/15 15:04:03    335s] #	Totals       53       53
[03/15 15:04:03    335s] #0.0% of the total area was checked
[03/15 15:04:03    335s] #   number of violations = 53
[03/15 15:04:03    335s] #
[03/15 15:04:03    335s] #    By Layer and Type :
[03/15 15:04:03    335s] #	          SpacV   Totals
[03/15 15:04:03    335s] #	M1           53       53
[03/15 15:04:03    335s] #	Totals       53       53
[03/15 15:04:03    335s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1604.86 (MB), peak = 1720.91 (MB)
[03/15 15:04:05    337s] #start 1st optimization iteration ...
[03/15 15:04:08    340s] #   number of violations = 0
[03/15 15:04:08    340s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1628.18 (MB), peak = 1720.91 (MB)
[03/15 15:04:08    340s] #Complete Detail Routing.
[03/15 15:04:08    340s] #Total number of nets with non-default rule or having extra spacing = 355
[03/15 15:04:08    340s] #Total wire length = 1202788 um.
[03/15 15:04:08    340s] #Total half perimeter of net bounding box = 1109394 um.
[03/15 15:04:08    340s] #Total wire length on LAYER M1 = 8333 um.
[03/15 15:04:08    340s] #Total wire length on LAYER M2 = 328214 um.
[03/15 15:04:08    340s] #Total wire length on LAYER M3 = 421262 um.
[03/15 15:04:08    340s] #Total wire length on LAYER M4 = 248779 um.
[03/15 15:04:08    340s] #Total wire length on LAYER M5 = 172896 um.
[03/15 15:04:08    340s] #Total wire length on LAYER M6 = 8364 um.
[03/15 15:04:08    340s] #Total wire length on LAYER M7 = 9856 um.
[03/15 15:04:08    340s] #Total wire length on LAYER M8 = 5084 um.
[03/15 15:04:08    340s] #Total number of vias = 384427
[03/15 15:04:08    340s] #Total number of multi-cut vias = 224173 ( 58.3%)
[03/15 15:04:08    340s] #Total number of single cut vias = 160254 ( 41.7%)
[03/15 15:04:08    340s] #Up-Via Summary (total 384427):
[03/15 15:04:08    340s] #                   single-cut          multi-cut      Total
[03/15 15:04:08    340s] #-----------------------------------------------------------
[03/15 15:04:08    340s] # M1            134308 ( 69.7%)     58328 ( 30.3%)     192636
[03/15 15:04:08    340s] # M2             21544 ( 14.6%)    125925 ( 85.4%)     147469
[03/15 15:04:08    340s] # M3              3900 ( 10.8%)     32333 ( 89.2%)      36233
[03/15 15:04:08    340s] # M4               378 (  5.7%)      6230 ( 94.3%)       6608
[03/15 15:04:08    340s] # M5                46 (  5.6%)       770 ( 94.4%)        816
[03/15 15:04:08    340s] # M6                49 ( 13.7%)       308 ( 86.3%)        357
[03/15 15:04:08    340s] # M7                29 (  9.4%)       279 ( 90.6%)        308
[03/15 15:04:08    340s] #-----------------------------------------------------------
[03/15 15:04:08    340s] #               160254 ( 41.7%)    224173 ( 58.3%)     384427 
[03/15 15:04:08    340s] #
[03/15 15:04:08    340s] #Total number of DRC violations = 0
[03/15 15:04:08    340s] ### Time Record (Detail Routing) is uninstalled.
[03/15 15:04:08    340s] #Cpu time = 00:00:08
[03/15 15:04:08    340s] #Elapsed time = 00:00:08
[03/15 15:04:08    340s] #Increased memory = 17.55 (MB)
[03/15 15:04:08    340s] #Total memory = 1616.12 (MB)
[03/15 15:04:08    340s] #Peak memory = 1720.91 (MB)
[03/15 15:04:08    340s] ### Time Record (Antenna Fixing) is installed.
[03/15 15:04:09    341s] #
[03/15 15:04:09    341s] #start routing for process antenna violation fix ...
[03/15 15:04:09    341s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/15 15:04:10    342s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1617.93 (MB), peak = 1720.91 (MB)
[03/15 15:04:10    342s] #
[03/15 15:04:10    342s] #Total number of nets with non-default rule or having extra spacing = 355
[03/15 15:04:10    342s] #Total wire length = 1202788 um.
[03/15 15:04:10    342s] #Total half perimeter of net bounding box = 1109394 um.
[03/15 15:04:10    342s] #Total wire length on LAYER M1 = 8333 um.
[03/15 15:04:10    342s] #Total wire length on LAYER M2 = 328214 um.
[03/15 15:04:10    342s] #Total wire length on LAYER M3 = 421262 um.
[03/15 15:04:10    342s] #Total wire length on LAYER M4 = 248779 um.
[03/15 15:04:10    342s] #Total wire length on LAYER M5 = 172896 um.
[03/15 15:04:10    342s] #Total wire length on LAYER M6 = 8364 um.
[03/15 15:04:10    342s] #Total wire length on LAYER M7 = 9856 um.
[03/15 15:04:10    342s] #Total wire length on LAYER M8 = 5084 um.
[03/15 15:04:10    342s] #Total number of vias = 384427
[03/15 15:04:10    342s] #Total number of multi-cut vias = 224173 ( 58.3%)
[03/15 15:04:10    342s] #Total number of single cut vias = 160254 ( 41.7%)
[03/15 15:04:10    342s] #Up-Via Summary (total 384427):
[03/15 15:04:10    342s] #                   single-cut          multi-cut      Total
[03/15 15:04:10    342s] #-----------------------------------------------------------
[03/15 15:04:10    342s] # M1            134308 ( 69.7%)     58328 ( 30.3%)     192636
[03/15 15:04:10    342s] # M2             21544 ( 14.6%)    125925 ( 85.4%)     147469
[03/15 15:04:10    342s] # M3              3900 ( 10.8%)     32333 ( 89.2%)      36233
[03/15 15:04:10    342s] # M4               378 (  5.7%)      6230 ( 94.3%)       6608
[03/15 15:04:10    342s] # M5                46 (  5.6%)       770 ( 94.4%)        816
[03/15 15:04:10    342s] # M6                49 ( 13.7%)       308 ( 86.3%)        357
[03/15 15:04:10    342s] # M7                29 (  9.4%)       279 ( 90.6%)        308
[03/15 15:04:10    342s] #-----------------------------------------------------------
[03/15 15:04:10    342s] #               160254 ( 41.7%)    224173 ( 58.3%)     384427 
[03/15 15:04:10    342s] #
[03/15 15:04:10    342s] #Total number of DRC violations = 0
[03/15 15:04:10    342s] #Total number of net violated process antenna rule = 0
[03/15 15:04:10    342s] #
[03/15 15:04:12    344s] #
[03/15 15:04:12    344s] #Total number of nets with non-default rule or having extra spacing = 355
[03/15 15:04:12    344s] #Total wire length = 1202788 um.
[03/15 15:04:12    344s] #Total half perimeter of net bounding box = 1109394 um.
[03/15 15:04:12    344s] #Total wire length on LAYER M1 = 8333 um.
[03/15 15:04:12    344s] #Total wire length on LAYER M2 = 328214 um.
[03/15 15:04:12    344s] #Total wire length on LAYER M3 = 421262 um.
[03/15 15:04:12    344s] #Total wire length on LAYER M4 = 248779 um.
[03/15 15:04:12    344s] #Total wire length on LAYER M5 = 172896 um.
[03/15 15:04:12    344s] #Total wire length on LAYER M6 = 8364 um.
[03/15 15:04:12    344s] #Total wire length on LAYER M7 = 9856 um.
[03/15 15:04:12    344s] #Total wire length on LAYER M8 = 5084 um.
[03/15 15:04:12    344s] #Total number of vias = 384427
[03/15 15:04:12    344s] #Total number of multi-cut vias = 224173 ( 58.3%)
[03/15 15:04:12    344s] #Total number of single cut vias = 160254 ( 41.7%)
[03/15 15:04:12    344s] #Up-Via Summary (total 384427):
[03/15 15:04:12    344s] #                   single-cut          multi-cut      Total
[03/15 15:04:12    344s] #-----------------------------------------------------------
[03/15 15:04:12    344s] # M1            134308 ( 69.7%)     58328 ( 30.3%)     192636
[03/15 15:04:12    344s] # M2             21544 ( 14.6%)    125925 ( 85.4%)     147469
[03/15 15:04:12    344s] # M3              3900 ( 10.8%)     32333 ( 89.2%)      36233
[03/15 15:04:12    344s] # M4               378 (  5.7%)      6230 ( 94.3%)       6608
[03/15 15:04:12    344s] # M5                46 (  5.6%)       770 ( 94.4%)        816
[03/15 15:04:12    344s] # M6                49 ( 13.7%)       308 ( 86.3%)        357
[03/15 15:04:12    344s] # M7                29 (  9.4%)       279 ( 90.6%)        308
[03/15 15:04:12    344s] #-----------------------------------------------------------
[03/15 15:04:12    344s] #               160254 ( 41.7%)    224173 ( 58.3%)     384427 
[03/15 15:04:12    344s] #
[03/15 15:04:12    344s] #Total number of DRC violations = 0
[03/15 15:04:12    344s] #Total number of net violated process antenna rule = 0
[03/15 15:04:12    344s] #
[03/15 15:04:12    344s] ### Time Record (Antenna Fixing) is uninstalled.
[03/15 15:04:12    344s] #detailRoute Statistics:
[03/15 15:04:12    344s] #Cpu time = 00:00:11
[03/15 15:04:12    344s] #Elapsed time = 00:00:11
[03/15 15:04:12    344s] #Increased memory = 19.68 (MB)
[03/15 15:04:12    344s] #Total memory = 1618.25 (MB)
[03/15 15:04:12    344s] #Peak memory = 1720.91 (MB)
[03/15 15:04:12    344s] #Skip updating routing design signature in db-snapshot flow
[03/15 15:04:12    344s] ### Time Record (DB Export) is installed.
[03/15 15:04:13    345s] ### Time Record (DB Export) is uninstalled.
[03/15 15:04:13    345s] ### Time Record (Post Callback) is installed.
[03/15 15:04:14    346s] ### Time Record (Post Callback) is uninstalled.
[03/15 15:04:14    346s] #
[03/15 15:04:14    346s] #globalDetailRoute statistics:
[03/15 15:04:14    346s] #Cpu time = 00:00:22
[03/15 15:04:14    346s] #Elapsed time = 00:00:22
[03/15 15:04:14    346s] #Increased memory = -97.30 (MB)
[03/15 15:04:14    346s] #Total memory = 1521.73 (MB)
[03/15 15:04:14    346s] #Peak memory = 1720.91 (MB)
[03/15 15:04:14    346s] #Number of warnings = 1
[03/15 15:04:14    346s] #Total number of warnings = 1
[03/15 15:04:14    346s] #Number of fails = 0
[03/15 15:04:14    346s] #Total number of fails = 0
[03/15 15:04:14    346s] #Complete globalDetailRoute on Tue Mar 15 15:04:14 2022
[03/15 15:04:14    346s] #
[03/15 15:04:14    346s] ### Time Record (globalDetailRoute) is uninstalled.
[03/15 15:04:14    346s] ### 
[03/15 15:04:14    346s] ###   Scalability Statistics
[03/15 15:04:14    346s] ### 
[03/15 15:04:14    346s] ### --------------------------------+----------------+----------------+----------------+
[03/15 15:04:14    346s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/15 15:04:14    346s] ### --------------------------------+----------------+----------------+----------------+
[03/15 15:04:14    346s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/15 15:04:14    346s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/15 15:04:14    346s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/15 15:04:14    346s] ###   DB Import                     |        00:00:04|        00:00:04|             1.0|
[03/15 15:04:14    346s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[03/15 15:04:14    346s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/15 15:04:14    346s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/15 15:04:14    346s] ###   Data Preparation              |        00:00:03|        00:00:03|             1.0|
[03/15 15:04:14    346s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[03/15 15:04:14    346s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[03/15 15:04:14    346s] ###   Detail Routing                |        00:00:08|        00:00:08|             1.0|
[03/15 15:04:14    346s] ###   Antenna Fixing                |        00:00:04|        00:00:04|             1.0|
[03/15 15:04:14    346s] ###   Entire Command                |        00:00:22|        00:00:22|             1.0|
[03/15 15:04:14    346s] ### --------------------------------+----------------+----------------+----------------+
[03/15 15:04:14    346s] ### 
[03/15 15:04:14    346s] **optDesign ... cpu = 0:02:17, real = 0:02:15, mem = 1466.7M, totSessionCpu=0:05:46 **
[03/15 15:04:14    346s] -routeWithEco false                       # bool, default=false
[03/15 15:04:14    346s] -routeSelectedNetOnly false               # bool, default=false
[03/15 15:04:14    346s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/15 15:04:14    346s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/15 15:04:14    346s] New Signature Flow (restoreNanoRouteOptions) ....
[03/15 15:04:14    346s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/15 15:04:14    346s] Extraction called for design 'core' of instances=59488 and nets=59500 using extraction engine 'postRoute' at effort level 'low' .
[03/15 15:04:14    346s] PostRoute (effortLevel low) RC Extraction called for design core.
[03/15 15:04:14    346s] RC Extraction called in multi-corner(2) mode.
[03/15 15:04:14    346s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 15:04:14    346s] Process corner(s) are loaded.
[03/15 15:04:14    346s]  Corner: Cmax
[03/15 15:04:14    346s]  Corner: Cmin
[03/15 15:04:14    346s] extractDetailRC Option : -outfile /tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb.d -maxResLength 200  -extended
[03/15 15:04:14    346s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/15 15:04:14    346s]       RC Corner Indexes            0       1   
[03/15 15:04:14    346s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 15:04:14    346s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/15 15:04:14    346s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 15:04:14    346s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 15:04:14    346s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 15:04:14    346s] Shrink Factor                : 1.00000
[03/15 15:04:14    346s] LayerId::1 widthSet size::4
[03/15 15:04:14    346s] LayerId::2 widthSet size::4
[03/15 15:04:14    346s] LayerId::3 widthSet size::4
[03/15 15:04:14    346s] LayerId::4 widthSet size::4
[03/15 15:04:14    346s] LayerId::5 widthSet size::4
[03/15 15:04:14    346s] LayerId::6 widthSet size::4
[03/15 15:04:14    346s] LayerId::7 widthSet size::4
[03/15 15:04:14    346s] LayerId::8 widthSet size::4
[03/15 15:04:14    346s] Initializing multi-corner capacitance tables ... 
[03/15 15:04:14    346s] Initializing multi-corner resistance tables ...
[03/15 15:04:14    346s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.309578 ; uaWl: 0.983675 ; uaWlH: 0.350445 ; aWlH: 0.013362 ; Pmax: 0.852200 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 81 ; 
[03/15 15:04:15    347s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1858.0M)
[03/15 15:04:15    347s] Creating parasitic data file '/tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb.d' for storing RC.
[03/15 15:04:15    347s] Extracted 10.0002% (CPU Time= 0:00:01.4  MEM= 1944.7M)
[03/15 15:04:16    348s] Extracted 20.0003% (CPU Time= 0:00:01.8  MEM= 1944.7M)
[03/15 15:04:16    348s] Extracted 30.0003% (CPU Time= 0:00:02.2  MEM= 1944.7M)
[03/15 15:04:17    349s] Extracted 40.0002% (CPU Time= 0:00:03.0  MEM= 1948.7M)
[03/15 15:04:18    351s] Extracted 50.0003% (CPU Time= 0:00:04.6  MEM= 1948.7M)
[03/15 15:04:19    351s] Extracted 60.0003% (CPU Time= 0:00:04.9  MEM= 1948.7M)
[03/15 15:04:19    351s] Extracted 70.0002% (CPU Time= 0:00:05.4  MEM= 1948.7M)
[03/15 15:04:20    352s] Extracted 80.0002% (CPU Time= 0:00:05.9  MEM= 1948.7M)
[03/15 15:04:21    353s] Extracted 90.0003% (CPU Time= 0:00:06.8  MEM= 1948.7M)
[03/15 15:04:22    354s] Extracted 100% (CPU Time= 0:00:08.4  MEM= 1948.7M)
[03/15 15:04:22    354s] Number of Extracted Resistors     : 1019196
[03/15 15:04:22    354s] Number of Extracted Ground Cap.   : 1012810
[03/15 15:04:22    354s] Number of Extracted Coupling Cap. : 1754572
[03/15 15:04:22    354s] Opening parasitic data file '/tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb.d' for reading (mem: 1924.711M)
[03/15 15:04:22    354s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/15 15:04:22    354s]  Corner: Cmax
[03/15 15:04:22    354s]  Corner: Cmin
[03/15 15:04:22    355s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1924.7M)
[03/15 15:04:23    355s] Creating parasitic data file '/tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb_Filter.rcdb.d' for storing RC.
[03/15 15:04:23    356s] Closing parasitic data file '/tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb.d': 59291 access done (mem: 1924.711M)
[03/15 15:04:23    356s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1924.711M)
[03/15 15:04:23    356s] Opening parasitic data file '/tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb.d' for reading (mem: 1924.711M)
[03/15 15:04:23    356s] processing rcdb (/tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb.d) for hinst (top) of cell (core);
[03/15 15:04:24    357s] Closing parasitic data file '/tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb.d': 0 access done (mem: 1924.711M)
[03/15 15:04:24    357s] Lumped Parasitic Loading Completed (total cpu=0:00:01.6, real=0:00:01.0, current mem=1924.711M)
[03/15 15:04:24    357s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:11.6  Real Time: 0:00:10.0  MEM: 1924.711M)
[03/15 15:04:24    357s] **optDesign ... cpu = 0:02:28, real = 0:02:25, mem = 1475.2M, totSessionCpu=0:05:58 **
[03/15 15:04:24    357s] Starting delay calculation for Setup views
[03/15 15:04:24    358s] Starting SI iteration 1 using Infinite Timing Windows
[03/15 15:04:25    358s] #################################################################################
[03/15 15:04:25    358s] # Design Stage: PostRoute
[03/15 15:04:25    358s] # Design Name: core
[03/15 15:04:25    358s] # Design Mode: 65nm
[03/15 15:04:25    358s] # Analysis Mode: MMMC OCV 
[03/15 15:04:25    358s] # Parasitics Mode: SPEF/RCDB
[03/15 15:04:25    358s] # Signoff Settings: SI On 
[03/15 15:04:25    358s] #################################################################################
[03/15 15:04:27    360s] AAE_INFO: 1 threads acquired from CTE.
[03/15 15:04:27    360s] Setting infinite Tws ...
[03/15 15:04:27    360s] First Iteration Infinite Tw... 
[03/15 15:04:27    360s] Calculate early delays in OCV mode...
[03/15 15:04:27    360s] Calculate late delays in OCV mode...
[03/15 15:04:27    360s] Topological Sorting (REAL = 0:00:00.0, MEM = 1900.8M, InitMEM = 1892.2M)
[03/15 15:04:27    360s] Start delay calculation (fullDC) (1 T). (MEM=1900.75)
[03/15 15:04:27    360s] LayerId::1 widthSet size::4
[03/15 15:04:27    360s] LayerId::2 widthSet size::4
[03/15 15:04:27    360s] LayerId::3 widthSet size::4
[03/15 15:04:27    360s] LayerId::4 widthSet size::4
[03/15 15:04:27    360s] LayerId::5 widthSet size::4
[03/15 15:04:27    360s] LayerId::6 widthSet size::4
[03/15 15:04:27    360s] LayerId::7 widthSet size::4
[03/15 15:04:27    360s] LayerId::8 widthSet size::4
[03/15 15:04:27    360s] Initializing multi-corner capacitance tables ... 
[03/15 15:04:27    360s] Initializing multi-corner resistance tables ...
[03/15 15:04:27    361s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.309578 ; uaWl: 0.983675 ; uaWlH: 0.350445 ; aWlH: 0.013362 ; Pmax: 0.852200 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 81 ; 
[03/15 15:04:28    361s] End AAE Lib Interpolated Model. (MEM=1912.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 15:04:28    361s] Opening parasitic data file '/tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb.d' for reading (mem: 1912.359M)
[03/15 15:04:28    361s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1912.4M)
[03/15 15:04:46    380s] Total number of fetched objects 59313
[03/15 15:04:46    380s] AAE_INFO-618: Total number of nets in the design is 59500,  99.7 percent of the nets selected for SI analysis
[03/15 15:04:47    380s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:01.0)
[03/15 15:04:47    380s] End delay calculation. (MEM=1960.04 CPU=0:00:17.7 REAL=0:00:18.0)
[03/15 15:04:47    380s] End delay calculation (fullDC). (MEM=1960.04 CPU=0:00:20.1 REAL=0:00:20.0)
[03/15 15:04:47    380s] *** CDM Built up (cpu=0:00:22.3  real=0:00:22.0  mem= 1960.0M) ***
[03/15 15:04:50    383s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1960.0M)
[03/15 15:04:50    383s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 15:04:50    384s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 1960.0M)
[03/15 15:04:50    384s] Starting SI iteration 2
[03/15 15:04:51    384s] Calculate early delays in OCV mode...
[03/15 15:04:51    384s] Calculate late delays in OCV mode...
[03/15 15:04:51    384s] Start delay calculation (fullDC) (1 T). (MEM=1923.16)
[03/15 15:04:51    385s] End AAE Lib Interpolated Model. (MEM=1923.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 15:04:59    392s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/15 15:04:59    392s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 59313. 
[03/15 15:04:59    392s] Total number of fetched objects 59313
[03/15 15:04:59    392s] AAE_INFO-618: Total number of nets in the design is 59500,  15.7 percent of the nets selected for SI analysis
[03/15 15:04:59    392s] End delay calculation. (MEM=1929.31 CPU=0:00:07.9 REAL=0:00:08.0)
[03/15 15:04:59    392s] End delay calculation (fullDC). (MEM=1929.31 CPU=0:00:08.2 REAL=0:00:08.0)
[03/15 15:04:59    392s] *** CDM Built up (cpu=0:00:08.2  real=0:00:08.0  mem= 1929.3M) ***
[03/15 15:05:04    397s] *** Done Building Timing Graph (cpu=0:00:40.1 real=0:00:40.0 totSessionCpu=0:06:38 mem=1929.3M)
[03/15 15:05:04    398s] End AAE Lib Interpolated Model. (MEM=1929.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 15:05:04    398s] ** Profile ** Start :  cpu=0:00:00.0, mem=1929.3M
[03/15 15:05:04    398s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1929.3M
[03/15 15:05:05    398s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.140, REAL:0.138, MEM:1929.3M
[03/15 15:05:05    398s] ** Profile ** Other data :  cpu=0:00:00.2, mem=1929.3M
[03/15 15:05:06    399s] ** Profile ** Overall slacks :  cpu=0:00:00.9, mem=1929.3M
[03/15 15:05:07    400s] ** Profile ** DRVs :  cpu=0:00:01.2, mem=1944.6M
[03/15 15:05:07    400s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.160  | -0.226  | -1.160  |
|           TNS (ns):|-485.987 |-324.766 |-161.221 |
|    Violating Paths:|  2370   |  2210   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.058%
       (88.873% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1944.6M
[03/15 15:05:07    400s] **optDesign ... cpu = 0:03:11, real = 0:03:08, mem = 1664.6M, totSessionCpu=0:06:41 **
[03/15 15:05:07    400s] **optDesign ... cpu = 0:03:11, real = 0:03:08, mem = 1664.6M, totSessionCpu=0:06:41 **
[03/15 15:05:07    400s] Executing marking Critical Nets1
[03/15 15:05:07    400s] Latch borrow mode reset to max_borrow
[03/15 15:05:10    403s] <optDesign CMD> Restore Using all VT Cells
[03/15 15:05:10    403s] cleaningup cpe interface
[03/15 15:05:10    403s] Reported timing to dir ./timingReports
[03/15 15:05:10    403s] **optDesign ... cpu = 0:03:14, real = 0:03:11, mem = 1648.2M, totSessionCpu=0:06:44 **
[03/15 15:05:10    403s] End AAE Lib Interpolated Model. (MEM=1911.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 15:05:10    403s] Begin: glitch net info
[03/15 15:05:10    403s] glitch slack range: number of glitch nets
[03/15 15:05:10    403s] glitch slack < -0.32 : 0
[03/15 15:05:10    403s] -0.32 < glitch slack < -0.28 : 0
[03/15 15:05:10    403s] -0.28 < glitch slack < -0.24 : 0
[03/15 15:05:10    403s] -0.24 < glitch slack < -0.2 : 0
[03/15 15:05:10    403s] -0.2 < glitch slack < -0.16 : 0
[03/15 15:05:10    403s] -0.16 < glitch slack < -0.12 : 0
[03/15 15:05:10    403s] -0.12 < glitch slack < -0.08 : 0
[03/15 15:05:10    403s] -0.08 < glitch slack < -0.04 : 0
[03/15 15:05:10    403s] -0.04 < glitch slack : 0
[03/15 15:05:10    403s] End: glitch net info
[03/15 15:05:10    403s] ** Profile ** Start :  cpu=0:00:00.0, mem=1911.6M
[03/15 15:05:10    404s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1911.6M
[03/15 15:05:10    404s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.100, MEM:1911.6M
[03/15 15:05:10    404s] ** Profile ** Other data :  cpu=0:00:00.2, mem=1911.6M
[03/15 15:05:11    404s] ** Profile ** Overall slacks :  cpu=0:00:00.7, mem=1921.6M
[03/15 15:05:11    405s] ** Profile ** Total reports :  cpu=0:00:00.5, mem=1913.6M
[03/15 15:05:14    407s] ** Profile ** DRVs :  cpu=0:00:02.1, mem=1911.6M
[03/15 15:05:14    407s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.160  | -0.226  | -1.160  |
|           TNS (ns):|-485.987 |-324.766 |-161.221 |
|    Violating Paths:|  2370   |  2210   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.058%
       (88.873% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1911.6M
[03/15 15:05:14    407s] **optDesign ... cpu = 0:03:18, real = 0:03:15, mem = 1649.6M, totSessionCpu=0:06:47 **
[03/15 15:05:14    407s]  ReSet Options after AAE Based Opt flow 
[03/15 15:05:14    407s] Opt: RC extraction mode changed to 'detail'
[03/15 15:05:14    407s] *** Finished optDesign ***
[03/15 15:05:14    407s] cleaningup cpe interface
[03/15 15:05:14    407s] cleaningup cpe interface
[03/15 15:05:15    407s] Info: pop threads available for lower-level modules during optimization.
[03/15 15:05:15    407s] Deleting Lib Analyzer.
[03/15 15:05:15    407s] Info: Destroy the CCOpt slew target map.
[03/15 15:05:15    407s] clean pInstBBox. size 0
[03/15 15:05:15    407s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/15 15:05:15    407s] All LLGs are deleted
[03/15 15:05:15    407s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1912.6M
[03/15 15:05:15    407s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1908.2M
[03/15 15:05:15    407s] 
[03/15 15:05:15    407s] =============================================================================================
[03/15 15:05:15    407s]  Final TAT Report for optDesign
[03/15 15:05:15    407s] =============================================================================================
[03/15 15:05:15    407s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 15:05:15    407s] ---------------------------------------------------------------------------------------------
[03/15 15:05:15    407s] [ DrvOpt                 ]      1   0:00:10.3  (   5.3 % )     0:00:10.3 /  0:00:10.3    1.0
[03/15 15:05:15    407s] [ ClockDrv               ]      1   0:00:05.3  (   2.7 % )     0:00:05.3 /  0:00:05.3    1.0
[03/15 15:05:15    407s] [ ViewPruning            ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 15:05:15    407s] [ CheckPlace             ]      1   0:00:00.5  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.0
[03/15 15:05:15    407s] [ RefinePlace            ]      1   0:00:01.8  (   0.9 % )     0:00:01.8 /  0:00:01.8    1.0
[03/15 15:05:15    407s] [ EcoRoute               ]      1   0:00:21.6  (  11.1 % )     0:00:21.6 /  0:00:21.8    1.0
[03/15 15:05:15    407s] [ ExtractRC              ]      2   0:00:20.1  (  10.4 % )     0:00:20.1 /  0:00:22.9    1.1
[03/15 15:05:15    407s] [ TimingUpdate           ]     12   0:00:15.0  (   7.7 % )     0:01:23.9 /  0:01:24.4    1.0
[03/15 15:05:15    407s] [ FullDelayCalc          ]      2   0:01:08.9  (  35.6 % )     0:01:08.9 /  0:01:09.4    1.0
[03/15 15:05:15    407s] [ OptSummaryReport       ]      5   0:00:01.1  (   0.6 % )     0:00:12.2 /  0:00:11.2    0.9
[03/15 15:05:15    407s] [ TimingReport           ]      5   0:00:03.7  (   1.9 % )     0:00:03.7 /  0:00:03.7    1.0
[03/15 15:05:15    407s] [ DrvReport              ]      5   0:00:06.9  (   3.6 % )     0:00:06.9 /  0:00:05.9    0.9
[03/15 15:05:15    407s] [ GenerateReports        ]      1   0:00:00.5  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.0
[03/15 15:05:15    407s] [ PropagateActivity      ]      1   0:00:21.9  (  11.3 % )     0:00:21.9 /  0:00:21.9    1.0
[03/15 15:05:15    407s] [ MISC                   ]          0:00:16.4  (   8.5 % )     0:00:16.4 /  0:00:16.4    1.0
[03/15 15:05:15    407s] ---------------------------------------------------------------------------------------------
[03/15 15:05:15    407s]  optDesign TOTAL                    0:03:13.8  ( 100.0 % )     0:03:13.8 /  0:03:16.2    1.0
[03/15 15:05:15    407s] ---------------------------------------------------------------------------------------------
[03/15 15:05:15    407s] 
[03/15 15:05:15    407s] Deleting Cell Server ...
[03/15 15:08:45    444s] <CMD> optDesign -postRoute -inc
[03/15 15:08:45    444s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1561.8M, totSessionCpu=0:07:25 **
[03/15 15:08:45    444s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/15 15:08:45    444s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/15 15:08:46    445s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/15 15:08:46    445s] Creating Cell Server ...(0, 0, 0, 0)
[03/15 15:08:46    445s] Summary for sequential cells identification: 
[03/15 15:08:46    445s]   Identified SBFF number: 199
[03/15 15:08:46    445s]   Identified MBFF number: 0
[03/15 15:08:46    445s]   Identified SB Latch number: 0
[03/15 15:08:46    445s]   Identified MB Latch number: 0
[03/15 15:08:46    445s]   Not identified SBFF number: 0
[03/15 15:08:46    445s]   Not identified MBFF number: 0
[03/15 15:08:46    445s]   Not identified SB Latch number: 0
[03/15 15:08:46    445s]   Not identified MB Latch number: 0
[03/15 15:08:46    445s]   Number of sequential cells which are not FFs: 104
[03/15 15:08:46    445s]  Visiting view : WC_VIEW
[03/15 15:08:46    445s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/15 15:08:46    445s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/15 15:08:46    445s]  Visiting view : BC_VIEW
[03/15 15:08:46    445s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/15 15:08:46    445s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/15 15:08:46    445s]  Setting StdDelay to 14.50
[03/15 15:08:46    445s] Creating Cell Server, finished. 
[03/15 15:08:46    445s] 
[03/15 15:08:46    445s] Need call spDPlaceInit before registerPrioInstLoc.
[03/15 15:08:46    445s] GigaOpt running with 1 threads.
[03/15 15:08:46    445s] Info: 1 threads available for lower-level modules during optimization.
[03/15 15:08:46    445s] OPERPROF: Starting DPlace-Init at level 1, MEM:1856.2M
[03/15 15:08:46    445s] z: 2, totalTracks: 1
[03/15 15:08:46    445s] z: 4, totalTracks: 1
[03/15 15:08:46    445s] z: 6, totalTracks: 1
[03/15 15:08:46    445s] z: 8, totalTracks: 1
[03/15 15:08:46    445s] #spOpts: N=65 mergeVia=F 
[03/15 15:08:46    445s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1856.2M
[03/15 15:08:46    445s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1856.2M
[03/15 15:08:46    445s] Core basic site is core
[03/15 15:08:46    445s] SiteArray: non-trimmed site array dimensions = 347 x 3135
[03/15 15:08:46    445s] SiteArray: use 4,620,288 bytes
[03/15 15:08:46    445s] SiteArray: current memory after site array memory allocation 1860.6M
[03/15 15:08:46    445s] SiteArray: FP blocked sites are writable
[03/15 15:08:46    445s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 15:08:46    445s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1860.6M
[03/15 15:08:46    445s] Process 20 wires and vias for routing blockage and capacity analysis
[03/15 15:08:46    445s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1860.6M
[03/15 15:08:47    445s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.100, REAL:0.105, MEM:1860.6M
[03/15 15:08:47    445s] OPERPROF:     Starting CMU at level 3, MEM:1860.6M
[03/15 15:08:47    445s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:1860.6M
[03/15 15:08:47    445s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.128, MEM:1860.6M
[03/15 15:08:47    445s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=1860.6MB).
[03/15 15:08:47    445s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.225, MEM:1860.6M
[03/15 15:08:47    445s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/15 15:08:47    445s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/15 15:08:47    445s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/15 15:08:47    445s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/15 15:08:47    445s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/15 15:08:47    445s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/15 15:08:47    445s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/15 15:08:47    445s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/15 15:08:47    445s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/15 15:08:47    445s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/15 15:08:47    445s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/15 15:08:47    445s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/15 15:08:47    445s] 	Cell FILL1_LL, site bcore.
[03/15 15:08:47    445s] 	Cell FILL_NW_HH, site bcore.
[03/15 15:08:47    445s] 	Cell FILL_NW_LL, site bcore.
[03/15 15:08:47    445s] 	Cell LVLLHCD1, site bcore.
[03/15 15:08:47    445s] 	Cell LVLLHCD2, site bcore.
[03/15 15:08:47    445s] 	Cell LVLLHCD4, site bcore.
[03/15 15:08:47    445s] 	Cell LVLLHCD8, site bcore.
[03/15 15:08:47    445s] 	Cell LVLLHD1, site bcore.
[03/15 15:08:47    445s] 	Cell LVLLHD2, site bcore.
[03/15 15:08:47    445s] 	Cell LVLLHD4, site bcore.
[03/15 15:08:47    445s] 	Cell LVLLHD8, site bcore.
[03/15 15:08:47    445s] .
[03/15 15:08:47    445s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1860.6M
[03/15 15:08:47    445s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.142, MEM:1860.6M
[03/15 15:08:47    445s] 
[03/15 15:08:47    445s] Creating Lib Analyzer ...
[03/15 15:08:47    445s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/15 15:08:47    445s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/15 15:08:47    445s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/15 15:08:47    445s] 
[03/15 15:08:48    447s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:27 mem=1882.6M
[03/15 15:08:48    447s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:27 mem=1882.6M
[03/15 15:08:48    447s] Creating Lib Analyzer, finished. 
[03/15 15:08:48    447s] Effort level <high> specified for reg2reg path_group
[03/15 15:08:52    451s]              0V	    VSS
[03/15 15:08:52    451s]            0.9V	    VDD
[03/15 15:08:56    455s] Processing average sequential pin duty cycle 
[03/15 15:08:56    455s] Processing average sequential pin duty cycle 
[03/15 15:08:56    455s] Initializing cpe interface
[03/15 15:08:58    457s] Processing average sequential pin duty cycle 
[03/15 15:09:01    460s] **optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 1648.2M, totSessionCpu=0:07:40 **
[03/15 15:09:01    460s] **INFO: DRVs not fixed with -incr option
[03/15 15:09:01    460s] Existing Dirty Nets : 0
[03/15 15:09:01    460s] New Signature Flow (optDesignCheckOptions) ....
[03/15 15:09:01    460s] #Taking db snapshot
[03/15 15:09:01    460s] #Taking db snapshot ... done
[03/15 15:09:01    460s] OPERPROF: Starting checkPlace at level 1, MEM:1921.2M
[03/15 15:09:01    460s] z: 2, totalTracks: 1
[03/15 15:09:01    460s] z: 4, totalTracks: 1
[03/15 15:09:01    460s] z: 6, totalTracks: 1
[03/15 15:09:01    460s] z: 8, totalTracks: 1
[03/15 15:09:01    460s] #spOpts: N=65 
[03/15 15:09:02    460s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1921.2M
[03/15 15:09:02    460s] Info: 48 insts are soft-fixed.
[03/15 15:09:02    460s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.090, MEM:1921.2M
[03/15 15:09:02    460s] Begin checking placement ... (start mem=1921.2M, init mem=1921.2M)
[03/15 15:09:02    460s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1921.2M
[03/15 15:09:02    460s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.004, MEM:1921.2M
[03/15 15:09:02    460s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1921.2M
[03/15 15:09:02    461s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.180, REAL:0.181, MEM:1921.2M
[03/15 15:09:02    461s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1921.2M
[03/15 15:09:02    461s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.030, REAL:0.029, MEM:1921.2M
[03/15 15:09:02    461s] *info: Placed = 59488          (Fixed = 141)
[03/15 15:09:02    461s] *info: Unplaced = 0           
[03/15 15:09:02    461s] Placement Density:88.84%(348048/391770)
[03/15 15:09:02    461s] Placement Density (including fixed std cells):88.84%(348048/391770)
[03/15 15:09:02    461s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1921.2M
[03/15 15:09:02    461s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.018, MEM:1916.8M
[03/15 15:09:02    461s] Finished checkPlace (total: cpu=0:00:00.4, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=1916.8M)
[03/15 15:09:02    461s] OPERPROF: Finished checkPlace at level 1, CPU:0.450, REAL:0.455, MEM:1916.8M
[03/15 15:09:02    461s]  Initial DC engine is -> aae
[03/15 15:09:02    461s]  
[03/15 15:09:02    461s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/15 15:09:02    461s]  
[03/15 15:09:02    461s]  
[03/15 15:09:02    461s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/15 15:09:02    461s]  
[03/15 15:09:02    461s] Reset EOS DB
[03/15 15:09:02    461s] Ignoring AAE DB Resetting ...
[03/15 15:09:02    461s]  Set Options for AAE Based Opt flow 
[03/15 15:09:02    461s] *** optDesign -postRoute ***
[03/15 15:09:02    461s] DRC Margin: user margin 0.0; extra margin 0
[03/15 15:09:02    461s] Setup Target Slack: user slack 0
[03/15 15:09:02    461s] Hold Target Slack: user slack 0
[03/15 15:09:02    461s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/15 15:09:02    461s] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[03/15 15:09:02    461s] All LLGs are deleted
[03/15 15:09:02    461s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1916.8M
[03/15 15:09:02    461s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1916.8M
[03/15 15:09:02    461s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1916.8M
[03/15 15:09:02    461s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1916.8M
[03/15 15:09:02    461s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1921.2M
[03/15 15:09:02    461s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.001, MEM:1921.2M
[03/15 15:09:02    461s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.100, REAL:0.100, MEM:1921.2M
[03/15 15:09:02    461s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.116, MEM:1921.2M
[03/15 15:09:02    461s] Include MVT Delays for Hold Opt
[03/15 15:09:02    461s] Deleting Cell Server ...
[03/15 15:09:02    461s] Deleting Lib Analyzer.
[03/15 15:09:02    461s] ** INFO : this run is activating 'postRoute' automaton
[03/15 15:09:02    461s] 
[03/15 15:09:02    461s] Power view               = WC_VIEW
[03/15 15:09:02    461s] Number of VT partitions  = 2
[03/15 15:09:02    461s] Standard cells in design = 811
[03/15 15:09:02    461s] Instances in design      = 55610
[03/15 15:09:02    461s] 
[03/15 15:09:02    461s] Instance distribution across the VT partitions:
[03/15 15:09:02    461s] 
[03/15 15:09:02    461s]  LVT : inst = 30141 (54.2%), cells = 335 (41.31%)
[03/15 15:09:02    461s]    Lib tcbn65gpluswc        : inst = 30141 (54.2%)
[03/15 15:09:02    461s] 
[03/15 15:09:02    461s]  HVT : inst = 25469 (45.8%), cells = 461 (56.84%)
[03/15 15:09:02    461s]    Lib tcbn65gpluswc        : inst = 25469 (45.8%)
[03/15 15:09:02    461s] 
[03/15 15:09:02    461s] Reporting took 0 sec
[03/15 15:09:02    461s] Closing parasitic data file '/tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb.d': 59291 access done (mem: 1921.238M)
[03/15 15:09:02    461s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/15 15:09:02    461s] Extraction called for design 'core' of instances=59488 and nets=59500 using extraction engine 'postRoute' at effort level 'low' .
[03/15 15:09:02    461s] PostRoute (effortLevel low) RC Extraction called for design core.
[03/15 15:09:02    461s] RC Extraction called in multi-corner(2) mode.
[03/15 15:09:02    461s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 15:09:02    461s] Process corner(s) are loaded.
[03/15 15:09:02    461s]  Corner: Cmax
[03/15 15:09:02    461s]  Corner: Cmin
[03/15 15:09:02    461s] extractDetailRC Option : -outfile /tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb.d -maxResLength 200  -extended
[03/15 15:09:02    461s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/15 15:09:02    461s]       RC Corner Indexes            0       1   
[03/15 15:09:02    461s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 15:09:02    461s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/15 15:09:02    461s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 15:09:02    461s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 15:09:02    461s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 15:09:02    461s] Shrink Factor                : 1.00000
[03/15 15:09:03    462s] LayerId::1 widthSet size::4
[03/15 15:09:03    462s] LayerId::2 widthSet size::4
[03/15 15:09:03    462s] LayerId::3 widthSet size::4
[03/15 15:09:03    462s] LayerId::4 widthSet size::4
[03/15 15:09:03    462s] LayerId::5 widthSet size::4
[03/15 15:09:03    462s] LayerId::6 widthSet size::4
[03/15 15:09:03    462s] LayerId::7 widthSet size::4
[03/15 15:09:03    462s] LayerId::8 widthSet size::4
[03/15 15:09:03    462s] Initializing multi-corner capacitance tables ... 
[03/15 15:09:03    462s] Initializing multi-corner resistance tables ...
[03/15 15:09:03    462s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.309578 ; uaWl: 0.983675 ; uaWlH: 0.350445 ; aWlH: 0.013362 ; Pmax: 0.852200 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 81 ; 
[03/15 15:09:03    462s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1907.2M)
[03/15 15:09:04    462s] Creating parasitic data file '/tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb.d' for storing RC.
[03/15 15:09:04    463s] Extracted 10.0002% (CPU Time= 0:00:01.4  MEM= 1977.9M)
[03/15 15:09:04    463s] Extracted 20.0003% (CPU Time= 0:00:01.8  MEM= 1977.9M)
[03/15 15:09:05    464s] Extracted 30.0003% (CPU Time= 0:00:02.2  MEM= 1977.9M)
[03/15 15:09:06    464s] Extracted 40.0002% (CPU Time= 0:00:03.0  MEM= 1981.9M)
[03/15 15:09:07    466s] Extracted 50.0003% (CPU Time= 0:00:04.6  MEM= 1981.9M)
[03/15 15:09:07    466s] Extracted 60.0003% (CPU Time= 0:00:04.9  MEM= 1981.9M)
[03/15 15:09:08    467s] Extracted 70.0002% (CPU Time= 0:00:05.4  MEM= 1981.9M)
[03/15 15:09:08    467s] Extracted 80.0002% (CPU Time= 0:00:05.9  MEM= 1981.9M)
[03/15 15:09:09    468s] Extracted 90.0003% (CPU Time= 0:00:06.9  MEM= 1981.9M)
[03/15 15:09:11    470s] Extracted 100% (CPU Time= 0:00:08.5  MEM= 1981.9M)
[03/15 15:09:11    470s] Number of Extracted Resistors     : 1019196
[03/15 15:09:11    470s] Number of Extracted Ground Cap.   : 1012810
[03/15 15:09:11    470s] Number of Extracted Coupling Cap. : 1754572
[03/15 15:09:11    470s] Opening parasitic data file '/tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb.d' for reading (mem: 1950.664M)
[03/15 15:09:11    470s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/15 15:09:11    470s]  Corner: Cmax
[03/15 15:09:11    470s]  Corner: Cmin
[03/15 15:09:11    470s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1950.7M)
[03/15 15:09:11    470s] Creating parasitic data file '/tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb_Filter.rcdb.d' for storing RC.
[03/15 15:09:12    471s] Closing parasitic data file '/tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb.d': 59291 access done (mem: 1950.664M)
[03/15 15:09:12    471s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1950.664M)
[03/15 15:09:12    471s] Opening parasitic data file '/tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb.d' for reading (mem: 1950.664M)
[03/15 15:09:12    471s] processing rcdb (/tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb.d) for hinst (top) of cell (core);
[03/15 15:09:13    473s] Closing parasitic data file '/tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb.d': 0 access done (mem: 1950.664M)
[03/15 15:09:13    473s] Lumped Parasitic Loading Completed (total cpu=0:00:01.4, real=0:00:01.0, current mem=1950.664M)
[03/15 15:09:13    473s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:11.5  Real Time: 0:00:11.0  MEM: 1950.664M)
[03/15 15:09:13    473s] Opening parasitic data file '/tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb.d' for reading (mem: 1932.938M)
[03/15 15:09:13    473s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1932.9M)
[03/15 15:09:13    473s] LayerId::1 widthSet size::4
[03/15 15:09:13    473s] LayerId::2 widthSet size::4
[03/15 15:09:13    473s] LayerId::3 widthSet size::4
[03/15 15:09:13    473s] LayerId::4 widthSet size::4
[03/15 15:09:13    473s] LayerId::5 widthSet size::4
[03/15 15:09:13    473s] LayerId::6 widthSet size::4
[03/15 15:09:13    473s] LayerId::7 widthSet size::4
[03/15 15:09:13    473s] LayerId::8 widthSet size::4
[03/15 15:09:13    473s] Initializing multi-corner capacitance tables ... 
[03/15 15:09:13    473s] Initializing multi-corner resistance tables ...
[03/15 15:09:14    474s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.309578 ; uaWl: 0.983675 ; uaWlH: 0.350445 ; aWlH: 0.013362 ; Pmax: 0.852200 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 81 ; 
[03/15 15:09:14    474s] End AAE Lib Interpolated Model. (MEM=1932.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 15:09:14    474s] **INFO: Starting Blocking QThread with 1 CPU
[03/15 15:09:14    474s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/15 15:09:14    474s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
[03/15 15:09:14    474s] Starting delay calculation for Hold views
[03/15 15:09:14    474s] #################################################################################
[03/15 15:09:14    474s] # Design Stage: PostRoute
[03/15 15:09:14    474s] # Design Name: core
[03/15 15:09:14    474s] # Design Mode: 65nm
[03/15 15:09:14    474s] # Analysis Mode: MMMC OCV 
[03/15 15:09:14    474s] # Parasitics Mode: SPEF/RCDB
[03/15 15:09:14    474s] # Signoff Settings: SI Off 
[03/15 15:09:14    474s] #################################################################################
[03/15 15:09:14    474s] AAE_INFO: 1 threads acquired from CTE.
[03/15 15:09:14    474s] Calculate late delays in OCV mode...
[03/15 15:09:14    474s] Calculate early delays in OCV mode...
[03/15 15:09:14    474s] Topological Sorting (REAL = 0:00:00.0, MEM = 7.4M, InitMEM = 0.0M)
[03/15 15:09:14    474s] Start delay calculation (fullDC) (1 T). (MEM=7.4375)
[03/15 15:09:14    474s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/15 15:09:14    474s] End AAE Lib Interpolated Model. (MEM=27.1641 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 15:09:14    474s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[03/15 15:09:14    474s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 59313. 
[03/15 15:09:14    474s] Total number of fetched objects 59313
[03/15 15:09:14    474s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[03/15 15:09:14    474s] End delay calculation. (MEM=0 CPU=0:00:09.8 REAL=0:00:09.0)
[03/15 15:09:14    474s] End delay calculation (fullDC). (MEM=0 CPU=0:00:11.3 REAL=0:00:11.0)
[03/15 15:09:14    474s] *** CDM Built up (cpu=0:00:11.7  real=0:00:11.0  mem= 0.0M) ***
[03/15 15:09:14    474s] *** Done Building Timing Graph (cpu=0:00:14.2 real=0:00:14.0 totSessionCpu=0:00:16.9 mem=0.0M)
[03/15 15:09:14    474s] Done building cte hold timing graph (HoldAware) cpu=0:00:16.9 real=0:00:17.0 totSessionCpu=0:00:16.9 mem=0.0M ***
[03/15 15:09:14    474s] *** QThread HoldInit [finish] : cpu/real = 0:00:18.7/0:00:18.6 (1.0), mem = 0.0M
[03/15 15:09:14    474s] 
[03/15 15:09:14    474s] =============================================================================================
[03/15 15:09:14    474s]  Step TAT Report for QThreadWorker #1
[03/15 15:09:14    474s] =============================================================================================
[03/15 15:09:14    474s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 15:09:14    474s] ---------------------------------------------------------------------------------------------
[03/15 15:09:14    474s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 15:09:14    474s] [ TimingUpdate           ]      1   0:00:02.4  (  12.9 % )     0:00:14.1 /  0:00:14.2    1.0
[03/15 15:09:14    474s] [ FullDelayCalc          ]      1   0:00:11.7  (  62.9 % )     0:00:11.7 /  0:00:11.8    1.0
[03/15 15:09:14    474s] [ SlackTraversorInit     ]      1   0:00:01.4  (   7.4 % )     0:00:01.4 /  0:00:01.4    1.0
[03/15 15:09:14    474s] [ BuildHoldTimer         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 15:09:14    474s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 15:09:14    474s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 15:09:14    474s] [ MISC                   ]          0:00:03.1  (  16.8 % )     0:00:03.1 /  0:00:03.1    1.0
[03/15 15:09:14    474s] ---------------------------------------------------------------------------------------------
[03/15 15:09:14    474s]  QThreadWorker #1 TOTAL             0:00:18.6  ( 100.0 % )     0:00:18.6 /  0:00:18.7    1.0
[03/15 15:09:14    474s] ---------------------------------------------------------------------------------------------
[03/15 15:09:14    474s] 
[03/15 15:09:33    492s]  
_______________________________________________________________________
[03/15 15:09:35    494s] Starting delay calculation for Setup views
[03/15 15:09:35    494s] Starting SI iteration 1 using Infinite Timing Windows
[03/15 15:09:35    495s] #################################################################################
[03/15 15:09:35    495s] # Design Stage: PostRoute
[03/15 15:09:35    495s] # Design Name: core
[03/15 15:09:35    495s] # Design Mode: 65nm
[03/15 15:09:35    495s] # Analysis Mode: MMMC OCV 
[03/15 15:09:35    495s] # Parasitics Mode: SPEF/RCDB
[03/15 15:09:35    495s] # Signoff Settings: SI On 
[03/15 15:09:35    495s] #################################################################################
[03/15 15:09:36    495s] AAE_INFO: 1 threads acquired from CTE.
[03/15 15:09:36    495s] Setting infinite Tws ...
[03/15 15:09:36    495s] First Iteration Infinite Tw... 
[03/15 15:09:36    495s] Calculate early delays in OCV mode...
[03/15 15:09:36    495s] Calculate late delays in OCV mode...
[03/15 15:09:36    496s] Topological Sorting (REAL = 0:00:00.0, MEM = 1939.4M, InitMEM = 1930.9M)
[03/15 15:09:36    496s] Start delay calculation (fullDC) (1 T). (MEM=1939.44)
[03/15 15:09:37    496s] End AAE Lib Interpolated Model. (MEM=1951.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 15:09:55    514s] Total number of fetched objects 59313
[03/15 15:09:55    514s] AAE_INFO-618: Total number of nets in the design is 59500,  99.7 percent of the nets selected for SI analysis
[03/15 15:09:55    514s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[03/15 15:09:55    514s] End delay calculation. (MEM=1998.73 CPU=0:00:17.3 REAL=0:00:17.0)
[03/15 15:09:55    514s] End delay calculation (fullDC). (MEM=1998.73 CPU=0:00:18.9 REAL=0:00:19.0)
[03/15 15:09:55    514s] *** CDM Built up (cpu=0:00:19.8  real=0:00:20.0  mem= 1998.7M) ***
[03/15 15:09:58    518s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1998.7M)
[03/15 15:09:58    518s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 15:09:59    518s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 1998.7M)
[03/15 15:09:59    518s] 
[03/15 15:09:59    518s] Executing IPO callback for view pruning ..
[03/15 15:09:59    518s] Starting SI iteration 2
[03/15 15:09:59    519s] Calculate early delays in OCV mode...
[03/15 15:09:59    519s] Calculate late delays in OCV mode...
[03/15 15:09:59    519s] Start delay calculation (fullDC) (1 T). (MEM=1915.85)
[03/15 15:09:59    519s] End AAE Lib Interpolated Model. (MEM=1915.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 15:10:07    527s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/15 15:10:07    527s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 59313. 
[03/15 15:10:07    527s] Total number of fetched objects 59313
[03/15 15:10:07    527s] AAE_INFO-618: Total number of nets in the design is 59500,  15.7 percent of the nets selected for SI analysis
[03/15 15:10:07    527s] End delay calculation. (MEM=1922 CPU=0:00:07.8 REAL=0:00:07.0)
[03/15 15:10:07    527s] End delay calculation (fullDC). (MEM=1922 CPU=0:00:08.1 REAL=0:00:08.0)
[03/15 15:10:07    527s] *** CDM Built up (cpu=0:00:08.2  real=0:00:08.0  mem= 1922.0M) ***
[03/15 15:10:10    530s] *** Done Building Timing Graph (cpu=0:00:35.8 real=0:00:35.0 totSessionCpu=0:08:50 mem=1922.0M)
[03/15 15:10:10    530s] End AAE Lib Interpolated Model. (MEM=1922 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 15:10:11    530s] ** Profile ** Start :  cpu=0:00:00.0, mem=1922.0M
[03/15 15:10:11    530s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1922.0M
[03/15 15:10:11    530s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.098, MEM:1922.0M
[03/15 15:10:11    530s] ** Profile ** Other data :  cpu=0:00:00.2, mem=1922.0M
[03/15 15:10:12    531s] ** Profile ** Overall slacks :  cpu=0:00:00.7, mem=1922.0M
[03/15 15:10:12    532s] ** Profile ** DRVs :  cpu=0:00:01.0, mem=1937.3M
[03/15 15:10:12    532s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.160  | -0.226  | -1.160  |
|           TNS (ns):|-485.987 |-324.766 |-161.221 |
|    Violating Paths:|  2370   |  2210   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.058%
       (88.873% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:28, real = 0:01:27, mem = 1635.6M, totSessionCpu=0:08:53 **
[03/15 15:10:13    532s] Setting latch borrow mode to budget during optimization.
[03/15 15:10:16    536s] Info: Done creating the CCOpt slew target map.
[03/15 15:10:16    536s] *** Timing NOT met, worst failing slack is -1.160
[03/15 15:10:16    536s] *** Check timing (0:00:00.0)
[03/15 15:10:16    536s] #InfoCS: Num dontuse cells 92, Num usable cells 927
[03/15 15:10:16    536s] optDesignOneStep: Power Flow
[03/15 15:10:16    536s] #InfoCS: Num dontuse cells 92, Num usable cells 927
[03/15 15:10:16    536s] Begin: GigaOpt Optimization in WNS mode
[03/15 15:10:16    536s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 1 -postRoute -usefulSkew -nativePathGroupFlow -skipLowEffortCategoryOptimization
[03/15 15:10:17    536s] Info: 296 clock nets excluded from IPO operation.
[03/15 15:10:17    536s] End AAE Lib Interpolated Model. (MEM=1899.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 15:10:17    536s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:56.8/0:22:44.6 (0.4), mem = 1899.3M
[03/15 15:10:17    536s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14814.2
[03/15 15:10:17    537s] (I,S,L,T): WC_VIEW: 154.557, 67.5104, 3.25031, 225.317
[03/15 15:10:17    537s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 15:10:17    537s] ### Creating PhyDesignMc. totSessionCpu=0:08:57 mem=1899.3M
[03/15 15:10:17    537s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/15 15:10:17    537s] OPERPROF: Starting DPlace-Init at level 1, MEM:1899.3M
[03/15 15:10:17    537s] z: 2, totalTracks: 1
[03/15 15:10:17    537s] z: 4, totalTracks: 1
[03/15 15:10:17    537s] z: 6, totalTracks: 1
[03/15 15:10:17    537s] z: 8, totalTracks: 1
[03/15 15:10:17    537s] #spOpts: N=65 mergeVia=F 
[03/15 15:10:17    537s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1899.3M
[03/15 15:10:17    537s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.098, MEM:1899.3M
[03/15 15:10:17    537s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1899.3MB).
[03/15 15:10:17    537s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.177, MEM:1899.3M
[03/15 15:10:18    537s] TotalInstCnt at PhyDesignMc Initialization: 55,610
[03/15 15:10:18    537s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:58 mem=1899.3M
[03/15 15:10:18    537s] ### Creating RouteCongInterface, started
[03/15 15:10:18    537s] ### Creating LA Mngr. totSessionCpu=0:08:58 mem=2029.0M
[03/15 15:10:19    539s] ### Creating LA Mngr, finished. totSessionCpu=0:08:59 mem=2045.0M
[03/15 15:10:19    539s] ### Creating RouteCongInterface, finished
[03/15 15:10:19    539s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/15 15:10:19    539s] 
[03/15 15:10:19    539s] Creating Lib Analyzer ...
[03/15 15:10:19    539s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/15 15:10:19    539s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/15 15:10:19    539s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/15 15:10:19    539s] 
[03/15 15:10:20    540s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:01 mem=2045.0M
[03/15 15:10:20    540s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:01 mem=2045.0M
[03/15 15:10:20    540s] Creating Lib Analyzer, finished. 
[03/15 15:10:26    546s] *info: 296 clock nets excluded
[03/15 15:10:26    546s] *info: 2 special nets excluded.
[03/15 15:10:26    546s] *info: 203 no-driver nets excluded.
[03/15 15:10:31    551s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.14814.1
[03/15 15:10:31    551s] PathGroup :  reg2reg  TargetSlack : 0 
[03/15 15:10:31    551s] ** GigaOpt Optimizer WNS Slack -1.160 TNS Slack -485.990 Density 88.87
[03/15 15:10:31    551s] Optimizer WNS Pass 0
[03/15 15:10:31    551s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.160|-161.221|
|reg2reg   |-0.226|-324.768|
|HEPG      |-0.226|-324.768|
|All Paths |-1.160|-485.990|
+----------+------+--------+

[03/15 15:10:31    551s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2138.0M
[03/15 15:10:31    551s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2138.0M
[03/15 15:10:32    551s] Active Path Group: reg2reg  
[03/15 15:10:32    552s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:10:32    552s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 15:10:32    552s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:10:32    552s] |  -0.226|   -1.160|-324.768| -485.990|    88.87%|   0:00:00.0| 2148.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/15 15:10:32    552s] |        |         |        |         |          |            |        |          |         | eg_79_/E                                           |
[03/15 15:10:46    565s] |  -0.221|   -1.160|-326.872| -488.093|    88.87%|   0:00:14.0| 2332.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/15 15:10:46    565s] |        |         |        |         |          |            |        |          |         | eg_61_/E                                           |
[03/15 15:10:47    566s] Starting generalSmallTnsOpt
[03/15 15:10:47    566s] Ending generalSmallTnsOpt End
[03/15 15:10:47    566s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:10:52    572s] skewClock has inserted mac_array_instance/col_idx_4__mac_col_inst/FE_USKC5210_CTS_6 (CKBD2)
[03/15 15:10:52    572s] skewClock has inserted mac_array_instance/col_idx_5__mac_col_inst/FE_USKC5211_CTS_2 (CKBD1)
[03/15 15:10:52    572s] skewClock has inserted ofifo_inst/FE_USKC5212_CTS_2 (BUFFD1)
[03/15 15:10:52    572s] skewClock has inserted ofifo_inst/FE_USKC5213_CTS_2 (BUFFD1)
[03/15 15:10:52    572s] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC5214_CTS_48 (BUFFD2)
[03/15 15:10:52    572s] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC5215_CTS_2 (BUFFD4)
[03/15 15:10:52    572s] skewClock has inserted ofifo_inst/FE_USKC5216_CTS_2 (BUFFD1)
[03/15 15:10:52    572s] skewClock has inserted ofifo_inst/FE_USKC5217_CTS_2 (BUFFD1)
[03/15 15:10:52    572s] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC5218_CTS_48 (BUFFD2)
[03/15 15:10:52    572s] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC5219_CTS_2 (BUFFD4)
[03/15 15:10:52    572s] skewClock has inserted mac_array_instance/col_idx_4__mac_col_inst/FE_USKC5220_CTS_6 (BUFFD4)
[03/15 15:10:52    572s] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC5221_CTS_48 (BUFFD2)
[03/15 15:10:52    572s] skewClock has inserted mac_array_instance/col_idx_4__mac_col_inst/FE_USKC5222_CTS_6 (CKBD2)
[03/15 15:10:52    572s] skewClock sized 0 and inserted 13 insts
[03/15 15:10:53    573s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:10:53    573s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 15:10:53    573s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:10:54    574s] |  -0.220|   -1.160|-333.811| -496.546|    88.87%|   0:00:08.0| 2330.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/15 15:10:54    574s] |        |         |        |         |          |            |        |          |         | eg_41_/E                                           |
[03/15 15:10:56    576s] Starting generalSmallTnsOpt
[03/15 15:10:56    576s] Ending generalSmallTnsOpt End
[03/15 15:10:56    576s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:11:00    580s] skewClock has inserted mac_array_instance/col_idx_5__mac_col_inst/FE_USKC5223_CTS_2 (CKBD1)
[03/15 15:11:00    580s] skewClock has inserted mac_array_instance/col_idx_5__mac_col_inst/FE_USKC5224_CTS_2 (CKBD1)
[03/15 15:11:00    580s] skewClock has inserted mac_array_instance/col_idx_5__mac_col_inst/FE_USKC5225_CTS_3 (CKBD1)
[03/15 15:11:00    580s] skewClock has inserted mac_array_instance/col_idx_5__mac_col_inst/FE_USKC5226_CTS_3 (CKBD1)
[03/15 15:11:00    580s] skewClock sized 0 and inserted 4 insts
[03/15 15:11:01    580s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:11:01    580s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 15:11:01    580s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:11:04    584s] |  -0.216|   -1.160|-342.665| -505.399|    88.86%|   0:00:10.0| 2336.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/15 15:11:04    584s] |        |         |        |         |          |            |        |          |         | eg_57_/E                                           |
[03/15 15:11:04    584s] |  -0.216|   -1.160|-342.656| -505.390|    88.86%|   0:00:00.0| 2336.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/15 15:11:04    584s] |        |         |        |         |          |            |        |          |         | eg_57_/E                                           |
[03/15 15:11:05    584s] Starting generalSmallTnsOpt
[03/15 15:11:05    584s] Ending generalSmallTnsOpt End
[03/15 15:11:05    584s] |  -0.216|   -1.160|-342.662| -505.396|    88.86%|   0:00:01.0| 2336.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/15 15:11:05    584s] |        |         |        |         |          |            |        |          |         | eg_57_/E                                           |
[03/15 15:11:05    584s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:11:05    584s] 
[03/15 15:11:05    584s] *** Finish Core Optimize Step (cpu=0:00:32.9 real=0:00:33.0 mem=2336.7M) ***
[03/15 15:11:05    584s] 
[03/15 15:11:05    584s] *** Finished Optimize Step Cumulative (cpu=0:00:33.0 real=0:00:33.0 mem=2336.7M) ***
[03/15 15:11:05    584s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.160|-162.734|
|reg2reg   |-0.216|-342.662|
|HEPG      |-0.216|-342.662|
|All Paths |-1.160|-505.396|
+----------+------+--------+

[03/15 15:11:05    584s] ** GigaOpt Optimizer WNS Slack -1.160 TNS Slack -505.396 Density 88.86
[03/15 15:11:05    584s] Update Timing Windows (Threshold 0.015) ...
[03/15 15:11:05    585s] Re Calculate Delays on 12 Nets
[03/15 15:11:05    585s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.160|-162.734|
|reg2reg   |-0.216|-342.685|
|HEPG      |-0.216|-342.685|
|All Paths |-1.160|-505.419|
+----------+------+--------+

[03/15 15:11:05    585s] **** Begin NDR-Layer Usage Statistics ****
[03/15 15:11:05    585s] Layer 3 has 313 constrained nets 
[03/15 15:11:05    585s] Layer 5 has 3 constrained nets 
[03/15 15:11:05    585s] Layer 7 has 109 constrained nets 
[03/15 15:11:05    585s] **** End NDR-Layer Usage Statistics ****
[03/15 15:11:05    585s] 
[03/15 15:11:05    585s] *** Finish Post Route Setup Fixing (cpu=0:00:34.0 real=0:00:34.0 mem=2336.7M) ***
[03/15 15:11:05    585s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.14814.1
[03/15 15:11:05    585s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2317.6M
[03/15 15:11:05    585s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.140, MEM:2317.6M
[03/15 15:11:05    585s] TotalInstCnt at PhyDesignMc Destruction: 55,617
[03/15 15:11:05    585s] (I,S,L,T): WC_VIEW: 154.491, 67.5146, 3.24804, 225.254
[03/15 15:11:05    585s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14814.2
[03/15 15:11:05    585s] *** SetupOpt [finish] : cpu/real = 0:00:48.7/0:00:48.7 (1.0), totSession cpu/real = 0:09:45.5/0:23:33.2 (0.4), mem = 2317.6M
[03/15 15:11:05    585s] 
[03/15 15:11:05    585s] =============================================================================================
[03/15 15:11:05    585s]  Step TAT Report for WnsOpt #1
[03/15 15:11:05    585s] =============================================================================================
[03/15 15:11:05    585s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 15:11:05    585s] ---------------------------------------------------------------------------------------------
[03/15 15:11:05    585s] [ SkewClock              ]      2   0:00:09.7  (  20.0 % )     0:00:10.7 /  0:00:10.7    1.0
[03/15 15:11:05    585s] [ SlackTraversorInit     ]      1   0:00:00.5  (   1.0 % )     0:00:00.5 /  0:00:00.5    1.0
[03/15 15:11:05    585s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[03/15 15:11:05    585s] [ LibAnalyzerInit        ]      2   0:00:02.4  (   5.0 % )     0:00:02.4 /  0:00:02.4    1.0
[03/15 15:11:05    585s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 15:11:05    585s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   1.1 % )     0:00:00.5 /  0:00:00.5    1.0
[03/15 15:11:05    585s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   0.5 % )     0:00:01.5 /  0:00:01.5    1.0
[03/15 15:11:05    585s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[03/15 15:11:05    585s] [ TransformInit          ]      1   0:00:08.2  (  16.8 % )     0:00:09.4 /  0:00:09.4    1.0
[03/15 15:11:05    585s] [ SpefRCNetCheck         ]      1   0:00:02.2  (   4.5 % )     0:00:02.2 /  0:00:02.2    1.0
[03/15 15:11:05    585s] [ SmallTnsOpt            ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.5
[03/15 15:11:05    585s] [ OptSingleIteration     ]     32   0:00:00.1  (   0.1 % )     0:00:22.0 /  0:00:22.0    1.0
[03/15 15:11:05    585s] [ OptGetWeight           ]     32   0:00:00.4  (   0.9 % )     0:00:00.4 /  0:00:00.4    1.0
[03/15 15:11:05    585s] [ OptEval                ]     32   0:00:19.1  (  39.2 % )     0:00:19.1 /  0:00:19.1    1.0
[03/15 15:11:05    585s] [ OptCommit              ]     32   0:00:00.9  (   1.9 % )     0:00:00.9 /  0:00:00.9    1.0
[03/15 15:11:05    585s] [ IncrTimingUpdate       ]     32   0:00:01.5  (   3.1 % )     0:00:01.5 /  0:00:01.5    1.0
[03/15 15:11:05    585s] [ PostCommitDelayUpdate  ]     35   0:00:00.1  (   0.2 % )     0:00:00.8 /  0:00:00.8    1.0
[03/15 15:11:05    585s] [ IncrDelayCalc          ]     98   0:00:00.7  (   1.4 % )     0:00:00.7 /  0:00:00.7    1.0
[03/15 15:11:05    585s] [ AAESlewUpdate          ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 15:11:05    585s] [ SetupOptGetWorkingSet  ]     83   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[03/15 15:11:05    585s] [ SetupOptGetActiveNode  ]     83   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 15:11:05    585s] [ SetupOptSlackGraph     ]     32   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[03/15 15:11:05    585s] [ MISC                   ]          0:00:01.6  (   3.2 % )     0:00:01.6 /  0:00:01.6    1.0
[03/15 15:11:05    585s] ---------------------------------------------------------------------------------------------
[03/15 15:11:05    585s]  WnsOpt #1 TOTAL                    0:00:48.7  ( 100.0 % )     0:00:48.7 /  0:00:48.7    1.0
[03/15 15:11:05    585s] ---------------------------------------------------------------------------------------------
[03/15 15:11:05    585s] 
[03/15 15:11:05    585s] Running refinePlace -preserveRouting true -hardFence false
[03/15 15:11:05    585s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2317.6M
[03/15 15:11:05    585s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2317.6M
[03/15 15:11:05    585s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2317.6M
[03/15 15:11:05    585s] z: 2, totalTracks: 1
[03/15 15:11:05    585s] z: 4, totalTracks: 1
[03/15 15:11:05    585s] z: 6, totalTracks: 1
[03/15 15:11:05    585s] z: 8, totalTracks: 1
[03/15 15:11:05    585s] #spOpts: N=65 
[03/15 15:11:05    585s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2317.6M
[03/15 15:11:05    585s] Info: 65 insts are soft-fixed.
[03/15 15:11:06    585s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.120, REAL:0.119, MEM:2317.6M
[03/15 15:11:06    585s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=2317.6MB).
[03/15 15:11:06    585s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.190, REAL:0.188, MEM:2317.6M
[03/15 15:11:06    585s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.190, REAL:0.189, MEM:2317.6M
[03/15 15:11:06    585s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14814.2
[03/15 15:11:06    585s] OPERPROF:   Starting RefinePlace at level 2, MEM:2317.6M
[03/15 15:11:06    585s] *** Starting refinePlace (0:09:46 mem=2317.6M) ***
[03/15 15:11:06    585s] Total net bbox length = 1.030e+06 (5.460e+05 4.835e+05) (ext = 4.120e+04)
[03/15 15:11:06    585s] Info: 65 insts are soft-fixed.
[03/15 15:11:06    585s] 
[03/15 15:11:06    585s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/15 15:11:06    585s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 15:11:06    585s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2317.6M
[03/15 15:11:06    585s] Starting refinePlace ...
[03/15 15:11:06    586s]   Spread Effort: high, post-route mode, useDDP on.
[03/15 15:11:06    586s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2317.6MB) @(0:09:46 - 0:09:46).
[03/15 15:11:06    586s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 15:11:06    586s] wireLenOptFixPriorityInst 9118 inst fixed
[03/15 15:11:06    586s] 
[03/15 15:11:06    586s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/15 15:11:07    587s] Move report: legalization moves 3 insts, mean move: 2.53 um, max move: 7.00 um
[03/15 15:11:07    587s] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U428): (559.60, 343.00) --> (558.00, 348.40)
[03/15 15:11:07    587s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:01.0, mem=2317.6MB) @(0:09:46 - 0:09:47).
[03/15 15:11:07    587s] Move report: Detail placement moves 3 insts, mean move: 2.53 um, max move: 7.00 um
[03/15 15:11:07    587s] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U428): (559.60, 343.00) --> (558.00, 348.40)
[03/15 15:11:07    587s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2317.6MB
[03/15 15:11:07    587s] Statistics of distance of Instance movement in refine placement:
[03/15 15:11:07    587s]   maximum (X+Y) =         7.00 um
[03/15 15:11:07    587s]   inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U428) with max move: (559.6, 343) -> (558, 348.4)
[03/15 15:11:07    587s]   mean    (X+Y) =         2.53 um
[03/15 15:11:07    587s] Summary Report:
[03/15 15:11:07    587s] Instances move: 3 (out of 55541 movable)
[03/15 15:11:07    587s] Instances flipped: 0
[03/15 15:11:07    587s] Mean displacement: 2.53 um
[03/15 15:11:07    587s] Max displacement: 7.00 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U428) (559.6, 343) -> (558, 348.4)
[03/15 15:11:07    587s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
[03/15 15:11:07    587s] Total instances moved : 3
[03/15 15:11:07    587s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.260, REAL:1.268, MEM:2317.6M
[03/15 15:11:07    587s] Total net bbox length = 1.030e+06 (5.460e+05 4.835e+05) (ext = 4.120e+04)
[03/15 15:11:07    587s] Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2317.6MB
[03/15 15:11:07    587s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:01.0, mem=2317.6MB) @(0:09:46 - 0:09:47).
[03/15 15:11:07    587s] *** Finished refinePlace (0:09:47 mem=2317.6M) ***
[03/15 15:11:07    587s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14814.2
[03/15 15:11:07    587s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.420, REAL:1.421, MEM:2317.6M
[03/15 15:11:07    587s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2317.6M
[03/15 15:11:07    587s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.140, REAL:0.140, MEM:2317.6M
[03/15 15:11:07    587s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.750, REAL:1.750, MEM:2317.6M
[03/15 15:11:07    587s] End: GigaOpt Optimization in WNS mode
[03/15 15:11:07    587s] Skipping post route harden opt
[03/15 15:11:07    587s] #InfoCS: Num dontuse cells 92, Num usable cells 927
[03/15 15:11:07    587s] optDesignOneStep: Power Flow
[03/15 15:11:07    587s] #InfoCS: Num dontuse cells 92, Num usable cells 927
[03/15 15:11:07    587s] Deleting Lib Analyzer.
[03/15 15:11:07    587s] Begin: GigaOpt Optimization in TNS mode
[03/15 15:11:07    587s] Info: 313 clock nets excluded from IPO operation.
[03/15 15:11:07    587s] End AAE Lib Interpolated Model. (MEM=2225.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 15:11:07    587s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:47.6/0:23:35.3 (0.4), mem = 2225.6M
[03/15 15:11:07    587s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14814.3
[03/15 15:11:08    588s] (I,S,L,T): WC_VIEW: 154.491, 67.5146, 3.24804, 225.254
[03/15 15:11:08    588s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 15:11:08    588s] ### Creating PhyDesignMc. totSessionCpu=0:09:48 mem=2225.6M
[03/15 15:11:08    588s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/15 15:11:08    588s] OPERPROF: Starting DPlace-Init at level 1, MEM:2225.6M
[03/15 15:11:08    588s] z: 2, totalTracks: 1
[03/15 15:11:08    588s] z: 4, totalTracks: 1
[03/15 15:11:08    588s] z: 6, totalTracks: 1
[03/15 15:11:08    588s] z: 8, totalTracks: 1
[03/15 15:11:08    588s] #spOpts: N=65 
[03/15 15:11:08    588s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2225.6M
[03/15 15:11:08    588s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.121, MEM:2225.6M
[03/15 15:11:08    588s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2225.6MB).
[03/15 15:11:08    588s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.191, MEM:2225.6M
[03/15 15:11:08    588s] TotalInstCnt at PhyDesignMc Initialization: 55,634
[03/15 15:11:08    588s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:49 mem=2225.6M
[03/15 15:11:08    588s] ### Creating RouteCongInterface, started
[03/15 15:11:09    588s] ### Creating RouteCongInterface, finished
[03/15 15:11:09    588s] 
[03/15 15:11:09    588s] Creating Lib Analyzer ...
[03/15 15:11:09    588s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/15 15:11:09    588s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/15 15:11:09    588s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/15 15:11:09    588s] 
[03/15 15:11:10    589s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:50 mem=2229.7M
[03/15 15:11:10    590s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:50 mem=2229.7M
[03/15 15:11:10    590s] Creating Lib Analyzer, finished. 
[03/15 15:11:16    595s] *info: 313 clock nets excluded
[03/15 15:11:16    595s] *info: 2 special nets excluded.
[03/15 15:11:16    595s] *info: 203 no-driver nets excluded.
[03/15 15:11:19    599s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.14814.2
[03/15 15:11:19    599s] PathGroup :  reg2reg  TargetSlack : 0 
[03/15 15:11:19    599s] ** GigaOpt Optimizer WNS Slack -1.160 TNS Slack -505.419 Density 88.87
[03/15 15:11:19    599s] Optimizer TNS Opt
[03/15 15:11:19    599s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.160|-162.734|
|reg2reg   |-0.216|-342.685|
|HEPG      |-0.216|-342.685|
|All Paths |-1.160|-505.419|
+----------+------+--------+

[03/15 15:11:19    599s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2248.7M
[03/15 15:11:19    599s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2248.7M
[03/15 15:11:20    599s] Active Path Group: reg2reg  
[03/15 15:11:20    599s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:11:20    599s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 15:11:20    599s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:11:20    599s] |  -0.216|   -1.160|-342.685| -505.419|    88.87%|   0:00:00.0| 2248.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/15 15:11:20    599s] |        |         |        |         |          |            |        |          |         | eg_57_/E                                           |
[03/15 15:11:27    607s] |  -0.216|   -1.160|-354.786| -517.520|    88.86%|   0:00:07.0| 2328.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q13_reg_16_/D  |
[03/15 15:11:29    608s] |  -0.216|   -1.160|-340.875| -503.610|    88.85%|   0:00:02.0| 2328.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/15 15:11:29    608s] |        |         |        |         |          |            |        |          |         | eg_94_/E                                           |
[03/15 15:11:29    609s] |  -0.216|   -1.160|-340.864| -503.598|    88.85%|   0:00:00.0| 2328.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/15 15:11:29    609s] |        |         |        |         |          |            |        |          |         | eg_94_/E                                           |
[03/15 15:11:30    610s] |  -0.216|   -1.160|-340.287| -503.021|    88.85%|   0:00:01.0| 2328.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/15 15:11:30    610s] |        |         |        |         |          |            |        |          |         | eg_4_/E                                            |
[03/15 15:11:30    610s] |  -0.216|   -1.160|-340.171| -502.905|    88.85%|   0:00:00.0| 2328.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/15 15:11:30    610s] |        |         |        |         |          |            |        |          |         | eg_4_/E                                            |
[03/15 15:11:32    612s] |  -0.216|   -1.160|-339.612| -502.346|    88.85%|   0:00:02.0| 2328.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/15 15:11:32    612s] |        |         |        |         |          |            |        |          |         | eg_23_/E                                           |
[03/15 15:11:37    616s] |  -0.216|   -1.160|-340.827| -503.561|    88.83%|   0:00:05.0| 2328.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_14_/D  |
[03/15 15:11:37    616s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:11:42    622s] skewClock has inserted ofifo_inst/FE_USKC5232_CTS_3 (BUFFD1)
[03/15 15:11:42    622s] skewClock has inserted ofifo_inst/FE_USKC5233_CTS_6 (BUFFD1)
[03/15 15:11:42    622s] skewClock sized 0 and inserted 2 insts
[03/15 15:11:43    622s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:11:43    622s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 15:11:43    622s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:11:43    622s] |  -0.216|   -1.160|-339.905| -503.195|    88.83%|   0:00:06.0| 2362.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_14_/D  |
[03/15 15:11:44    624s] |  -0.216|   -1.160|-338.329| -501.619|    88.82%|   0:00:01.0| 2362.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
[03/15 15:11:44    624s] |        |         |        |         |          |            |        |          |         | _reg_29_/E                                         |
[03/15 15:11:46    626s] |  -0.216|   -1.160|-339.112| -502.402|    88.82%|   0:00:02.0| 2362.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/15 15:11:46    626s] |        |         |        |         |          |            |        |          |         | _reg_52_/E                                         |
[03/15 15:11:46    626s] |  -0.216|   -1.160|-335.734| -499.024|    88.82%|   0:00:00.0| 2362.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/15 15:11:46    626s] |        |         |        |         |          |            |        |          |         | _reg_117_/E                                        |
[03/15 15:11:46    626s] |  -0.216|   -1.160|-335.710| -499.000|    88.82%|   0:00:00.0| 2362.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/15 15:11:46    626s] |        |         |        |         |          |            |        |          |         | _reg_117_/E                                        |
[03/15 15:11:47    627s] |  -0.216|   -1.160|-334.246| -497.535|    88.82%|   0:00:01.0| 2362.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_19_/D   |
[03/15 15:11:47    627s] |  -0.216|   -1.160|-333.221| -496.511|    88.82%|   0:00:00.0| 2362.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_19_/D   |
[03/15 15:11:47    627s] |  -0.216|   -1.160|-332.253| -495.542|    88.82%|   0:00:00.0| 2362.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_19_/D   |
[03/15 15:11:47    627s] |  -0.216|   -1.160|-331.609| -494.899|    88.82%|   0:00:00.0| 2362.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_19_/D   |
[03/15 15:11:47    627s] |  -0.216|   -1.160|-331.355| -494.645|    88.82%|   0:00:00.0| 2362.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_19_/D   |
[03/15 15:11:48    627s] |  -0.216|   -1.160|-330.623| -493.913|    88.82%|   0:00:01.0| 2362.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/15 15:11:48    627s] |        |         |        |         |          |            |        |          |         | _reg_67_/E                                         |
[03/15 15:11:48    628s] |  -0.216|   -1.160|-327.802| -491.091|    88.82%|   0:00:00.0| 2362.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_3_/ |
[03/15 15:11:48    628s] |        |         |        |         |          |            |        |          |         | D                                                  |
[03/15 15:11:49    629s] |  -0.216|   -1.160|-325.157| -488.447|    88.82%|   0:00:01.0| 2362.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_3_/ |
[03/15 15:11:49    629s] |        |         |        |         |          |            |        |          |         | D                                                  |
[03/15 15:11:49    629s] |  -0.216|   -1.160|-324.993| -488.283|    88.82%|   0:00:00.0| 2362.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_3_/ |
[03/15 15:11:49    629s] |        |         |        |         |          |            |        |          |         | D                                                  |
[03/15 15:11:50    629s] |  -0.216|   -1.160|-323.357| -486.647|    88.83%|   0:00:01.0| 2362.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_3_/ |
[03/15 15:11:50    629s] |        |         |        |         |          |            |        |          |         | D                                                  |
[03/15 15:11:50    629s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:11:54    634s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:11:54    634s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 15:11:54    634s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:11:55    635s] |  -0.216|   -1.160|-321.499| -484.789|    88.83%|   0:00:05.0| 2365.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_15_/D   |
[03/15 15:11:56    636s] |  -0.216|   -1.160|-320.405| -483.695|    88.83%|   0:00:01.0| 2365.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_7_/D    |
[03/15 15:11:56    636s] |  -0.216|   -1.160|-320.276| -483.571|    88.83%|   0:00:00.0| 2365.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_7_/D    |
[03/15 15:11:57    637s] |  -0.216|   -1.160|-319.832| -483.130|    88.83%|   0:00:01.0| 2365.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
[03/15 15:11:57    637s] |  -0.216|   -1.160|-319.677| -482.975|    88.83%|   0:00:00.0| 2365.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
[03/15 15:11:58    637s] |  -0.216|   -1.160|-319.662| -482.961|    88.84%|   0:00:01.0| 2365.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
[03/15 15:11:58    637s] |  -0.216|   -1.160|-319.650| -482.948|    88.84%|   0:00:00.0| 2365.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
[03/15 15:11:58    637s] |  -0.216|   -1.160|-319.637| -482.935|    88.84%|   0:00:00.0| 2365.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
[03/15 15:11:59    638s] |  -0.216|   -1.160|-319.444| -482.742|    88.84%|   0:00:01.0| 2365.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_13_/D  |
[03/15 15:11:59    639s] |  -0.216|   -1.160|-319.436| -482.735|    88.85%|   0:00:00.0| 2365.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_13_/D  |
[03/15 15:11:59    639s] |  -0.216|   -1.160|-319.436| -482.734|    88.85%|   0:00:00.0| 2365.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_13_/D  |
[03/15 15:12:00    639s] |  -0.216|   -1.160|-319.436| -482.734|    88.85%|   0:00:01.0| 2365.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/15 15:12:00    639s] |        |         |        |         |          |            |        |          |         | eg_57_/E                                           |
[03/15 15:12:00    639s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:12:00    639s] 
[03/15 15:12:00    639s] *** Finish Core Optimize Step (cpu=0:00:40.0 real=0:00:40.0 mem=2365.4M) ***
[03/15 15:12:00    639s] 
[03/15 15:12:00    639s] *** Finished Optimize Step Cumulative (cpu=0:00:40.1 real=0:00:40.0 mem=2365.4M) ***
[03/15 15:12:00    639s] OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.160|-163.298|
|reg2reg   |-0.216|-319.436|
|HEPG      |-0.216|-319.436|
|All Paths |-1.160|-482.734|
+----------+------+--------+

[03/15 15:12:00    639s] ** GigaOpt Optimizer WNS Slack -1.160 TNS Slack -482.734 Density 88.85
[03/15 15:12:00    639s] Update Timing Windows (Threshold 0.015) ...
[03/15 15:12:00    640s] Re Calculate Delays on 48 Nets
[03/15 15:12:00    640s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.160|-163.298|
|reg2reg   |-0.216|-319.438|
|HEPG      |-0.216|-319.438|
|All Paths |-1.160|-482.737|
+----------+------+--------+

[03/15 15:12:00    640s] **** Begin NDR-Layer Usage Statistics ****
[03/15 15:12:00    640s] Layer 3 has 315 constrained nets 
[03/15 15:12:00    640s] Layer 5 has 3 constrained nets 
[03/15 15:12:00    640s] Layer 7 has 109 constrained nets 
[03/15 15:12:00    640s] **** End NDR-Layer Usage Statistics ****
[03/15 15:12:00    640s] 
[03/15 15:12:00    640s] *** Finish Post Route Setup Fixing (cpu=0:00:41.1 real=0:00:41.0 mem=2365.4M) ***
[03/15 15:12:00    640s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.14814.2
[03/15 15:12:00    640s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2346.3M
[03/15 15:12:00    640s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.143, MEM:2346.3M
[03/15 15:12:00    640s] TotalInstCnt at PhyDesignMc Destruction: 55,649
[03/15 15:12:00    640s] (I,S,L,T): WC_VIEW: 154.261, 67.5435, 3.24324, 225.048
[03/15 15:12:00    640s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14814.3
[03/15 15:12:00    640s] *** SetupOpt [finish] : cpu/real = 0:00:53.0/0:00:53.0 (1.0), totSession cpu/real = 0:10:40.6/0:24:28.3 (0.4), mem = 2346.3M
[03/15 15:12:00    640s] 
[03/15 15:12:00    640s] =============================================================================================
[03/15 15:12:00    640s]  Step TAT Report for TnsOpt #1
[03/15 15:12:00    640s] =============================================================================================
[03/15 15:12:00    640s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 15:12:00    640s] ---------------------------------------------------------------------------------------------
[03/15 15:12:00    640s] [ SkewClock              ]      2   0:00:09.9  (  18.7 % )     0:00:10.6 /  0:00:10.6    1.0
[03/15 15:12:00    640s] [ SlackTraversorInit     ]      1   0:00:00.4  (   0.7 % )     0:00:00.4 /  0:00:00.4    1.0
[03/15 15:12:00    640s] [ LibAnalyzerInit        ]      1   0:00:01.2  (   2.3 % )     0:00:01.2 /  0:00:01.2    1.0
[03/15 15:12:00    640s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    5.5
[03/15 15:12:00    640s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   1.0 % )     0:00:00.5 /  0:00:00.5    1.0
[03/15 15:12:00    640s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 15:12:00    640s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 15:12:00    640s] [ TransformInit          ]      1   0:00:08.0  (  15.1 % )     0:00:09.2 /  0:00:09.2    1.0
[03/15 15:12:00    640s] [ SpefRCNetCheck         ]      1   0:00:01.0  (   1.9 % )     0:00:01.0 /  0:00:01.0    1.0
[03/15 15:12:00    640s] [ OptSingleIteration     ]    101   0:00:00.2  (   0.3 % )     0:00:27.5 /  0:00:27.5    1.0
[03/15 15:12:00    640s] [ OptGetWeight           ]    101   0:00:01.4  (   2.7 % )     0:00:01.4 /  0:00:01.4    1.0
[03/15 15:12:00    640s] [ OptEval                ]    101   0:00:17.8  (  33.6 % )     0:00:17.8 /  0:00:17.9    1.0
[03/15 15:12:00    640s] [ OptCommit              ]    101   0:00:02.0  (   3.8 % )     0:00:02.0 /  0:00:02.0    1.0
[03/15 15:12:00    640s] [ IncrTimingUpdate       ]    104   0:00:02.1  (   4.0 % )     0:00:02.1 /  0:00:02.1    1.0
[03/15 15:12:00    640s] [ PostCommitDelayUpdate  ]    103   0:00:00.3  (   0.6 % )     0:00:02.3 /  0:00:02.3    1.0
[03/15 15:12:00    640s] [ IncrDelayCalc          ]    199   0:00:02.0  (   3.7 % )     0:00:02.0 /  0:00:02.0    1.0
[03/15 15:12:00    640s] [ AAESlewUpdate          ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 15:12:00    640s] [ SetupOptGetWorkingSet  ]    181   0:00:00.8  (   1.6 % )     0:00:00.8 /  0:00:00.9    1.0
[03/15 15:12:00    640s] [ SetupOptGetActiveNode  ]    181   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.6
[03/15 15:12:00    640s] [ SetupOptSlackGraph     ]    101   0:00:01.6  (   3.0 % )     0:00:01.6 /  0:00:01.6    1.0
[03/15 15:12:00    640s] [ MISC                   ]          0:00:03.3  (   6.1 % )     0:00:03.3 /  0:00:03.2    1.0
[03/15 15:12:00    640s] ---------------------------------------------------------------------------------------------
[03/15 15:12:00    640s]  TnsOpt #1 TOTAL                    0:00:53.0  ( 100.0 % )     0:00:53.0 /  0:00:53.0    1.0
[03/15 15:12:00    640s] ---------------------------------------------------------------------------------------------
[03/15 15:12:00    640s] 
[03/15 15:12:00    640s] Running refinePlace -preserveRouting true -hardFence false
[03/15 15:12:00    640s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2346.3M
[03/15 15:12:00    640s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2346.3M
[03/15 15:12:00    640s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2346.3M
[03/15 15:12:00    640s] z: 2, totalTracks: 1
[03/15 15:12:00    640s] z: 4, totalTracks: 1
[03/15 15:12:00    640s] z: 6, totalTracks: 1
[03/15 15:12:00    640s] z: 8, totalTracks: 1
[03/15 15:12:00    640s] #spOpts: N=65 
[03/15 15:12:01    640s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2346.3M
[03/15 15:12:01    640s] Info: 67 insts are soft-fixed.
[03/15 15:12:01    640s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.120, REAL:0.121, MEM:2346.3M
[03/15 15:12:01    640s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=2346.3MB).
[03/15 15:12:01    640s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.190, REAL:0.190, MEM:2346.3M
[03/15 15:12:01    640s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.190, REAL:0.191, MEM:2346.3M
[03/15 15:12:01    640s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14814.3
[03/15 15:12:01    640s] OPERPROF:   Starting RefinePlace at level 2, MEM:2346.3M
[03/15 15:12:01    640s] *** Starting refinePlace (0:10:41 mem=2346.3M) ***
[03/15 15:12:01    640s] Total net bbox length = 1.030e+06 (5.461e+05 4.836e+05) (ext = 4.120e+04)
[03/15 15:12:01    640s] Info: 67 insts are soft-fixed.
[03/15 15:12:01    640s] 
[03/15 15:12:01    640s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/15 15:12:01    640s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 15:12:01    640s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2346.3M
[03/15 15:12:01    640s] Starting refinePlace ...
[03/15 15:12:01    641s]   Spread Effort: high, post-route mode, useDDP on.
[03/15 15:12:01    641s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2346.3MB) @(0:10:41 - 0:10:41).
[03/15 15:12:01    641s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 15:12:01    641s] wireLenOptFixPriorityInst 9118 inst fixed
[03/15 15:12:01    641s] 
[03/15 15:12:01    641s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/15 15:12:02    642s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 15:12:02    642s] [CPU] RefinePlace/Legalization (cpu=0:00:01.1, real=0:00:01.0, mem=2346.3MB) @(0:10:41 - 0:10:42).
[03/15 15:12:02    642s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 15:12:02    642s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2346.3MB
[03/15 15:12:02    642s] Statistics of distance of Instance movement in refine placement:
[03/15 15:12:02    642s]   maximum (X+Y) =         0.00 um
[03/15 15:12:02    642s]   mean    (X+Y) =         0.00 um
[03/15 15:12:02    642s] Summary Report:
[03/15 15:12:02    642s] Instances move: 0 (out of 55558 movable)
[03/15 15:12:02    642s] Instances flipped: 0
[03/15 15:12:02    642s] Mean displacement: 0.00 um
[03/15 15:12:02    642s] Max displacement: 0.00 um 
[03/15 15:12:02    642s] Total instances moved : 0
[03/15 15:12:02    642s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.350, REAL:1.311, MEM:2346.3M
[03/15 15:12:02    642s] Total net bbox length = 1.030e+06 (5.461e+05 4.836e+05) (ext = 4.120e+04)
[03/15 15:12:02    642s] Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2346.3MB
[03/15 15:12:02    642s] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:01.0, mem=2346.3MB) @(0:10:41 - 0:10:42).
[03/15 15:12:02    642s] *** Finished refinePlace (0:10:42 mem=2346.3M) ***
[03/15 15:12:02    642s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14814.3
[03/15 15:12:02    642s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.510, REAL:1.470, MEM:2346.3M
[03/15 15:12:02    642s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2346.3M
[03/15 15:12:02    642s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.140, REAL:0.143, MEM:2346.3M
[03/15 15:12:02    642s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.840, REAL:1.804, MEM:2346.3M
[03/15 15:12:02    642s] End: GigaOpt Optimization in TNS mode
[03/15 15:12:04    643s]   Timing/DRV Snapshot: (REF)
[03/15 15:12:04    643s]      Weighted WNS: -0.311
[03/15 15:12:04    643s]       All  PG WNS: -1.160
[03/15 15:12:04    643s]       High PG WNS: -0.216
[03/15 15:12:04    643s]       All  PG TNS: -482.737
[03/15 15:12:04    643s]       High PG TNS: -319.438
[03/15 15:12:04    643s]          Tran DRV: 0
[03/15 15:12:04    643s]           Cap DRV: 0
[03/15 15:12:04    643s]        Fanout DRV: 0
[03/15 15:12:04    643s]            Glitch: 0
[03/15 15:12:04    643s]    Category Slack: { [L, -1.160] [H, -0.216] }
[03/15 15:12:04    643s] 
[03/15 15:12:04    644s] ### Creating LA Mngr. totSessionCpu=0:10:44 mem=2250.3M
[03/15 15:12:04    644s] ### Creating LA Mngr, finished. totSessionCpu=0:10:44 mem=2250.3M
[03/15 15:12:04    644s] Default Rule : ""
[03/15 15:12:04    644s] Non Default Rules :
[03/15 15:12:04    644s] Worst Slack : -0.216 ns
[03/15 15:12:04    644s] 
[03/15 15:12:04    644s] Start Layer Assignment ...
[03/15 15:12:04    644s] WNS(-0.216ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[03/15 15:12:04    644s] 
[03/15 15:12:04    644s] Select 43 cadidates out of 59541.
[03/15 15:12:05    644s] Total Assign Layers on 2 Nets (cpu 0:00:00.6).
[03/15 15:12:05    644s] GigaOpt: setting up router preferences
[03/15 15:12:05    644s]         design wns: -0.2165
[03/15 15:12:05    644s]         slack threshold: 1.2335
[03/15 15:12:05    645s] GigaOpt: 3 nets assigned router directives
[03/15 15:12:05    645s] 
[03/15 15:12:05    645s] Start Assign Priority Nets ...
[03/15 15:12:05    645s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[03/15 15:12:05    645s] Existing Priority Nets 0 (0.0%)
[03/15 15:12:05    645s] Total Assign Priority Nets 1776 (3.0%)
[03/15 15:12:05    645s] ### Creating LA Mngr. totSessionCpu=0:10:45 mem=2296.7M
[03/15 15:12:05    645s] ### Creating LA Mngr, finished. totSessionCpu=0:10:45 mem=2296.7M
[03/15 15:12:05    645s] Default Rule : ""
[03/15 15:12:05    645s] Non Default Rules :
[03/15 15:12:05    645s] Worst Slack : -1.160 ns
[03/15 15:12:05    645s] 
[03/15 15:12:05    645s] Start Layer Assignment ...
[03/15 15:12:05    645s] WNS(-1.160ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[03/15 15:12:05    645s] 
[03/15 15:12:05    645s] Select 57 cadidates out of 59541.
[03/15 15:12:06    646s] Total Assign Layers on 0 Nets (cpu 0:00:01.0).
[03/15 15:12:06    646s] GigaOpt: setting up router preferences
[03/15 15:12:06    646s]         design wns: -1.1604
[03/15 15:12:06    646s]         slack threshold: 0.2896
[03/15 15:12:06    646s] GigaOpt: 0 nets assigned router directives
[03/15 15:12:06    646s] 
[03/15 15:12:06    646s] Start Assign Priority Nets ...
[03/15 15:12:06    646s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[03/15 15:12:06    646s] Existing Priority Nets 0 (0.0%)
[03/15 15:12:06    646s] Total Assign Priority Nets 1776 (3.0%)
[03/15 15:12:07    646s] ** Profile ** Start :  cpu=0:00:00.0, mem=2353.0M
[03/15 15:12:07    646s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2353.0M
[03/15 15:12:07    646s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.120, MEM:2353.0M
[03/15 15:12:07    646s] ** Profile ** Other data :  cpu=0:00:00.2, mem=2353.0M
[03/15 15:12:07    647s] ** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2353.0M
[03/15 15:12:08    648s] ** Profile ** DRVs :  cpu=0:00:00.9, mem=2353.0M
[03/15 15:12:08    648s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.160  | -0.216  | -1.160  |
|           TNS (ns):|-482.734 |-319.436 |-163.298 |
|    Violating Paths:|  2388   |  2228   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.031%
       (88.846% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2353.0M
[03/15 15:12:08    648s] **optDesign ... cpu = 0:03:24, real = 0:03:23, mem = 1823.1M, totSessionCpu=0:10:49 **
[03/15 15:12:08    648s] -routeWithEco false                       # bool, default=false
[03/15 15:12:08    648s] -routeWithEco true                        # bool, default=false, user setting
[03/15 15:12:08    648s] -routeSelectedNetOnly false               # bool, default=false
[03/15 15:12:08    648s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/15 15:12:08    648s] -routeWithTimingDriven false              # bool, default=false
[03/15 15:12:08    648s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/15 15:12:08    648s] -routeWithSiDriven false                  # bool, default=false, user setting
[03/15 15:12:08    648s] Existing Dirty Nets : 126
[03/15 15:12:08    648s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/15 15:12:08    648s] Reset Dirty Nets : 126
[03/15 15:12:08    648s] 
[03/15 15:12:08    648s] globalDetailRoute
[03/15 15:12:08    648s] 
[03/15 15:12:08    648s] #setNanoRouteMode -drouteAutoStop true
[03/15 15:12:08    648s] #setNanoRouteMode -drouteFixAntenna true
[03/15 15:12:08    648s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[03/15 15:12:08    648s] #setNanoRouteMode -routeWithEco true
[03/15 15:12:08    648s] #setNanoRouteMode -routeWithSiDriven false
[03/15 15:12:08    648s] ### Time Record (globalDetailRoute) is installed.
[03/15 15:12:08    648s] #Start globalDetailRoute on Tue Mar 15 15:12:08 2022
[03/15 15:12:08    648s] #
[03/15 15:12:08    648s] ### Time Record (Pre Callback) is installed.
[03/15 15:12:09    648s] Closing parasitic data file '/tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb.d': 181724 access done (mem: 2197.980M)
[03/15 15:12:09    648s] ### Time Record (Pre Callback) is uninstalled.
[03/15 15:12:09    648s] ### Time Record (DB Import) is installed.
[03/15 15:12:09    648s] ### Time Record (Timing Data Generation) is installed.
[03/15 15:12:09    648s] ### Time Record (Timing Data Generation) is uninstalled.
[03/15 15:12:09    649s] ### Net info: total nets: 59541
[03/15 15:12:09    649s] ### Net info: dirty nets: 17
[03/15 15:12:09    649s] ### Net info: marked as disconnected nets: 0
[03/15 15:12:10    650s] #num needed restored net=0
[03/15 15:12:10    650s] #need_extraction net=0 (total=59541)
[03/15 15:12:10    650s] ### Net info: fully routed nets: 59311
[03/15 15:12:10    650s] ### Net info: trivial (< 2 pins) nets: 209
[03/15 15:12:10    650s] ### Net info: unrouted nets: 21
[03/15 15:12:10    650s] ### Net info: re-extraction nets: 0
[03/15 15:12:10    650s] ### Net info: ignored nets: 0
[03/15 15:12:10    650s] ### Net info: skip routing nets: 0
[03/15 15:12:11    651s] #Processed 448 dirty instances, 729 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[03/15 15:12:11    651s] #(415 insts marked dirty, reset pre-exisiting dirty flag on 417 insts, 870 nets marked need extraction)
[03/15 15:12:11    651s] ### Time Record (DB Import) is uninstalled.
[03/15 15:12:11    651s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/15 15:12:11    651s] #RTESIG:78da8d90c18ac23014455dcf573ca28b0a63cd4d9abe743b30db5164c66da91807a15a48
[03/15 15:12:11    651s] #       d2857f6f1197a5e9dbbec3e57096abe3f78104aa1cbc0992b906fd1c9404b4dc4825798b
[03/15 15:12:11    651s] #       aa1e5e7f5fe263b9daed7f818ac4a56983139445e7ef8d7f7c521f9ca7e062bcdeffd76f
[03/15 15:12:11    651s] #       5059422e5f47d9a5ed9a38cee982a2ef1d65a7ae6b4711a3ca24629944d3c76eb00ad10f
[03/15 15:12:11    651s] #       8f51cc1a492ff98929686d08456e66a89b6ac61c1769a8509c864ae85407946c930c23d9
[03/15 15:12:11    651s] #       1316207173e76b7f9b4e0a5b9af4da9c0696a7b4164f439cce1e
[03/15 15:12:11    651s] #
[03/15 15:12:11    651s] #Skip comparing routing design signature in db-snapshot flow
[03/15 15:12:11    651s] #RTESIG:78da8d91cb6ac3301045bbce570c4a162e34aeae5e236f0bdd3621b4dd06972a25e0c420
[03/15 15:12:11    651s] #       c98bfc7d4d2874632ccf760e672e77d69bcfd703093435789b24f311f4765012d0722b95
[03/15 15:12:11    651s] #       e46734c771f5f12256ebcd6eff0e34244e6d9782a02a87786de3ed89861422a590f3f9fa
[03/15 15:12:11    651s] #       f3f8072a4fa8e57da83a757d9ba7396d28c72150f5d5f7dd2462952b229e49b443eec754
[03/15 15:12:11    651s] #       29c7713189792be91e7e4605ad2dc1d4764174db2cd0b1294346711972d0a51ee08cf9ff
[03/15 15:12:11    651s] #       cf4c1370ec8b3246b1787880c4257c9f874be1a277b66c5b5296e7b9580fbf34c9dad1
[03/15 15:12:11    651s] #
[03/15 15:12:11    651s] ### Time Record (Global Routing) is installed.
[03/15 15:12:11    651s] ### Time Record (Global Routing) is uninstalled.
[03/15 15:12:12    651s] ### Time Record (Data Preparation) is installed.
[03/15 15:12:12    651s] #Start routing data preparation on Tue Mar 15 15:12:12 2022
[03/15 15:12:12    651s] #
[03/15 15:12:12    651s] #Minimum voltage of a net in the design = 0.000.
[03/15 15:12:12    651s] #Maximum voltage of a net in the design = 1.100.
[03/15 15:12:12    651s] #Voltage range [0.000 - 1.100] has 59539 nets.
[03/15 15:12:12    651s] #Voltage range [0.900 - 1.100] has 1 net.
[03/15 15:12:12    651s] #Voltage range [0.000 - 0.000] has 1 net.
[03/15 15:12:12    652s] ### Time Record (Cell Pin Access) is installed.
[03/15 15:12:12    652s] #Initial pin access analysis.
[03/15 15:12:12    652s] #Detail pin access analysis.
[03/15 15:12:12    652s] ### Time Record (Cell Pin Access) is uninstalled.
[03/15 15:12:13    653s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/15 15:12:13    653s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 15:12:13    653s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 15:12:13    653s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 15:12:13    653s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 15:12:13    653s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 15:12:13    653s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/15 15:12:13    653s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/15 15:12:14    653s] #Regenerating Ggrids automatically.
[03/15 15:12:14    653s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/15 15:12:14    653s] #Using automatically generated G-grids.
[03/15 15:12:14    654s] #Done routing data preparation.
[03/15 15:12:14    654s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1635.39 (MB), peak = 2037.17 (MB)
[03/15 15:12:14    654s] ### Time Record (Data Preparation) is uninstalled.
[03/15 15:12:14    654s] ### Time Record (Special Wire Merging) is installed.
[03/15 15:12:14    654s] #Merging special wires: starts on Tue Mar 15 15:12:14 2022 with memory = 1635.87 (MB), peak = 2037.17 (MB)
[03/15 15:12:14    654s] #
[03/15 15:12:14    654s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.0 GB
[03/15 15:12:14    654s] ### Time Record (Special Wire Merging) is uninstalled.
[03/15 15:12:15    654s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 584.87500 453.70000 ) on M1 for NET ofifo_inst/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 15:12:15    654s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 605.07500 437.50000 ) on M1 for NET ofifo_inst/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 15:12:15    654s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 555.72000 306.10000 ) on M1 for NET CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 15:12:15    654s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 579.12000 304.30000 ) on M1 for NET CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 15:12:15    654s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 566.32000 295.30000 ) on M1 for NET CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 15:12:15    654s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 516.32000 415.71000 ) on M1 for NET mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 15:12:15    654s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 476.80000 410.60000 ) on M1 for NET mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 15:12:15    654s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 460.92000 408.51000 ) on M1 for NET mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 15:12:15    654s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 479.12000 407.09000 ) on M1 for NET mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 15:12:15    654s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 490.52000 404.91000 ) on M1 for NET mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 15:12:15    654s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 495.12000 403.49000 ) on M1 for NET mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 15:12:15    654s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 460.92000 399.89000 ) on M1 for NET mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 15:12:15    654s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 467.72000 397.71000 ) on M1 for NET mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 15:12:15    654s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 463.00000 397.80000 ) on M1 for NET mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 15:12:15    654s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 508.92000 396.29000 ) on M1 for NET mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 15:12:15    654s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 517.72000 385.49000 ) on M1 for NET mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 15:12:15    654s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 517.72000 381.89000 ) on M1 for NET mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 15:12:15    654s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 428.12000 507.89000 ) on M1 for NET mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 15:12:15    654s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 434.32000 505.71000 ) on M1 for NET mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 15:12:15    654s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 416.32000 505.71000 ) on M1 for NET mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 15:12:15    654s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/15 15:12:15    654s] #To increase the message display limit, refer to the product command reference manual.
[03/15 15:12:15    655s] #
[03/15 15:12:15    655s] #Connectivity extraction summary:
[03/15 15:12:15    655s] #847 routed nets are extracted.
[03/15 15:12:15    655s] #    500 (0.84%) extracted nets are partially routed.
[03/15 15:12:15    655s] #58464 routed net(s) are imported.
[03/15 15:12:15    655s] #21 (0.04%) nets are without wires.
[03/15 15:12:15    655s] #209 nets are fixed|skipped|trivial (not extracted).
[03/15 15:12:15    655s] #Total number of nets = 59541.
[03/15 15:12:15    655s] #
[03/15 15:12:15    655s] #Found 0 nets for post-route si or timing fixing.
[03/15 15:12:15    655s] #
[03/15 15:12:15    655s] #Finished routing data preparation on Tue Mar 15 15:12:15 2022
[03/15 15:12:15    655s] #
[03/15 15:12:15    655s] #Cpu time = 00:00:04
[03/15 15:12:15    655s] #Elapsed time = 00:00:04
[03/15 15:12:15    655s] #Increased memory = 10.54 (MB)
[03/15 15:12:15    655s] #Total memory = 1636.64 (MB)
[03/15 15:12:15    655s] #Peak memory = 2037.17 (MB)
[03/15 15:12:15    655s] #
[03/15 15:12:15    655s] ### Time Record (Global Routing) is installed.
[03/15 15:12:15    655s] #
[03/15 15:12:15    655s] #Start global routing on Tue Mar 15 15:12:15 2022
[03/15 15:12:15    655s] #
[03/15 15:12:15    655s] #
[03/15 15:12:15    655s] #Start global routing initialization on Tue Mar 15 15:12:15 2022
[03/15 15:12:15    655s] #
[03/15 15:12:15    655s] #Number of eco nets is 510
[03/15 15:12:15    655s] #
[03/15 15:12:15    655s] #Start global routing data preparation on Tue Mar 15 15:12:15 2022
[03/15 15:12:15    655s] #
[03/15 15:12:15    655s] ### build_merged_routing_blockage_rect_list starts on Tue Mar 15 15:12:15 2022 with memory = 1637.25 (MB), peak = 2037.17 (MB)
[03/15 15:12:15    655s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.0 GB
[03/15 15:12:15    655s] #Start routing resource analysis on Tue Mar 15 15:12:15 2022
[03/15 15:12:15    655s] #
[03/15 15:12:15    655s] ### init_is_bin_blocked starts on Tue Mar 15 15:12:15 2022 with memory = 1637.27 (MB), peak = 2037.17 (MB)
[03/15 15:12:15    655s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.0 GB
[03/15 15:12:15    655s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Mar 15 15:12:15 2022 with memory = 1645.70 (MB), peak = 2037.17 (MB)
[03/15 15:12:17    657s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:02, real:00:00:02, mem:1.6 GB, peak:2.0 GB
[03/15 15:12:17    657s] ### adjust_flow_cap starts on Tue Mar 15 15:12:17 2022 with memory = 1646.09 (MB), peak = 2037.17 (MB)
[03/15 15:12:17    657s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.0 GB
[03/15 15:12:17    657s] ### adjust_partial_route_blockage starts on Tue Mar 15 15:12:17 2022 with memory = 1646.09 (MB), peak = 2037.17 (MB)
[03/15 15:12:17    657s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.0 GB
[03/15 15:12:17    657s] ### set_via_blocked starts on Tue Mar 15 15:12:17 2022 with memory = 1646.09 (MB), peak = 2037.17 (MB)
[03/15 15:12:17    657s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.0 GB
[03/15 15:12:17    657s] ### copy_flow starts on Tue Mar 15 15:12:17 2022 with memory = 1646.09 (MB), peak = 2037.17 (MB)
[03/15 15:12:17    657s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.0 GB
[03/15 15:12:17    657s] #Routing resource analysis is done on Tue Mar 15 15:12:17 2022
[03/15 15:12:17    657s] #
[03/15 15:12:17    657s] ### report_flow_cap starts on Tue Mar 15 15:12:17 2022 with memory = 1646.10 (MB), peak = 2037.17 (MB)
[03/15 15:12:17    657s] #  Resource Analysis:
[03/15 15:12:17    657s] #
[03/15 15:12:17    657s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/15 15:12:17    657s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/15 15:12:17    657s] #  --------------------------------------------------------------
[03/15 15:12:17    657s] #  M1             H        3142          80       46440    91.14%
[03/15 15:12:17    657s] #  M2             V        3151          84       46440     0.48%
[03/15 15:12:17    657s] #  M3             H        3222           0       46440     0.07%
[03/15 15:12:17    657s] #  M4             V        2925         310       46440     0.93%
[03/15 15:12:17    657s] #  M5             H        3222           0       46440     0.00%
[03/15 15:12:17    657s] #  M6             V        3235           0       46440     0.00%
[03/15 15:12:17    657s] #  M7             H         806           0       46440     0.00%
[03/15 15:12:17    657s] #  M8             V         809           0       46440     0.00%
[03/15 15:12:17    657s] #  --------------------------------------------------------------
[03/15 15:12:17    657s] #  Total                  20513       1.83%      371520    11.58%
[03/15 15:12:17    657s] #
[03/15 15:12:17    657s] #  377 nets (0.63%) with 1 preferred extra spacing.
[03/15 15:12:17    657s] #
[03/15 15:12:17    657s] #
[03/15 15:12:17    657s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.0 GB
[03/15 15:12:17    657s] ### analyze_m2_tracks starts on Tue Mar 15 15:12:17 2022 with memory = 1646.10 (MB), peak = 2037.17 (MB)
[03/15 15:12:17    657s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.0 GB
[03/15 15:12:17    657s] ### report_initial_resource starts on Tue Mar 15 15:12:17 2022 with memory = 1646.11 (MB), peak = 2037.17 (MB)
[03/15 15:12:17    657s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.0 GB
[03/15 15:12:17    657s] ### mark_pg_pins_accessibility starts on Tue Mar 15 15:12:17 2022 with memory = 1646.11 (MB), peak = 2037.17 (MB)
[03/15 15:12:17    657s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.0 GB
[03/15 15:12:17    657s] ### set_net_region starts on Tue Mar 15 15:12:17 2022 with memory = 1646.11 (MB), peak = 2037.17 (MB)
[03/15 15:12:17    657s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.0 GB
[03/15 15:12:17    657s] #
[03/15 15:12:17    657s] #Global routing data preparation is done on Tue Mar 15 15:12:17 2022
[03/15 15:12:17    657s] #
[03/15 15:12:17    657s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1646.11 (MB), peak = 2037.17 (MB)
[03/15 15:12:17    657s] #
[03/15 15:12:17    657s] ### prepare_level starts on Tue Mar 15 15:12:17 2022 with memory = 1646.12 (MB), peak = 2037.17 (MB)
[03/15 15:12:17    657s] ### init level 1 starts on Tue Mar 15 15:12:17 2022 with memory = 1646.13 (MB), peak = 2037.17 (MB)
[03/15 15:12:17    657s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.0 GB
[03/15 15:12:17    657s] ### Level 1 hgrid = 216 X 215
[03/15 15:12:17    657s] ### init level 2 starts on Tue Mar 15 15:12:17 2022 with memory = 1646.17 (MB), peak = 2037.17 (MB)
[03/15 15:12:17    657s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.0 GB
[03/15 15:12:17    657s] ### Level 2 hgrid = 54 X 54
[03/15 15:12:17    657s] ### init level 3 starts on Tue Mar 15 15:12:17 2022 with memory = 1647.41 (MB), peak = 2037.17 (MB)
[03/15 15:12:17    657s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.0 GB
[03/15 15:12:17    657s] ### Level 3 hgrid = 14 X 14  (large_net only)
[03/15 15:12:17    657s] ### prepare_level_flow starts on Tue Mar 15 15:12:17 2022 with memory = 1647.71 (MB), peak = 2037.17 (MB)
[03/15 15:12:17    657s] ### init_flow_edge starts on Tue Mar 15 15:12:17 2022 with memory = 1647.71 (MB), peak = 2037.17 (MB)
[03/15 15:12:17    657s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.0 GB
[03/15 15:12:17    657s] ### init_flow_edge starts on Tue Mar 15 15:12:17 2022 with memory = 1648.00 (MB), peak = 2037.17 (MB)
[03/15 15:12:17    657s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.0 GB
[03/15 15:12:17    657s] ### init_flow_edge starts on Tue Mar 15 15:12:17 2022 with memory = 1648.00 (MB), peak = 2037.17 (MB)
[03/15 15:12:17    657s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.0 GB
[03/15 15:12:17    657s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.0 GB
[03/15 15:12:17    657s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.0 GB
[03/15 15:12:17    657s] #
[03/15 15:12:17    657s] #Global routing initialization is done on Tue Mar 15 15:12:17 2022
[03/15 15:12:17    657s] #
[03/15 15:12:17    657s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1648.00 (MB), peak = 2037.17 (MB)
[03/15 15:12:17    657s] #
[03/15 15:12:17    657s] ### routing large nets 
[03/15 15:12:17    657s] #start global routing iteration 1...
[03/15 15:12:17    657s] ### init_flow_edge starts on Tue Mar 15 15:12:17 2022 with memory = 1648.02 (MB), peak = 2037.17 (MB)
[03/15 15:12:17    657s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.0 GB
[03/15 15:12:17    657s] ### routing at level 3 (topmost level) iter 0
[03/15 15:12:18    657s] ### routing at level 2 iter 0 for 0 hboxes
[03/15 15:12:18    658s] ### routing at level 1 iter 0 for 0 hboxes
[03/15 15:12:18    658s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1686.67 (MB), peak = 2037.17 (MB)
[03/15 15:12:18    658s] #
[03/15 15:12:18    658s] #start global routing iteration 2...
[03/15 15:12:18    658s] ### init_flow_edge starts on Tue Mar 15 15:12:18 2022 with memory = 1686.91 (MB), peak = 2037.17 (MB)
[03/15 15:12:18    658s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.0 GB
[03/15 15:12:18    658s] ### cal_flow starts on Tue Mar 15 15:12:18 2022 with memory = 1686.91 (MB), peak = 2037.17 (MB)
[03/15 15:12:18    658s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.0 GB
[03/15 15:12:18    658s] ### routing at level 1 iter 0 for 0 hboxes
[03/15 15:12:19    658s] ### measure_qor starts on Tue Mar 15 15:12:19 2022 with memory = 1690.36 (MB), peak = 2037.17 (MB)
[03/15 15:12:19    658s] ### measure_congestion starts on Tue Mar 15 15:12:19 2022 with memory = 1690.36 (MB), peak = 2037.17 (MB)
[03/15 15:12:19    658s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[03/15 15:12:19    658s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[03/15 15:12:19    658s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1690.36 (MB), peak = 2037.17 (MB)
[03/15 15:12:19    658s] #
[03/15 15:12:19    658s] #start global routing iteration 3...
[03/15 15:12:19    659s] ### init_flow_edge starts on Tue Mar 15 15:12:19 2022 with memory = 1690.36 (MB), peak = 2037.17 (MB)
[03/15 15:12:19    659s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[03/15 15:12:19    659s] ### cal_flow starts on Tue Mar 15 15:12:19 2022 with memory = 1690.36 (MB), peak = 2037.17 (MB)
[03/15 15:12:19    659s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[03/15 15:12:19    659s] ### routing at level 2 (topmost level) iter 0
[03/15 15:12:19    659s] ### measure_qor starts on Tue Mar 15 15:12:19 2022 with memory = 1690.86 (MB), peak = 2037.17 (MB)
[03/15 15:12:19    659s] ### measure_congestion starts on Tue Mar 15 15:12:19 2022 with memory = 1690.86 (MB), peak = 2037.17 (MB)
[03/15 15:12:19    659s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[03/15 15:12:19    659s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[03/15 15:12:19    659s] ### routing at level 2 (topmost level) iter 1
[03/15 15:12:19    659s] ### measure_qor starts on Tue Mar 15 15:12:19 2022 with memory = 1690.94 (MB), peak = 2037.17 (MB)
[03/15 15:12:19    659s] ### measure_congestion starts on Tue Mar 15 15:12:19 2022 with memory = 1690.94 (MB), peak = 2037.17 (MB)
[03/15 15:12:19    659s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[03/15 15:12:19    659s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[03/15 15:12:19    659s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1690.94 (MB), peak = 2037.17 (MB)
[03/15 15:12:19    659s] #
[03/15 15:12:19    659s] #start global routing iteration 4...
[03/15 15:12:19    659s] ### routing at level 1 iter 0 for 0 hboxes
[03/15 15:12:20    659s] ### measure_qor starts on Tue Mar 15 15:12:20 2022 with memory = 1692.53 (MB), peak = 2037.17 (MB)
[03/15 15:12:20    659s] ### measure_congestion starts on Tue Mar 15 15:12:20 2022 with memory = 1692.53 (MB), peak = 2037.17 (MB)
[03/15 15:12:20    659s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[03/15 15:12:20    659s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[03/15 15:12:20    659s] ### measure_congestion starts on Tue Mar 15 15:12:20 2022 with memory = 1692.53 (MB), peak = 2037.17 (MB)
[03/15 15:12:20    659s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[03/15 15:12:20    660s] ### routing at level 1 iter 1 for 0 hboxes
[03/15 15:12:20    660s] ### measure_qor starts on Tue Mar 15 15:12:20 2022 with memory = 1692.56 (MB), peak = 2037.17 (MB)
[03/15 15:12:20    660s] ### measure_congestion starts on Tue Mar 15 15:12:20 2022 with memory = 1692.56 (MB), peak = 2037.17 (MB)
[03/15 15:12:20    660s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[03/15 15:12:20    660s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[03/15 15:12:20    660s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1692.56 (MB), peak = 2037.17 (MB)
[03/15 15:12:20    660s] #
[03/15 15:12:20    660s] ### route_end starts on Tue Mar 15 15:12:20 2022 with memory = 1692.57 (MB), peak = 2037.17 (MB)
[03/15 15:12:20    660s] #
[03/15 15:12:20    660s] #Total number of trivial nets (e.g. < 2 pins) = 209 (skipped).
[03/15 15:12:20    660s] #Total number of routable nets = 59332.
[03/15 15:12:20    660s] #Total number of nets in the design = 59541.
[03/15 15:12:20    660s] #
[03/15 15:12:20    660s] #531 routable nets have only global wires.
[03/15 15:12:20    660s] #58801 routable nets have only detail routed wires.
[03/15 15:12:20    660s] #61 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/15 15:12:20    660s] #428 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/15 15:12:20    660s] #
[03/15 15:12:20    660s] #Routed nets constraints summary:
[03/15 15:12:20    660s] #-------------------------------------------------------------------------------
[03/15 15:12:20    660s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[03/15 15:12:20    660s] #-------------------------------------------------------------------------------
[03/15 15:12:20    660s] #      Default                 54            7                 6             470  
[03/15 15:12:20    660s] #-------------------------------------------------------------------------------
[03/15 15:12:20    660s] #        Total                 54            7                 6             470  
[03/15 15:12:20    660s] #-------------------------------------------------------------------------------
[03/15 15:12:20    660s] #
[03/15 15:12:20    660s] #Routing constraints summary of the whole design:
[03/15 15:12:20    660s] #-------------------------------------------------------------------------------
[03/15 15:12:20    660s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[03/15 15:12:20    660s] #-------------------------------------------------------------------------------
[03/15 15:12:20    660s] #      Default                377          112                75           58843  
[03/15 15:12:20    660s] #-------------------------------------------------------------------------------
[03/15 15:12:20    660s] #        Total                377          112                75           58843  
[03/15 15:12:20    660s] #-------------------------------------------------------------------------------
[03/15 15:12:20    660s] #
[03/15 15:12:20    660s] ### cal_base_flow starts on Tue Mar 15 15:12:20 2022 with memory = 1692.57 (MB), peak = 2037.17 (MB)
[03/15 15:12:20    660s] ### init_flow_edge starts on Tue Mar 15 15:12:20 2022 with memory = 1692.57 (MB), peak = 2037.17 (MB)
[03/15 15:12:20    660s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[03/15 15:12:20    660s] ### cal_flow starts on Tue Mar 15 15:12:20 2022 with memory = 1692.57 (MB), peak = 2037.17 (MB)
[03/15 15:12:20    660s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[03/15 15:12:20    660s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[03/15 15:12:20    660s] ### report_overcon starts on Tue Mar 15 15:12:20 2022 with memory = 1692.57 (MB), peak = 2037.17 (MB)
[03/15 15:12:20    660s] #
[03/15 15:12:20    660s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/15 15:12:20    660s] #
[03/15 15:12:20    660s] #                 OverCon       OverCon          
[03/15 15:12:20    660s] #                  #Gcell        #Gcell    %Gcell
[03/15 15:12:20    660s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[03/15 15:12:20    660s] #  ------------------------------------------------------------
[03/15 15:12:20    660s] #  M1            0(0.00%)      0(0.00%)   (0.00%)     0.66  
[03/15 15:12:20    660s] #  M2            6(0.01%)      0(0.00%)   (0.01%)     0.51  
[03/15 15:12:20    660s] #  M3            0(0.00%)      1(0.00%)   (0.00%)     0.36  
[03/15 15:12:20    660s] #  M4            0(0.00%)      0(0.00%)   (0.00%)     0.21  
[03/15 15:12:20    660s] #  M5            0(0.00%)      0(0.00%)   (0.00%)     0.09  
[03/15 15:12:20    660s] #  M6            0(0.00%)      0(0.00%)   (0.00%)     0.01  
[03/15 15:12:20    660s] #  M7            0(0.00%)      0(0.00%)   (0.00%)     0.02  
[03/15 15:12:20    660s] #  M8            0(0.00%)      0(0.00%)   (0.00%)     0.01  
[03/15 15:12:20    660s] #  ------------------------------------------------------------
[03/15 15:12:20    660s] #     Total      6(0.00%)      1(0.00%)   (0.00%)
[03/15 15:12:20    660s] #
[03/15 15:12:20    660s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[03/15 15:12:20    660s] #  Overflow after GR: 0.00% H + 0.00% V
[03/15 15:12:20    660s] #
[03/15 15:12:20    660s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[03/15 15:12:20    660s] ### cal_base_flow starts on Tue Mar 15 15:12:20 2022 with memory = 1692.59 (MB), peak = 2037.17 (MB)
[03/15 15:12:20    660s] ### init_flow_edge starts on Tue Mar 15 15:12:20 2022 with memory = 1692.59 (MB), peak = 2037.17 (MB)
[03/15 15:12:20    660s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[03/15 15:12:20    660s] ### cal_flow starts on Tue Mar 15 15:12:20 2022 with memory = 1692.59 (MB), peak = 2037.17 (MB)
[03/15 15:12:20    660s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[03/15 15:12:20    660s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[03/15 15:12:20    660s] ### export_cong_map starts on Tue Mar 15 15:12:20 2022 with memory = 1692.59 (MB), peak = 2037.17 (MB)
[03/15 15:12:20    660s] ### PDZT_Export::export_cong_map starts on Tue Mar 15 15:12:20 2022 with memory = 1693.48 (MB), peak = 2037.17 (MB)
[03/15 15:12:20    660s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[03/15 15:12:20    660s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[03/15 15:12:20    660s] ### import_cong_map starts on Tue Mar 15 15:12:20 2022 with memory = 1693.48 (MB), peak = 2037.17 (MB)
[03/15 15:12:20    660s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[03/15 15:12:20    660s] ### update starts on Tue Mar 15 15:12:20 2022 with memory = 1693.48 (MB), peak = 2037.17 (MB)
[03/15 15:12:20    660s] #Complete Global Routing.
[03/15 15:12:20    660s] #Total number of nets with non-default rule or having extra spacing = 377
[03/15 15:12:20    660s] #Total wire length = 1203324 um.
[03/15 15:12:20    660s] #Total half perimeter of net bounding box = 1109864 um.
[03/15 15:12:20    660s] #Total wire length on LAYER M1 = 8332 um.
[03/15 15:12:20    660s] #Total wire length on LAYER M2 = 328346 um.
[03/15 15:12:20    660s] #Total wire length on LAYER M3 = 421563 um.
[03/15 15:12:20    660s] #Total wire length on LAYER M4 = 248877 um.
[03/15 15:12:20    660s] #Total wire length on LAYER M5 = 172896 um.
[03/15 15:12:20    660s] #Total wire length on LAYER M6 = 8364 um.
[03/15 15:12:20    660s] #Total wire length on LAYER M7 = 9862 um.
[03/15 15:12:20    660s] #Total wire length on LAYER M8 = 5084 um.
[03/15 15:12:20    660s] #Total number of vias = 384595
[03/15 15:12:20    660s] #Total number of multi-cut vias = 224066 ( 58.3%)
[03/15 15:12:20    660s] #Total number of single cut vias = 160529 ( 41.7%)
[03/15 15:12:20    660s] #Up-Via Summary (total 384595):
[03/15 15:12:20    660s] #                   single-cut          multi-cut      Total
[03/15 15:12:20    660s] #-----------------------------------------------------------
[03/15 15:12:20    660s] # M1            134396 ( 69.7%)     58287 ( 30.3%)     192683
[03/15 15:12:20    660s] # M2             21676 ( 14.7%)    125866 ( 85.3%)     147542
[03/15 15:12:20    660s] # M3              3943 ( 10.9%)     32326 ( 89.1%)      36269
[03/15 15:12:20    660s] # M4               382 (  5.8%)      6230 ( 94.2%)       6612
[03/15 15:12:20    660s] # M5                50 (  6.1%)       770 ( 93.9%)        820
[03/15 15:12:20    660s] # M6                53 ( 14.7%)       308 ( 85.3%)        361
[03/15 15:12:20    660s] # M7                29 (  9.4%)       279 ( 90.6%)        308
[03/15 15:12:20    660s] #-----------------------------------------------------------
[03/15 15:12:20    660s] #               160529 ( 41.7%)    224066 ( 58.3%)     384595 
[03/15 15:12:20    660s] #
[03/15 15:12:20    660s] #Total number of involved priority nets 38
[03/15 15:12:20    660s] #Maximum src to sink distance for priority net 144.2
[03/15 15:12:20    660s] #Average of max src_to_sink distance for priority net 43.1
[03/15 15:12:20    660s] #Average of ave src_to_sink distance for priority net 25.5
[03/15 15:12:20    660s] ### update cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[03/15 15:12:20    660s] ### report_overcon starts on Tue Mar 15 15:12:20 2022 with memory = 1693.91 (MB), peak = 2037.17 (MB)
[03/15 15:12:20    660s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[03/15 15:12:20    660s] ### report_overcon starts on Tue Mar 15 15:12:20 2022 with memory = 1693.91 (MB), peak = 2037.17 (MB)
[03/15 15:12:20    660s] #Max overcon = 2 tracks.
[03/15 15:12:20    660s] #Total overcon = 0.00%.
[03/15 15:12:20    660s] #Worst layer Gcell overcon rate = 0.00%.
[03/15 15:12:20    660s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[03/15 15:12:21    660s] ### route_end cpu:00:00:01, real:00:00:01, mem:1.7 GB, peak:2.0 GB
[03/15 15:12:21    660s] #
[03/15 15:12:21    660s] #Global routing statistics:
[03/15 15:12:21    660s] #Cpu time = 00:00:06
[03/15 15:12:21    660s] #Elapsed time = 00:00:06
[03/15 15:12:21    660s] #Increased memory = 57.01 (MB)
[03/15 15:12:21    660s] #Total memory = 1693.91 (MB)
[03/15 15:12:21    660s] #Peak memory = 2037.17 (MB)
[03/15 15:12:21    660s] #
[03/15 15:12:21    660s] #Finished global routing on Tue Mar 15 15:12:21 2022
[03/15 15:12:21    660s] #
[03/15 15:12:21    660s] #
[03/15 15:12:21    660s] ### Time Record (Global Routing) is uninstalled.
[03/15 15:12:21    661s] ### Time Record (Track Assignment) is installed.
[03/15 15:12:21    661s] ### Time Record (Track Assignment) is uninstalled.
[03/15 15:12:21    661s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1665.61 (MB), peak = 2037.17 (MB)
[03/15 15:12:21    661s] ### Time Record (Track Assignment) is installed.
[03/15 15:12:22    661s] #Start Track Assignment.
[03/15 15:12:24    664s] #Done with 99 horizontal wires in 2 hboxes and 84 vertical wires in 2 hboxes.
[03/15 15:12:26    666s] #Done with 7 horizontal wires in 2 hboxes and 6 vertical wires in 2 hboxes.
[03/15 15:12:27    666s] #Complete Track Assignment.
[03/15 15:12:27    666s] #Total number of nets with non-default rule or having extra spacing = 377
[03/15 15:12:27    666s] #Total wire length = 1203716 um.
[03/15 15:12:27    666s] #Total half perimeter of net bounding box = 1109864 um.
[03/15 15:12:27    666s] #Total wire length on LAYER M1 = 8379 um.
[03/15 15:12:27    666s] #Total wire length on LAYER M2 = 328532 um.
[03/15 15:12:27    666s] #Total wire length on LAYER M3 = 421713 um.
[03/15 15:12:27    666s] #Total wire length on LAYER M4 = 248886 um.
[03/15 15:12:27    666s] #Total wire length on LAYER M5 = 172896 um.
[03/15 15:12:27    666s] #Total wire length on LAYER M6 = 8364 um.
[03/15 15:12:27    666s] #Total wire length on LAYER M7 = 9863 um.
[03/15 15:12:27    666s] #Total wire length on LAYER M8 = 5084 um.
[03/15 15:12:27    666s] #Total number of vias = 384595
[03/15 15:12:27    666s] #Total number of multi-cut vias = 224066 ( 58.3%)
[03/15 15:12:27    666s] #Total number of single cut vias = 160529 ( 41.7%)
[03/15 15:12:27    666s] #Up-Via Summary (total 384595):
[03/15 15:12:27    666s] #                   single-cut          multi-cut      Total
[03/15 15:12:27    666s] #-----------------------------------------------------------
[03/15 15:12:27    666s] # M1            134396 ( 69.7%)     58287 ( 30.3%)     192683
[03/15 15:12:27    666s] # M2             21676 ( 14.7%)    125866 ( 85.3%)     147542
[03/15 15:12:27    666s] # M3              3943 ( 10.9%)     32326 ( 89.1%)      36269
[03/15 15:12:27    666s] # M4               382 (  5.8%)      6230 ( 94.2%)       6612
[03/15 15:12:27    666s] # M5                50 (  6.1%)       770 ( 93.9%)        820
[03/15 15:12:27    666s] # M6                53 ( 14.7%)       308 ( 85.3%)        361
[03/15 15:12:27    666s] # M7                29 (  9.4%)       279 ( 90.6%)        308
[03/15 15:12:27    666s] #-----------------------------------------------------------
[03/15 15:12:27    666s] #               160529 ( 41.7%)    224066 ( 58.3%)     384595 
[03/15 15:12:27    666s] #
[03/15 15:12:27    667s] ### Time Record (Track Assignment) is uninstalled.
[03/15 15:12:27    667s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1765.11 (MB), peak = 2037.17 (MB)
[03/15 15:12:27    667s] #
[03/15 15:12:27    667s] #number of short segments in preferred routing layers
[03/15 15:12:27    667s] #	M3        M4        M7        Total 
[03/15 15:12:27    667s] #	27        11        2         40        
[03/15 15:12:27    667s] #
[03/15 15:12:27    667s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/15 15:12:27    667s] #Cpu time = 00:00:16
[03/15 15:12:27    667s] #Elapsed time = 00:00:16
[03/15 15:12:27    667s] #Increased memory = 140.36 (MB)
[03/15 15:12:27    667s] #Total memory = 1766.47 (MB)
[03/15 15:12:27    667s] #Peak memory = 2037.17 (MB)
[03/15 15:12:27    667s] ### Time Record (Detail Routing) is installed.
[03/15 15:12:28    668s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/15 15:12:29    669s] #
[03/15 15:12:29    669s] #Start Detail Routing..
[03/15 15:12:29    669s] #start initial detail routing ...
[03/15 15:12:29    669s] ### Design has 0 dirty nets, 1246 dirty-areas)
[03/15 15:12:59    699s] # ECO: 5.5% of the total area was rechecked for DRC, and 13.6% required routing.
[03/15 15:13:00    699s] #   number of violations = 123
[03/15 15:13:00    699s] #
[03/15 15:13:00    699s] #    By Layer and Type :
[03/15 15:13:00    699s] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   MinCut      Mar   Totals
[03/15 15:13:00    699s] #	M1           40        1        9        1        5        1        0       57
[03/15 15:13:00    699s] #	M2            8        5       49        0        0        0        3       65
[03/15 15:13:00    699s] #	M3            0        0        1        0        0        0        0        1
[03/15 15:13:00    699s] #	Totals       48        6       59        1        5        1        3      123
[03/15 15:13:00    699s] #415 out of 59529 instances (0.7%) need to be verified(marked ipoed), dirty area = 0.8%.
[03/15 15:13:00    699s] #0.0% of the total area is being checked for drcs
[03/15 15:13:00    700s] #0.0% of the total area was checked
[03/15 15:13:00    700s] #   number of violations = 123
[03/15 15:13:00    700s] #
[03/15 15:13:00    700s] #    By Layer and Type :
[03/15 15:13:00    700s] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   MinCut      Mar   Totals
[03/15 15:13:00    700s] #	M1           40        1        9        1        5        1        0       57
[03/15 15:13:00    700s] #	M2            8        5       49        0        0        0        3       65
[03/15 15:13:00    700s] #	M3            0        0        1        0        0        0        0        1
[03/15 15:13:00    700s] #	Totals       48        6       59        1        5        1        3      123
[03/15 15:13:00    700s] #cpu time = 00:00:31, elapsed time = 00:00:31, memory = 1780.83 (MB), peak = 2037.17 (MB)
[03/15 15:13:02    701s] #start 1st optimization iteration ...
[03/15 15:13:04    704s] #   number of violations = 48
[03/15 15:13:04    704s] #
[03/15 15:13:04    704s] #    By Layer and Type :
[03/15 15:13:04    704s] #	         MetSpc   EOLSpc    Short   CutSpc   MinCut      Mar   Totals
[03/15 15:13:04    704s] #	M1           35        0        1        1        1        0       38
[03/15 15:13:04    704s] #	M2            3        1        3        0        0        2        9
[03/15 15:13:04    704s] #	M3            0        0        1        0        0        0        1
[03/15 15:13:04    704s] #	Totals       38        1        5        1        1        2       48
[03/15 15:13:04    704s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1816.91 (MB), peak = 2037.17 (MB)
[03/15 15:13:04    704s] #start 2nd optimization iteration ...
[03/15 15:13:05    705s] #   number of violations = 48
[03/15 15:13:05    705s] #
[03/15 15:13:05    705s] #    By Layer and Type :
[03/15 15:13:05    705s] #	         MetSpc   EOLSpc    Short   CutSpc   MinCut      Mar   Totals
[03/15 15:13:05    705s] #	M1           35        0        1        1        1        0       38
[03/15 15:13:05    705s] #	M2            3        1        3        0        0        2        9
[03/15 15:13:05    705s] #	M3            0        0        1        0        0        0        1
[03/15 15:13:05    705s] #	Totals       38        1        5        1        1        2       48
[03/15 15:13:05    705s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1817.57 (MB), peak = 2037.17 (MB)
[03/15 15:13:05    705s] #start 3rd optimization iteration ...
[03/15 15:13:08    707s] #   number of violations = 0
[03/15 15:13:08    707s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1823.16 (MB), peak = 2037.17 (MB)
[03/15 15:13:08    708s] #Complete Detail Routing.
[03/15 15:13:08    708s] #Total number of nets with non-default rule or having extra spacing = 377
[03/15 15:13:08    708s] #Total wire length = 1203327 um.
[03/15 15:13:08    708s] #Total half perimeter of net bounding box = 1109864 um.
[03/15 15:13:08    708s] #Total wire length on LAYER M1 = 8293 um.
[03/15 15:13:08    708s] #Total wire length on LAYER M2 = 328070 um.
[03/15 15:13:08    708s] #Total wire length on LAYER M3 = 421645 um.
[03/15 15:13:08    708s] #Total wire length on LAYER M4 = 249112 um.
[03/15 15:13:08    708s] #Total wire length on LAYER M5 = 172911 um.
[03/15 15:13:08    708s] #Total wire length on LAYER M6 = 8366 um.
[03/15 15:13:08    708s] #Total wire length on LAYER M7 = 9846 um.
[03/15 15:13:08    708s] #Total wire length on LAYER M8 = 5084 um.
[03/15 15:13:08    708s] #Total number of vias = 385093
[03/15 15:13:08    708s] #Total number of multi-cut vias = 223245 ( 58.0%)
[03/15 15:13:08    708s] #Total number of single cut vias = 161848 ( 42.0%)
[03/15 15:13:08    708s] #Up-Via Summary (total 385093):
[03/15 15:13:08    708s] #                   single-cut          multi-cut      Total
[03/15 15:13:08    708s] #-----------------------------------------------------------
[03/15 15:13:08    708s] # M1            134690 ( 69.9%)     58031 ( 30.1%)     192721
[03/15 15:13:08    708s] # M2             22429 ( 15.2%)    125404 ( 84.8%)     147833
[03/15 15:13:08    708s] # M3              4202 ( 11.5%)     32237 ( 88.5%)      36439
[03/15 15:13:08    708s] # M4               395 (  6.0%)      6222 ( 94.0%)       6617
[03/15 15:13:08    708s] # M5                49 (  6.0%)       769 ( 94.0%)        818
[03/15 15:13:08    708s] # M6                53 ( 14.8%)       304 ( 85.2%)        357
[03/15 15:13:08    708s] # M7                30 (  9.7%)       278 ( 90.3%)        308
[03/15 15:13:08    708s] #-----------------------------------------------------------
[03/15 15:13:08    708s] #               161848 ( 42.0%)    223245 ( 58.0%)     385093 
[03/15 15:13:08    708s] #
[03/15 15:13:08    708s] #Total number of DRC violations = 0
[03/15 15:13:08    708s] ### Time Record (Detail Routing) is uninstalled.
[03/15 15:13:08    708s] #Cpu time = 00:00:41
[03/15 15:13:08    708s] #Elapsed time = 00:00:41
[03/15 15:13:08    708s] #Increased memory = -96.36 (MB)
[03/15 15:13:08    708s] #Total memory = 1670.19 (MB)
[03/15 15:13:08    708s] #Peak memory = 2037.17 (MB)
[03/15 15:13:08    708s] ### Time Record (Antenna Fixing) is installed.
[03/15 15:13:09    708s] #
[03/15 15:13:09    708s] #start routing for process antenna violation fix ...
[03/15 15:13:09    709s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/15 15:13:10    710s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1671.73 (MB), peak = 2037.17 (MB)
[03/15 15:13:10    710s] #
[03/15 15:13:10    710s] #Total number of nets with non-default rule or having extra spacing = 377
[03/15 15:13:10    710s] #Total wire length = 1203327 um.
[03/15 15:13:10    710s] #Total half perimeter of net bounding box = 1109864 um.
[03/15 15:13:10    710s] #Total wire length on LAYER M1 = 8293 um.
[03/15 15:13:10    710s] #Total wire length on LAYER M2 = 328070 um.
[03/15 15:13:10    710s] #Total wire length on LAYER M3 = 421645 um.
[03/15 15:13:10    710s] #Total wire length on LAYER M4 = 249112 um.
[03/15 15:13:10    710s] #Total wire length on LAYER M5 = 172911 um.
[03/15 15:13:10    710s] #Total wire length on LAYER M6 = 8366 um.
[03/15 15:13:10    710s] #Total wire length on LAYER M7 = 9846 um.
[03/15 15:13:10    710s] #Total wire length on LAYER M8 = 5084 um.
[03/15 15:13:10    710s] #Total number of vias = 385093
[03/15 15:13:10    710s] #Total number of multi-cut vias = 223245 ( 58.0%)
[03/15 15:13:10    710s] #Total number of single cut vias = 161848 ( 42.0%)
[03/15 15:13:10    710s] #Up-Via Summary (total 385093):
[03/15 15:13:10    710s] #                   single-cut          multi-cut      Total
[03/15 15:13:10    710s] #-----------------------------------------------------------
[03/15 15:13:10    710s] # M1            134690 ( 69.9%)     58031 ( 30.1%)     192721
[03/15 15:13:10    710s] # M2             22429 ( 15.2%)    125404 ( 84.8%)     147833
[03/15 15:13:10    710s] # M3              4202 ( 11.5%)     32237 ( 88.5%)      36439
[03/15 15:13:10    710s] # M4               395 (  6.0%)      6222 ( 94.0%)       6617
[03/15 15:13:10    710s] # M5                49 (  6.0%)       769 ( 94.0%)        818
[03/15 15:13:10    710s] # M6                53 ( 14.8%)       304 ( 85.2%)        357
[03/15 15:13:10    710s] # M7                30 (  9.7%)       278 ( 90.3%)        308
[03/15 15:13:10    710s] #-----------------------------------------------------------
[03/15 15:13:10    710s] #               161848 ( 42.0%)    223245 ( 58.0%)     385093 
[03/15 15:13:10    710s] #
[03/15 15:13:10    710s] #Total number of DRC violations = 0
[03/15 15:13:10    710s] #Total number of net violated process antenna rule = 0
[03/15 15:13:10    710s] #
[03/15 15:13:12    712s] #
[03/15 15:13:12    712s] #Total number of nets with non-default rule or having extra spacing = 377
[03/15 15:13:12    712s] #Total wire length = 1203327 um.
[03/15 15:13:12    712s] #Total half perimeter of net bounding box = 1109864 um.
[03/15 15:13:12    712s] #Total wire length on LAYER M1 = 8293 um.
[03/15 15:13:12    712s] #Total wire length on LAYER M2 = 328070 um.
[03/15 15:13:12    712s] #Total wire length on LAYER M3 = 421645 um.
[03/15 15:13:12    712s] #Total wire length on LAYER M4 = 249112 um.
[03/15 15:13:12    712s] #Total wire length on LAYER M5 = 172911 um.
[03/15 15:13:12    712s] #Total wire length on LAYER M6 = 8366 um.
[03/15 15:13:12    712s] #Total wire length on LAYER M7 = 9846 um.
[03/15 15:13:12    712s] #Total wire length on LAYER M8 = 5084 um.
[03/15 15:13:12    712s] #Total number of vias = 385093
[03/15 15:13:12    712s] #Total number of multi-cut vias = 223245 ( 58.0%)
[03/15 15:13:12    712s] #Total number of single cut vias = 161848 ( 42.0%)
[03/15 15:13:12    712s] #Up-Via Summary (total 385093):
[03/15 15:13:12    712s] #                   single-cut          multi-cut      Total
[03/15 15:13:12    712s] #-----------------------------------------------------------
[03/15 15:13:12    712s] # M1            134690 ( 69.9%)     58031 ( 30.1%)     192721
[03/15 15:13:12    712s] # M2             22429 ( 15.2%)    125404 ( 84.8%)     147833
[03/15 15:13:12    712s] # M3              4202 ( 11.5%)     32237 ( 88.5%)      36439
[03/15 15:13:12    712s] # M4               395 (  6.0%)      6222 ( 94.0%)       6617
[03/15 15:13:12    712s] # M5                49 (  6.0%)       769 ( 94.0%)        818
[03/15 15:13:12    712s] # M6                53 ( 14.8%)       304 ( 85.2%)        357
[03/15 15:13:12    712s] # M7                30 (  9.7%)       278 ( 90.3%)        308
[03/15 15:13:12    712s] #-----------------------------------------------------------
[03/15 15:13:12    712s] #               161848 ( 42.0%)    223245 ( 58.0%)     385093 
[03/15 15:13:12    712s] #
[03/15 15:13:12    712s] #Total number of DRC violations = 0
[03/15 15:13:12    712s] #Total number of net violated process antenna rule = 0
[03/15 15:13:12    712s] #
[03/15 15:13:12    712s] ### Time Record (Antenna Fixing) is uninstalled.
[03/15 15:13:12    712s] #detailRoute Statistics:
[03/15 15:13:12    712s] #Cpu time = 00:00:45
[03/15 15:13:12    712s] #Elapsed time = 00:00:45
[03/15 15:13:12    712s] #Increased memory = -94.38 (MB)
[03/15 15:13:12    712s] #Total memory = 1672.18 (MB)
[03/15 15:13:12    712s] #Peak memory = 2037.17 (MB)
[03/15 15:13:12    712s] #Skip updating routing design signature in db-snapshot flow
[03/15 15:13:12    712s] ### Time Record (DB Export) is installed.
[03/15 15:13:13    713s] ### Time Record (DB Export) is uninstalled.
[03/15 15:13:13    713s] ### Time Record (Post Callback) is installed.
[03/15 15:13:14    714s] ### Time Record (Post Callback) is uninstalled.
[03/15 15:13:14    714s] #
[03/15 15:13:14    714s] #globalDetailRoute statistics:
[03/15 15:13:14    714s] #Cpu time = 00:01:05
[03/15 15:13:14    714s] #Elapsed time = 00:01:05
[03/15 15:13:14    714s] #Increased memory = -251.55 (MB)
[03/15 15:13:14    714s] #Total memory = 1571.53 (MB)
[03/15 15:13:14    714s] #Peak memory = 2037.17 (MB)
[03/15 15:13:14    714s] #Number of warnings = 21
[03/15 15:13:14    714s] #Total number of warnings = 22
[03/15 15:13:14    714s] #Number of fails = 0
[03/15 15:13:14    714s] #Total number of fails = 0
[03/15 15:13:14    714s] #Complete globalDetailRoute on Tue Mar 15 15:13:14 2022
[03/15 15:13:14    714s] #
[03/15 15:13:14    714s] ### Time Record (globalDetailRoute) is uninstalled.
[03/15 15:13:14    714s] ### 
[03/15 15:13:14    714s] ###   Scalability Statistics
[03/15 15:13:14    714s] ### 
[03/15 15:13:14    714s] ### --------------------------------+----------------+----------------+----------------+
[03/15 15:13:14    714s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/15 15:13:14    714s] ### --------------------------------+----------------+----------------+----------------+
[03/15 15:13:14    714s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/15 15:13:14    714s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/15 15:13:14    714s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/15 15:13:14    714s] ###   DB Import                     |        00:00:03|        00:00:03|             1.0|
[03/15 15:13:14    714s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[03/15 15:13:14    714s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/15 15:13:14    714s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/15 15:13:14    714s] ###   Data Preparation              |        00:00:03|        00:00:03|             1.0|
[03/15 15:13:14    714s] ###   Global Routing                |        00:00:06|        00:00:06|             1.0|
[03/15 15:13:14    714s] ###   Track Assignment              |        00:00:06|        00:00:06|             1.0|
[03/15 15:13:14    714s] ###   Detail Routing                |        00:00:41|        00:00:41|             1.0|
[03/15 15:13:14    714s] ###   Antenna Fixing                |        00:00:04|        00:00:04|             1.0|
[03/15 15:13:14    714s] ###   Entire Command                |        00:01:05|        00:01:05|             1.0|
[03/15 15:13:14    714s] ### --------------------------------+----------------+----------------+----------------+
[03/15 15:13:14    714s] ### 
[03/15 15:13:14    714s] **optDesign ... cpu = 0:04:30, real = 0:04:29, mem = 1521.5M, totSessionCpu=0:11:54 **
[03/15 15:13:14    714s] -routeWithEco false                       # bool, default=false
[03/15 15:13:14    714s] -routeSelectedNetOnly false               # bool, default=false
[03/15 15:13:14    714s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/15 15:13:14    714s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/15 15:13:14    714s] New Signature Flow (restoreNanoRouteOptions) ....
[03/15 15:13:14    714s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/15 15:13:14    714s] Extraction called for design 'core' of instances=59529 and nets=59541 using extraction engine 'postRoute' at effort level 'low' .
[03/15 15:13:14    714s] PostRoute (effortLevel low) RC Extraction called for design core.
[03/15 15:13:14    714s] RC Extraction called in multi-corner(2) mode.
[03/15 15:13:14    714s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 15:13:14    714s] Process corner(s) are loaded.
[03/15 15:13:14    714s]  Corner: Cmax
[03/15 15:13:14    714s]  Corner: Cmin
[03/15 15:13:14    714s] extractDetailRC Option : -outfile /tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb.d -maxResLength 200  -extended
[03/15 15:13:14    714s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/15 15:13:14    714s]       RC Corner Indexes            0       1   
[03/15 15:13:14    714s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 15:13:14    714s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/15 15:13:14    714s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 15:13:14    714s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 15:13:14    714s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 15:13:14    714s] Shrink Factor                : 1.00000
[03/15 15:13:14    714s] LayerId::1 widthSet size::4
[03/15 15:13:14    714s] LayerId::2 widthSet size::4
[03/15 15:13:14    714s] LayerId::3 widthSet size::4
[03/15 15:13:14    714s] LayerId::4 widthSet size::4
[03/15 15:13:14    714s] LayerId::5 widthSet size::4
[03/15 15:13:14    714s] LayerId::6 widthSet size::4
[03/15 15:13:14    714s] LayerId::7 widthSet size::4
[03/15 15:13:14    714s] LayerId::8 widthSet size::4
[03/15 15:13:14    714s] Initializing multi-corner capacitance tables ... 
[03/15 15:13:14    714s] Initializing multi-corner resistance tables ...
[03/15 15:13:15    714s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.309501 ; uaWl: 0.983214 ; uaWlH: 0.350468 ; aWlH: 0.013405 ; Pmax: 0.852300 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 81 ; 
[03/15 15:13:15    715s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2062.0M)
[03/15 15:13:15    715s] Creating parasitic data file '/tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb.d' for storing RC.
[03/15 15:13:15    715s] Extracted 10.0003% (CPU Time= 0:00:01.5  MEM= 2132.7M)
[03/15 15:13:16    716s] Extracted 20.0003% (CPU Time= 0:00:01.9  MEM= 2132.7M)
[03/15 15:13:16    716s] Extracted 30.0003% (CPU Time= 0:00:02.3  MEM= 2132.7M)
[03/15 15:13:17    717s] Extracted 40.0003% (CPU Time= 0:00:03.1  MEM= 2136.7M)
[03/15 15:13:19    719s] Extracted 50.0003% (CPU Time= 0:00:04.7  MEM= 2136.7M)
[03/15 15:13:19    719s] Extracted 60.0003% (CPU Time= 0:00:05.0  MEM= 2136.7M)
[03/15 15:13:19    719s] Extracted 70.0003% (CPU Time= 0:00:05.5  MEM= 2136.7M)
[03/15 15:13:20    720s] Extracted 80.0003% (CPU Time= 0:00:06.0  MEM= 2136.7M)
[03/15 15:13:21    721s] Extracted 90.0003% (CPU Time= 0:00:06.9  MEM= 2136.7M)
[03/15 15:13:22    723s] Extracted 100% (CPU Time= 0:00:08.5  MEM= 2136.7M)
[03/15 15:13:22    723s] Number of Extracted Resistors     : 1020218
[03/15 15:13:22    723s] Number of Extracted Ground Cap.   : 1013657
[03/15 15:13:22    723s] Number of Extracted Coupling Cap. : 1756776
[03/15 15:13:22    723s] Opening parasitic data file '/tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb.d' for reading (mem: 2105.430M)
[03/15 15:13:22    723s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/15 15:13:22    723s]  Corner: Cmax
[03/15 15:13:22    723s]  Corner: Cmin
[03/15 15:13:23    723s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2105.4M)
[03/15 15:13:23    723s] Creating parasitic data file '/tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb_Filter.rcdb.d' for storing RC.
[03/15 15:13:23    724s] Closing parasitic data file '/tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb.d': 59332 access done (mem: 2105.430M)
[03/15 15:13:23    724s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2105.430M)
[03/15 15:13:23    724s] Opening parasitic data file '/tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb.d' for reading (mem: 2105.430M)
[03/15 15:13:23    724s] processing rcdb (/tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb.d) for hinst (top) of cell (core);
[03/15 15:13:24    725s] Closing parasitic data file '/tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb.d': 0 access done (mem: 2105.430M)
[03/15 15:13:24    725s] Lumped Parasitic Loading Completed (total cpu=0:00:01.4, real=0:00:01.0, current mem=2105.430M)
[03/15 15:13:24    725s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:11.6  Real Time: 0:00:10.0  MEM: 2105.430M)
[03/15 15:13:24    725s] **optDesign ... cpu = 0:04:41, real = 0:04:39, mem = 1531.6M, totSessionCpu=0:12:06 **
[03/15 15:13:24    725s] Starting delay calculation for Setup views
[03/15 15:13:24    725s] Starting SI iteration 1 using Infinite Timing Windows
[03/15 15:13:25    726s] #################################################################################
[03/15 15:13:25    726s] # Design Stage: PostRoute
[03/15 15:13:25    726s] # Design Name: core
[03/15 15:13:25    726s] # Design Mode: 65nm
[03/15 15:13:25    726s] # Analysis Mode: MMMC OCV 
[03/15 15:13:25    726s] # Parasitics Mode: SPEF/RCDB
[03/15 15:13:25    726s] # Signoff Settings: SI On 
[03/15 15:13:25    726s] #################################################################################
[03/15 15:13:27    728s] AAE_INFO: 1 threads acquired from CTE.
[03/15 15:13:27    728s] Setting infinite Tws ...
[03/15 15:13:27    728s] First Iteration Infinite Tw... 
[03/15 15:13:27    728s] Calculate early delays in OCV mode...
[03/15 15:13:27    728s] Calculate late delays in OCV mode...
[03/15 15:13:27    728s] Topological Sorting (REAL = 0:00:00.0, MEM = 2069.5M, InitMEM = 2061.0M)
[03/15 15:13:27    728s] Start delay calculation (fullDC) (1 T). (MEM=2069.47)
[03/15 15:13:27    728s] LayerId::1 widthSet size::4
[03/15 15:13:27    728s] LayerId::2 widthSet size::4
[03/15 15:13:27    728s] LayerId::3 widthSet size::4
[03/15 15:13:27    728s] LayerId::4 widthSet size::4
[03/15 15:13:27    728s] LayerId::5 widthSet size::4
[03/15 15:13:27    728s] LayerId::6 widthSet size::4
[03/15 15:13:27    728s] LayerId::7 widthSet size::4
[03/15 15:13:27    728s] LayerId::8 widthSet size::4
[03/15 15:13:27    728s] Initializing multi-corner capacitance tables ... 
[03/15 15:13:27    728s] Initializing multi-corner resistance tables ...
[03/15 15:13:27    729s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.309501 ; uaWl: 0.983214 ; uaWlH: 0.350468 ; aWlH: 0.013405 ; Pmax: 0.852300 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 81 ; 
[03/15 15:13:28    729s] End AAE Lib Interpolated Model. (MEM=2081.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 15:13:28    729s] Opening parasitic data file '/tmp/innovus_temp_14814_ieng6-ece-02.ucsd.edu_c1jiang_uZplKx/core_14814_ov1P17.rcdb.d' for reading (mem: 2081.078M)
[03/15 15:13:28    729s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2081.1M)
[03/15 15:13:46    747s] Total number of fetched objects 59354
[03/15 15:13:46    747s] AAE_INFO-618: Total number of nets in the design is 59541,  99.7 percent of the nets selected for SI analysis
[03/15 15:13:46    748s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[03/15 15:13:46    748s] End delay calculation. (MEM=2128.76 CPU=0:00:17.4 REAL=0:00:17.0)
[03/15 15:13:46    748s] End delay calculation (fullDC). (MEM=2128.76 CPU=0:00:19.5 REAL=0:00:19.0)
[03/15 15:13:46    748s] *** CDM Built up (cpu=0:00:21.7  real=0:00:21.0  mem= 2128.8M) ***
[03/15 15:13:49    751s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2128.8M)
[03/15 15:13:49    751s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 15:13:50    751s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 2128.8M)
[03/15 15:13:50    751s] Starting SI iteration 2
[03/15 15:13:50    752s] Calculate early delays in OCV mode...
[03/15 15:13:50    752s] Calculate late delays in OCV mode...
[03/15 15:13:50    752s] Start delay calculation (fullDC) (1 T). (MEM=2090.88)
[03/15 15:13:51    752s] End AAE Lib Interpolated Model. (MEM=2090.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 15:13:58    759s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/15 15:13:58    759s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 59354. 
[03/15 15:13:58    759s] Total number of fetched objects 59354
[03/15 15:13:58    759s] AAE_INFO-618: Total number of nets in the design is 59541,  15.1 percent of the nets selected for SI analysis
[03/15 15:13:58    759s] End delay calculation. (MEM=2097.03 CPU=0:00:07.3 REAL=0:00:07.0)
[03/15 15:13:58    759s] End delay calculation (fullDC). (MEM=2097.03 CPU=0:00:07.6 REAL=0:00:08.0)
[03/15 15:13:58    759s] *** CDM Built up (cpu=0:00:07.7  real=0:00:08.0  mem= 2097.0M) ***
[03/15 15:14:02    763s] *** Done Building Timing Graph (cpu=0:00:38.1 real=0:00:38.0 totSessionCpu=0:12:44 mem=2097.0M)
[03/15 15:14:02    764s] End AAE Lib Interpolated Model. (MEM=2097.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 15:14:02    764s] ** Profile ** Start :  cpu=0:00:00.0, mem=2097.0M
[03/15 15:14:02    764s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2097.0M
[03/15 15:14:03    764s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.107, MEM:2097.0M
[03/15 15:14:03    764s] ** Profile ** Other data :  cpu=0:00:00.2, mem=2097.0M
[03/15 15:14:03    765s] ** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2097.0M
[03/15 15:14:04    766s] ** Profile ** DRVs :  cpu=0:00:01.2, mem=2112.3M
[03/15 15:14:04    766s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.161  | -0.219  | -1.161  |
|           TNS (ns):|-484.385 |-321.195 |-163.190 |
|    Violating Paths:|  2381   |  2221   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.031%
       (88.846% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2112.3M
[03/15 15:14:04    766s] **optDesign ... cpu = 0:05:22, real = 0:05:19, mem = 1689.7M, totSessionCpu=0:12:46 **
[03/15 15:14:04    766s] **optDesign ... cpu = 0:05:22, real = 0:05:19, mem = 1689.7M, totSessionCpu=0:12:46 **
[03/15 15:14:04    766s] Executing marking Critical Nets1
[03/15 15:14:05    766s] *** Timing NOT met, worst failing slack is -1.161
[03/15 15:14:05    766s] *** Check timing (0:00:00.1)
[03/15 15:14:05    766s] Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
[03/15 15:14:05    766s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[03/15 15:14:05    766s] Info: 315 clock nets excluded from IPO operation.
[03/15 15:14:05    766s] End AAE Lib Interpolated Model. (MEM=2074.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 15:14:05    766s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:12:46.6/0:26:32.6 (0.5), mem = 2074.3M
[03/15 15:14:05    766s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14814.4
[03/15 15:14:05    767s] (I,S,L,T): WC_VIEW: 154.26, 67.5402, 3.24324, 225.043
[03/15 15:14:05    767s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 15:14:05    767s] ### Creating PhyDesignMc. totSessionCpu=0:12:47 mem=2074.3M
[03/15 15:14:05    767s] OPERPROF: Starting DPlace-Init at level 1, MEM:2074.3M
[03/15 15:14:05    767s] z: 2, totalTracks: 1
[03/15 15:14:05    767s] z: 4, totalTracks: 1
[03/15 15:14:05    767s] z: 6, totalTracks: 1
[03/15 15:14:05    767s] z: 8, totalTracks: 1
[03/15 15:14:05    767s] #spOpts: N=65 mergeVia=F 
[03/15 15:14:05    767s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2074.3M
[03/15 15:14:05    767s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.101, MEM:2074.3M
[03/15 15:14:05    767s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2074.3MB).
[03/15 15:14:05    767s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.187, MEM:2074.3M
[03/15 15:14:06    767s] TotalInstCnt at PhyDesignMc Initialization: 55,651
[03/15 15:14:06    767s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:48 mem=2074.3M
[03/15 15:14:06    767s] ### Creating RouteCongInterface, started
[03/15 15:14:06    768s] ### Creating RouteCongInterface, finished
[03/15 15:14:12    773s] *info: 315 clock nets excluded
[03/15 15:14:12    773s] *info: 2 special nets excluded.
[03/15 15:14:12    773s] *info: 203 no-driver nets excluded.
[03/15 15:14:16    778s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.14814.3
[03/15 15:14:16    778s] PathGroup :  reg2reg  TargetSlack : 0 
[03/15 15:14:17    778s] ** GigaOpt Optimizer WNS Slack -1.161 TNS Slack -484.392 Density 88.85
[03/15 15:14:17    778s] Optimizer TNS Opt
[03/15 15:14:17    778s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.161|-163.190|
|reg2reg   |-0.219|-321.202|
|HEPG      |-0.219|-321.202|
|All Paths |-1.161|-484.392|
+----------+------+--------+

[03/15 15:14:17    778s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2213.7M
[03/15 15:14:17    778s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:2213.7M
[03/15 15:14:17    779s] Active Path Group: reg2reg  
[03/15 15:14:17    779s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:14:17    779s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 15:14:17    779s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:14:17    779s] |  -0.219|   -1.161|-321.202| -484.392|    88.85%|   0:00:00.0| 2229.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/15 15:14:17    779s] |        |         |        |         |          |            |        |          |         | eg_106_/E                                          |
[03/15 15:14:19    780s] |  -0.219|   -1.161|-321.202| -484.392|    88.85%|   0:00:02.0| 2229.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/15 15:14:19    780s] |        |         |        |         |          |            |        |          |         | _reg_92_/E                                         |
[03/15 15:14:20    781s] |  -0.219|   -1.161|-321.202| -484.392|    88.85%|   0:00:01.0| 2229.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/15 15:14:20    781s] |        |         |        |         |          |            |        |          |         | eg_106_/E                                          |
[03/15 15:14:20    781s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:14:20    781s] 
[03/15 15:14:20    781s] *** Finish Core Optimize Step (cpu=0:00:02.5 real=0:00:03.0 mem=2229.7M) ***
[03/15 15:14:20    781s]   Timing Snapshot: (TGT)
[03/15 15:14:20    781s]      Weighted WNS: -0.313
[03/15 15:14:20    781s]       All  PG WNS: -1.161
[03/15 15:14:20    781s]       High PG WNS: -0.219
[03/15 15:14:20    781s]       All  PG TNS: -484.392
[03/15 15:14:20    781s]       High PG TNS: -321.202
[03/15 15:14:20    781s]    Category Slack: { [L, -1.161] [H, -0.219] }
[03/15 15:14:20    781s] 
[03/15 15:14:20    781s] Checking setup slack degradation ...
[03/15 15:14:20    781s] 
[03/15 15:14:20    781s] Recovery Manager:
[03/15 15:14:20    781s]   Low  Effort WNS Jump: 0.000 (REF: -1.160, TGT: -1.161, Threshold: 0.145) - Skip
[03/15 15:14:20    781s]   High Effort WNS Jump: 0.002 (REF: -0.216, TGT: -0.219, Threshold: 0.073) - Skip
[03/15 15:14:20    781s]   Low  Effort TNS Jump: 1.656 (REF: -482.737, TGT: -484.392, Threshold: 96.547) - Skip
[03/15 15:14:20    781s]   High Effort TNS Jump: 1.764 (REF: -319.438, TGT: -321.202, Threshold: 31.944) - Skip
[03/15 15:14:20    781s] 
[03/15 15:14:20    781s] 
[03/15 15:14:20    781s] *** Finished Optimize Step Cumulative (cpu=0:00:03.0 real=0:00:03.0 mem=2229.7M) ***
[03/15 15:14:20    781s] OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.161|-163.190|
|reg2reg   |-0.219|-321.202|
|HEPG      |-0.219|-321.202|
|All Paths |-1.161|-484.392|
+----------+------+--------+

[03/15 15:14:20    781s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.161|-163.190|
|reg2reg   |-0.219|-321.202|
|HEPG      |-0.219|-321.202|
|All Paths |-1.161|-484.392|
+----------+------+--------+

[03/15 15:14:20    781s] **** Begin NDR-Layer Usage Statistics ****
[03/15 15:14:20    781s] Layer 3 has 315 constrained nets 
[03/15 15:14:20    781s] Layer 5 has 5 constrained nets 
[03/15 15:14:20    781s] Layer 7 has 109 constrained nets 
[03/15 15:14:20    781s] **** End NDR-Layer Usage Statistics ****
[03/15 15:14:20    781s] 
[03/15 15:14:20    781s] *** Finish Post Route Setup Fixing (cpu=0:00:03.6 real=0:00:04.0 mem=2229.7M) ***
[03/15 15:14:20    781s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.14814.3
[03/15 15:14:20    782s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2210.6M
[03/15 15:14:20    782s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.151, MEM:2210.6M
[03/15 15:14:20    782s] TotalInstCnt at PhyDesignMc Destruction: 55,651
[03/15 15:14:21    782s] (I,S,L,T): WC_VIEW: 154.26, 67.5402, 3.24324, 225.043
[03/15 15:14:21    782s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14814.4
[03/15 15:14:21    782s] *** SetupOpt [finish] : cpu/real = 0:00:15.8/0:00:15.8 (1.0), totSession cpu/real = 0:13:02.5/0:26:48.5 (0.5), mem = 2210.6M
[03/15 15:14:21    782s] 
[03/15 15:14:21    782s] =============================================================================================
[03/15 15:14:21    782s]  Step TAT Report for TnsOpt #2
[03/15 15:14:21    782s] =============================================================================================
[03/15 15:14:21    782s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 15:14:21    782s] ---------------------------------------------------------------------------------------------
[03/15 15:14:21    782s] [ SlackTraversorInit     ]      2   0:00:00.7  (   4.5 % )     0:00:00.7 /  0:00:00.7    1.0
[03/15 15:14:21    782s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 15:14:21    782s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   3.3 % )     0:00:00.5 /  0:00:00.5    1.0
[03/15 15:14:21    782s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 15:14:21    782s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[03/15 15:14:21    782s] [ TransformInit          ]      1   0:00:08.1  (  50.8 % )     0:00:08.1 /  0:00:08.1    1.0
[03/15 15:14:21    782s] [ SpefRCNetCheck         ]      1   0:00:02.2  (  13.9 % )     0:00:02.2 /  0:00:02.2    1.0
[03/15 15:14:21    782s] [ OptSingleIteration     ]     20   0:00:00.0  (   0.2 % )     0:00:01.7 /  0:00:01.7    1.0
[03/15 15:14:21    782s] [ OptGetWeight           ]     20   0:00:01.2  (   7.3 % )     0:00:01.2 /  0:00:01.1    1.0
[03/15 15:14:21    782s] [ OptEval                ]     20   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[03/15 15:14:21    782s] [ OptCommit              ]     20   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 15:14:21    782s] [ IncrTimingUpdate       ]     24   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 15:14:21    782s] [ PostCommitDelayUpdate  ]     20   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    5.5
[03/15 15:14:21    782s] [ SetupOptGetWorkingSet  ]     20   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[03/15 15:14:21    782s] [ SetupOptGetActiveNode  ]     20   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    5.1
[03/15 15:14:21    782s] [ SetupOptSlackGraph     ]     20   0:00:00.3  (   2.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/15 15:14:21    782s] [ MISC                   ]          0:00:02.3  (  14.2 % )     0:00:02.3 /  0:00:02.3    1.0
[03/15 15:14:21    782s] ---------------------------------------------------------------------------------------------
[03/15 15:14:21    782s]  TnsOpt #2 TOTAL                    0:00:15.8  ( 100.0 % )     0:00:15.8 /  0:00:15.8    1.0
[03/15 15:14:21    782s] ---------------------------------------------------------------------------------------------
[03/15 15:14:21    782s] 
[03/15 15:14:21    782s] End: GigaOpt Optimization in post-eco TNS mode
[03/15 15:14:21    782s] Running postRoute recovery in postEcoRoute mode
[03/15 15:14:21    782s] **optDesign ... cpu = 0:05:38, real = 0:05:36, mem = 1892.5M, totSessionCpu=0:13:03 **
[03/15 15:14:22    783s]   Timing/DRV Snapshot: (TGT)
[03/15 15:14:22    783s]      Weighted WNS: -0.313
[03/15 15:14:22    783s]       All  PG WNS: -1.161
[03/15 15:14:22    783s]       High PG WNS: -0.219
[03/15 15:14:22    783s]       All  PG TNS: -484.392
[03/15 15:14:22    783s]       High PG TNS: -321.202
[03/15 15:14:22    783s]          Tran DRV: 0
[03/15 15:14:22    783s]           Cap DRV: 0
[03/15 15:14:22    783s]        Fanout DRV: 0
[03/15 15:14:22    783s]            Glitch: 0
[03/15 15:14:22    783s]    Category Slack: { [L, -1.161] [H, -0.219] }
[03/15 15:14:22    783s] 
[03/15 15:14:22    783s] Checking setup slack degradation ...
[03/15 15:14:22    783s] 
[03/15 15:14:22    783s] Recovery Manager:
[03/15 15:14:22    783s]   Low  Effort WNS Jump: 0.000 (REF: -1.160, TGT: -1.161, Threshold: 0.145) - Skip
[03/15 15:14:22    783s]   High Effort WNS Jump: 0.002 (REF: -0.216, TGT: -0.219, Threshold: 0.073) - Skip
[03/15 15:14:22    783s]   Low  Effort TNS Jump: 1.656 (REF: -482.737, TGT: -484.392, Threshold: 96.547) - Skip
[03/15 15:14:22    783s]   High Effort TNS Jump: 1.764 (REF: -319.438, TGT: -321.202, Threshold: 31.944) - Skip
[03/15 15:14:22    783s] 
[03/15 15:14:22    783s] Checking DRV degradation...
[03/15 15:14:22    783s] 
[03/15 15:14:22    783s] Recovery Manager:
[03/15 15:14:22    783s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/15 15:14:22    783s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/15 15:14:22    783s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/15 15:14:22    783s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[03/15 15:14:22    783s] 
[03/15 15:14:22    783s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/15 15:14:22    783s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2164.61M, totSessionCpu=0:13:04).
[03/15 15:14:22    783s] **optDesign ... cpu = 0:05:39, real = 0:05:37, mem = 1885.6M, totSessionCpu=0:13:04 **
[03/15 15:14:22    783s] 
[03/15 15:14:22    784s] Latch borrow mode reset to max_borrow
[03/15 15:14:25    786s] <optDesign CMD> Restore Using all VT Cells
[03/15 15:14:25    786s] cleaningup cpe interface
[03/15 15:14:25    786s] Reported timing to dir ./timingReports
[03/15 15:14:25    786s] **optDesign ... cpu = 0:05:42, real = 0:05:40, mem = 1876.4M, totSessionCpu=0:13:07 **
[03/15 15:14:25    786s] End AAE Lib Interpolated Model. (MEM=2164.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 15:14:25    786s] Begin: glitch net info
[03/15 15:14:25    787s] glitch slack range: number of glitch nets
[03/15 15:14:25    787s] glitch slack < -0.32 : 0
[03/15 15:14:25    787s] -0.32 < glitch slack < -0.28 : 0
[03/15 15:14:25    787s] -0.28 < glitch slack < -0.24 : 0
[03/15 15:14:25    787s] -0.24 < glitch slack < -0.2 : 0
[03/15 15:14:25    787s] -0.2 < glitch slack < -0.16 : 0
[03/15 15:14:25    787s] -0.16 < glitch slack < -0.12 : 0
[03/15 15:14:25    787s] -0.12 < glitch slack < -0.08 : 0
[03/15 15:14:25    787s] -0.08 < glitch slack < -0.04 : 0
[03/15 15:14:25    787s] -0.04 < glitch slack : 0
[03/15 15:14:25    787s] End: glitch net info
[03/15 15:14:25    787s] ** Profile ** Start :  cpu=0:00:00.0, mem=2164.6M
[03/15 15:14:25    787s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2164.6M
[03/15 15:14:25    787s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.120, MEM:2164.6M
[03/15 15:14:25    787s] ** Profile ** Other data :  cpu=0:00:00.2, mem=2164.6M
[03/15 15:14:26    787s] ** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2174.6M
[03/15 15:14:27    788s] ** Profile ** Total reports :  cpu=0:00:00.4, mem=2166.6M
[03/15 15:14:30    790s] ** Profile ** DRVs :  cpu=0:00:01.9, mem=2164.6M
[03/15 15:14:30    790s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.161  | -0.219  | -1.161  |
|           TNS (ns):|-484.385 |-321.195 |-163.190 |
|    Violating Paths:|  2381   |  2221   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.031%
       (88.846% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2164.6M
[03/15 15:14:30    790s] **optDesign ... cpu = 0:05:46, real = 0:05:45, mem = 1857.3M, totSessionCpu=0:13:10 **
[03/15 15:14:30    790s]  ReSet Options after AAE Based Opt flow 
[03/15 15:14:30    790s] *** Finished optDesign ***
[03/15 15:14:30    790s] cleaningup cpe interface
[03/15 15:14:30    790s] cleaningup cpe interface
[03/15 15:14:30    790s] Info: pop threads available for lower-level modules during optimization.
[03/15 15:14:30    790s] Deleting Lib Analyzer.
[03/15 15:14:30    790s] Info: Destroy the CCOpt slew target map.
[03/15 15:14:30    790s] clean pInstBBox. size 0
[03/15 15:14:30    790s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/15 15:14:30    790s] All LLGs are deleted
[03/15 15:14:30    790s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2164.6M
[03/15 15:14:30    790s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2160.2M
[03/15 15:14:30    790s] 
[03/15 15:14:30    790s] =============================================================================================
[03/15 15:14:30    790s]  Final TAT Report for optDesign
[03/15 15:14:30    790s] =============================================================================================
[03/15 15:14:30    790s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 15:14:30    790s] ---------------------------------------------------------------------------------------------
[03/15 15:14:30    790s] [ WnsOpt                 ]      1   0:00:37.9  (  11.0 % )     0:00:48.7 /  0:00:48.7    1.0
[03/15 15:14:30    790s] [ TnsOpt                 ]      2   0:00:58.2  (  16.9 % )     0:01:08.8 /  0:01:08.9    1.0
[03/15 15:14:30    790s] [ SkewClock              ]      4   0:00:21.4  (   6.2 % )     0:00:21.4 /  0:00:21.4    1.0
[03/15 15:14:30    790s] [ ViewPruning            ]      9   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[03/15 15:14:30    790s] [ CheckPlace             ]      1   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:00.4    1.0
[03/15 15:14:30    790s] [ RefinePlace            ]      2   0:00:03.6  (   1.0 % )     0:00:03.6 /  0:00:03.6    1.0
[03/15 15:14:30    790s] [ LayerAssignment        ]      2   0:00:02.6  (   0.7 % )     0:00:02.7 /  0:00:02.6    1.0
[03/15 15:14:30    790s] [ EcoRoute               ]      1   0:01:05.3  (  19.0 % )     0:01:05.3 /  0:01:05.4    1.0
[03/15 15:14:30    790s] [ ExtractRC              ]      2   0:00:21.0  (   6.1 % )     0:00:21.0 /  0:00:23.6    1.1
[03/15 15:14:30    790s] [ TimingUpdate           ]     10   0:00:14.0  (   4.1 % )     0:01:20.2 /  0:01:20.6    1.0
[03/15 15:14:30    790s] [ FullDelayCalc          ]      2   0:01:06.2  (  19.3 % )     0:01:06.3 /  0:01:06.7    1.0
[03/15 15:14:30    790s] [ QThreadMaster          ]      1   0:00:18.7  (   5.5 % )     0:00:18.7 /  0:00:18.2    1.0
[03/15 15:14:30    790s] [ OptSummaryReport       ]      4   0:00:00.9  (   0.2 % )     0:00:10.1 /  0:00:09.0    0.9
[03/15 15:14:30    790s] [ TimingReport           ]      4   0:00:02.7  (   0.8 % )     0:00:02.7 /  0:00:02.7    1.0
[03/15 15:14:30    790s] [ DrvReport              ]      4   0:00:06.0  (   1.7 % )     0:00:06.0 /  0:00:05.0    0.8
[03/15 15:14:30    790s] [ GenerateReports        ]      1   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:00.4    1.0
[03/15 15:14:30    790s] [ PropagateActivity      ]      1   0:00:03.9  (   1.1 % )     0:00:03.9 /  0:00:03.9    1.0
[03/15 15:14:30    790s] [ MISC                   ]          0:00:20.1  (   5.8 % )     0:00:20.1 /  0:00:20.0    1.0
[03/15 15:14:30    790s] ---------------------------------------------------------------------------------------------
[03/15 15:14:30    790s]  optDesign TOTAL                    0:05:43.5  ( 100.0 % )     0:05:43.5 /  0:05:45.1    1.0
[03/15 15:14:30    790s] ---------------------------------------------------------------------------------------------
[03/15 15:14:30    790s] 
[03/15 15:14:30    790s] Deleting Cell Server ...
[03/15 15:30:03    955s] <CMD> verifyGeometry
[03/15 15:30:03    955s]  *** Starting Verify Geometry (MEM: 2160.2) ***
[03/15 15:30:03    955s] 
[03/15 15:30:03    955s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[03/15 15:30:03    955s]   VERIFY GEOMETRY ...... Starting Verification
[03/15 15:30:03    955s]   VERIFY GEOMETRY ...... Initializing
[03/15 15:30:03    955s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/15 15:30:03    955s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/15 15:30:03    955s]                   ...... bin size: 2880
[03/15 15:30:03    955s]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[03/15 15:30:06    959s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/15 15:30:06    959s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/15 15:30:06    959s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/15 15:30:06    959s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/15 15:30:07    959s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/15 15:30:07    959s]   VERIFY GEOMETRY ...... SubArea : 2 of 4
[03/15 15:30:19    971s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/15 15:30:19    971s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/15 15:30:19    971s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/15 15:30:19    971s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/15 15:30:19    971s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[03/15 15:30:19    971s]   VERIFY GEOMETRY ...... SubArea : 3 of 4
[03/15 15:30:28    980s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/15 15:30:28    980s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/15 15:30:28    980s]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/15 15:30:28    980s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/15 15:30:28    981s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 1 Viols. 0 Wrngs.
[03/15 15:30:28    981s]   VERIFY GEOMETRY ...... SubArea : 4 of 4
[03/15 15:30:40    993s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/15 15:30:40    993s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/15 15:30:40    993s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/15 15:30:40    993s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/15 15:30:40    993s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[03/15 15:30:40    993s] VG: elapsed time: 37.00
[03/15 15:30:40    993s] Begin Summary ...
[03/15 15:30:40    993s]   Cells       : 0
[03/15 15:30:40    993s]   SameNet     : 0
[03/15 15:30:40    993s]   Wiring      : 0
[03/15 15:30:40    993s]   Antenna     : 0
[03/15 15:30:40    993s]   Short       : 1
[03/15 15:30:40    993s]   Overlap     : 0
[03/15 15:30:40    993s] End Summary
[03/15 15:30:40    993s] 
[03/15 15:30:40    993s]   Verification Complete : 1 Viols.  0 Wrngs.
[03/15 15:30:40    993s] 
[03/15 15:30:40    993s] **********End: VERIFY GEOMETRY**********
[03/15 15:30:40    993s]  *** verify geometry (CPU: 0:00:37.6  MEM: 515.8M)
[03/15 15:30:40    993s] 
[03/15 15:53:03   1231s] can't read "design": no such variable
[03/15 15:53:14   1233s] can't read "design": no such variable
[03/15 20:27:41   4137s] <CMD> zoomBox -273.73400 -493.16700 1603.05150 865.16950
[03/15 20:27:42   4137s] <CMD> zoomBox -313.38000 -663.34050 1894.60300 934.70250
[03/15 20:28:13   4143s] invalid command name "quit"
[03/15 20:28:15   4143s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[03/15 20:28:22   4144s] Innovus terminated by user interrupt.
[03/15 20:28:22   4144s] 
[03/15 20:28:22   4144s] *** Memory Usage v#1 (Current mem = 2386.043M, initial mem = 283.785M) ***
[03/15 20:28:22   4144s] 
[03/15 20:28:22   4144s] *** Summary of all messages that are not suppressed in this session:
[03/15 20:28:22   4144s] Severity  ID               Count  Summary                                  
[03/15 20:28:22   4144s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/15 20:28:22   4144s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[03/15 20:28:22   4144s] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/15 20:28:22   4144s] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/15 20:28:22   4144s] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/15 20:28:22   4144s] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/15 20:28:22   4144s] WARNING   IMPEXT-3442          4  The version of the capacitance table fil...
[03/15 20:28:22   4144s] WARNING   IMPEXT-3518          4  The lower process node is set (using com...
[03/15 20:28:22   4144s] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/15 20:28:22   4144s] WARNING   IMPVFG-257           2  verifyGeometry command is replaced by ve...
[03/15 20:28:22   4144s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[03/15 20:28:22   4144s] WARNING   IMPOPT-3564          2  The following cells are set dont_use tem...
[03/15 20:28:22   4144s] WARNING   IMPCCOPT-2332      191  The property %s is deprecated. It still ...
[03/15 20:28:22   4144s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[03/15 20:28:22   4144s] WARNING   IMPCCOPT-2231        3  CCOpt data structures have been affected...
[03/15 20:28:22   4144s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[03/15 20:28:22   4144s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[03/15 20:28:22   4144s] *** Message Summary: 1847 warning(s), 0 error(s)
[03/15 20:28:22   4144s] 
[03/15 20:28:22   4144s] --- Ending "Innovus" (totcpu=1:09:05, real=5:40:52, mem=2386.0M) ---
