[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/ImplicitGenBlock/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<258> s<257> l<30:1> el<27:6>
n<module> u<2> t<Module_keyword> p<4> s<3> l<30:1> el<30:7>
n<top> u<3> t<StringConst> p<4> l<30:8> el<30:11>
n<> u<4> t<Module_ansi_header> p<255> c<2> s<135> l<30:1> el<30:12>
n<1> u<5> t<IntConst> p<6> l<33:21> el<33:22>
n<> u<6> t<Primary_literal> p<7> c<5> l<33:21> el<33:22>
n<> u<7> t<Constant_primary> p<8> c<6> l<33:21> el<33:22>
n<> u<8> t<Constant_expression> p<76> c<7> s<74> l<33:21> el<33:22>
n<> u<9> t<NetType_Wire> p<14> s<10> l<35:25> el<35:29>
n<> u<10> t<Data_type_or_implicit> p<14> s<13> l<35:30> el<35:30>
n<t> u<11> t<StringConst> p<12> l<35:30> el<35:31>
n<> u<12> t<Net_decl_assignment> p<13> c<11> l<35:30> el<35:31>
n<> u<13> t<List_of_net_decl_assignments> p<14> c<12> l<35:30> el<35:31>
n<> u<14> t<Net_declaration> p<15> c<9> l<35:25> el<35:32>
n<> u<15> t<Package_or_generate_item_declaration> p<16> c<14> l<35:25> el<35:32>
n<> u<16> t<Module_or_generate_item_declaration> p<17> c<15> l<35:25> el<35:32>
n<> u<17> t<Module_common_item> p<18> c<16> l<35:25> el<35:32>
n<> u<18> t<Module_or_generate_item> p<19> c<17> l<35:25> el<35:32>
n<> u<19> t<Generate_item> p<73> c<18> s<60> l<35:25> el<35:32>
n<foo> u<20> t<StringConst> p<59> s<31> l<37:33> el<37:36>
n<> u<21> t<NetType_Wire> p<26> s<22> l<38:33> el<38:37>
n<> u<22> t<Data_type_or_implicit> p<26> s<25> l<38:38> el<38:38>
n<x1> u<23> t<StringConst> p<24> l<38:38> el<38:40>
n<> u<24> t<Net_decl_assignment> p<25> c<23> l<38:38> el<38:40>
n<> u<25> t<List_of_net_decl_assignments> p<26> c<24> l<38:38> el<38:40>
n<> u<26> t<Net_declaration> p<27> c<21> l<38:33> el<38:41>
n<> u<27> t<Package_or_generate_item_declaration> p<28> c<26> l<38:33> el<38:41>
n<> u<28> t<Module_or_generate_item_declaration> p<29> c<27> l<38:33> el<38:41>
n<> u<29> t<Module_common_item> p<30> c<28> l<38:33> el<38:41>
n<> u<30> t<Module_or_generate_item> p<31> c<29> l<38:33> el<38:41>
n<> u<31> t<Generate_item> p<59> c<30> s<42> l<38:33> el<38:41>
n<> u<32> t<NetType_Wire> p<37> s<33> l<39:33> el<39:37>
n<> u<33> t<Data_type_or_implicit> p<37> s<36> l<39:38> el<39:38>
n<y1> u<34> t<StringConst> p<35> l<39:38> el<39:40>
n<> u<35> t<Net_decl_assignment> p<36> c<34> l<39:38> el<39:40>
n<> u<36> t<List_of_net_decl_assignments> p<37> c<35> l<39:38> el<39:40>
n<> u<37> t<Net_declaration> p<38> c<32> l<39:33> el<39:41>
n<> u<38> t<Package_or_generate_item_declaration> p<39> c<37> l<39:33> el<39:41>
n<> u<39> t<Module_or_generate_item_declaration> p<40> c<38> l<39:33> el<39:41>
n<> u<40> t<Module_common_item> p<41> c<39> l<39:33> el<39:41>
n<> u<41> t<Module_or_generate_item> p<42> c<40> l<39:33> el<39:41>
n<> u<42> t<Generate_item> p<59> c<41> s<57> l<39:33> el<39:41>
n<bar1> u<43> t<StringConst> p<56> s<54> l<41:41> el<41:45>
n<> u<44> t<NetType_Wire> p<49> s<45> l<42:35> el<42:39>
n<> u<45> t<Data_type_or_implicit> p<49> s<48> l<42:40> el<42:40>
n<z1> u<46> t<StringConst> p<47> l<42:40> el<42:42>
n<> u<47> t<Net_decl_assignment> p<48> c<46> l<42:40> el<42:42>
n<> u<48> t<List_of_net_decl_assignments> p<49> c<47> l<42:40> el<42:42>
n<> u<49> t<Net_declaration> p<50> c<44> l<42:35> el<42:43>
n<> u<50> t<Package_or_generate_item_declaration> p<51> c<49> l<42:35> el<42:43>
n<> u<51> t<Module_or_generate_item_declaration> p<52> c<50> l<42:35> el<42:43>
n<> u<52> t<Module_common_item> p<53> c<51> l<42:35> el<42:43>
n<> u<53> t<Module_or_generate_item> p<54> c<52> l<42:35> el<42:43>
n<> u<54> t<Generate_item> p<56> c<53> s<55> l<42:35> el<42:43>
n<> u<55> t<END> p<56> l<43:33> el<43:36>
n<> u<56> t<Generate_begin_end_block> p<57> c<43> l<41:33> el<43:36>
n<> u<57> t<Generate_item> p<59> c<56> s<58> l<41:33> el<43:36>
n<> u<58> t<END> p<59> l<45:25> el<45:28>
n<> u<59> t<Generate_begin_end_block> p<60> c<20> l<37:25> el<45:28>
n<> u<60> t<Generate_item> p<73> c<59> s<71> l<37:25> el<45:28>
n<> u<61> t<NetType_Wire> p<66> s<62> l<47:25> el<47:29>
n<> u<62> t<Data_type_or_implicit> p<66> s<65> l<47:30> el<47:30>
n<u> u<63> t<StringConst> p<64> l<47:30> el<47:31>
n<> u<64> t<Net_decl_assignment> p<65> c<63> l<47:30> el<47:31>
n<> u<65> t<List_of_net_decl_assignments> p<66> c<64> l<47:30> el<47:31>
n<> u<66> t<Net_declaration> p<67> c<61> l<47:25> el<47:32>
n<> u<67> t<Package_or_generate_item_declaration> p<68> c<66> l<47:25> el<47:32>
n<> u<68> t<Module_or_generate_item_declaration> p<69> c<67> l<47:25> el<47:32>
n<> u<69> t<Module_common_item> p<70> c<68> l<47:25> el<47:32>
n<> u<70> t<Module_or_generate_item> p<71> c<69> l<47:25> el<47:32>
n<> u<71> t<Generate_item> p<73> c<70> s<72> l<47:25> el<47:32>
n<> u<72> t<END> p<73> l<50:17> el<50:20>
n<> u<73> t<Generate_begin_end_block> p<74> c<19> l<33:24> el<50:20>
n<> u<74> t<Generate_item> p<76> c<73> l<33:24> el<50:20>
n<> u<75> t<IF> p<76> s<8> l<33:17> el<33:19>
n<> u<76> t<If_generate_construct> p<77> c<75> l<33:17> el<50:20>
n<> u<77> t<Conditional_generate_construct> p<78> c<76> l<33:17> el<50:20>
n<> u<78> t<Module_common_item> p<79> c<77> l<33:17> el<50:20>
n<> u<79> t<Module_or_generate_item> p<80> c<78> l<33:17> el<50:20>
n<> u<80> t<Generate_item> p<134> c<79> s<132> l<33:17> el<50:20>
n<bar2> u<81> t<StringConst> p<131> s<92> l<53:25> el<53:29>
n<> u<82> t<NetType_Wire> p<87> s<83> l<54:25> el<54:29>
n<> u<83> t<Data_type_or_implicit> p<87> s<86> l<54:30> el<54:30>
n<x2> u<84> t<StringConst> p<85> l<54:30> el<54:32>
n<> u<85> t<Net_decl_assignment> p<86> c<84> l<54:30> el<54:32>
n<> u<86> t<List_of_net_decl_assignments> p<87> c<85> l<54:30> el<54:32>
n<> u<87> t<Net_declaration> p<88> c<82> l<54:25> el<54:33>
n<> u<88> t<Package_or_generate_item_declaration> p<89> c<87> l<54:25> el<54:33>
n<> u<89> t<Module_or_generate_item_declaration> p<90> c<88> l<54:25> el<54:33>
n<> u<90> t<Module_common_item> p<91> c<89> l<54:25> el<54:33>
n<> u<91> t<Module_or_generate_item> p<92> c<90> l<54:25> el<54:33>
n<> u<92> t<Generate_item> p<131> c<91> s<103> l<54:25> el<54:33>
n<> u<93> t<NetType_Wire> p<98> s<94> l<56:25> el<56:29>
n<> u<94> t<Data_type_or_implicit> p<98> s<97> l<56:30> el<56:30>
n<y2> u<95> t<StringConst> p<96> l<56:30> el<56:32>
n<> u<96> t<Net_decl_assignment> p<97> c<95> l<56:30> el<56:32>
n<> u<97> t<List_of_net_decl_assignments> p<98> c<96> l<56:30> el<56:32>
n<> u<98> t<Net_declaration> p<99> c<93> l<56:25> el<56:33>
n<> u<99> t<Package_or_generate_item_declaration> p<100> c<98> l<56:25> el<56:33>
n<> u<100> t<Module_or_generate_item_declaration> p<101> c<99> l<56:25> el<56:33>
n<> u<101> t<Module_common_item> p<102> c<100> l<56:25> el<56:33>
n<> u<102> t<Module_or_generate_item> p<103> c<101> l<56:25> el<56:33>
n<> u<103> t<Generate_item> p<131> c<102> s<129> l<56:25> el<56:33>
n<baz> u<104> t<StringConst> p<128> s<115> l<57:33> el<57:36>
n<> u<105> t<NetType_Wire> p<110> s<106> l<58:33> el<58:37>
n<> u<106> t<Data_type_or_implicit> p<110> s<109> l<58:38> el<58:38>
n<x3> u<107> t<StringConst> p<108> l<58:38> el<58:40>
n<> u<108> t<Net_decl_assignment> p<109> c<107> l<58:38> el<58:40>
n<> u<109> t<List_of_net_decl_assignments> p<110> c<108> l<58:38> el<58:40>
n<> u<110> t<Net_declaration> p<111> c<105> l<58:33> el<58:41>
n<> u<111> t<Package_or_generate_item_declaration> p<112> c<110> l<58:33> el<58:41>
n<> u<112> t<Module_or_generate_item_declaration> p<113> c<111> l<58:33> el<58:41>
n<> u<113> t<Module_common_item> p<114> c<112> l<58:33> el<58:41>
n<> u<114> t<Module_or_generate_item> p<115> c<113> l<58:33> el<58:41>
n<> u<115> t<Generate_item> p<128> c<114> s<126> l<58:33> el<58:41>
n<> u<116> t<NetType_Wire> p<121> s<117> l<59:32> el<59:36>
n<> u<117> t<Data_type_or_implicit> p<121> s<120> l<59:37> el<59:37>
n<z3> u<118> t<StringConst> p<119> l<59:37> el<59:39>
n<> u<119> t<Net_decl_assignment> p<120> c<118> l<59:37> el<59:39>
n<> u<120> t<List_of_net_decl_assignments> p<121> c<119> l<59:37> el<59:39>
n<> u<121> t<Net_declaration> p<122> c<116> l<59:32> el<59:40>
n<> u<122> t<Package_or_generate_item_declaration> p<123> c<121> l<59:32> el<59:40>
n<> u<123> t<Module_or_generate_item_declaration> p<124> c<122> l<59:32> el<59:40>
n<> u<124> t<Module_common_item> p<125> c<123> l<59:32> el<59:40>
n<> u<125> t<Module_or_generate_item> p<126> c<124> l<59:32> el<59:40>
n<> u<126> t<Generate_item> p<128> c<125> s<127> l<59:32> el<59:40>
n<> u<127> t<END> p<128> l<60:25> el<60:28>
n<> u<128> t<Generate_begin_end_block> p<129> c<104> l<57:25> el<60:28>
n<> u<129> t<Generate_item> p<131> c<128> s<130> l<57:25> el<60:28>
n<> u<130> t<END> p<131> l<62:17> el<62:20>
n<> u<131> t<Generate_begin_end_block> p<132> c<81> l<53:17> el<62:20>
n<> u<132> t<Generate_item> p<134> c<131> s<133> l<53:17> el<62:20>
n<> u<133> t<ENDGENERATE> p<134> l<64:9> el<64:20>
n<> u<134> t<Generate_region> p<135> c<80> l<31:9> el<64:20>
n<> u<135> t<Non_port_module_item> p<255> c<134> s<151> l<31:9> el<64:20>
n<genblk1> u<136> t<StringConst> p<137> l<66:16> el<66:23>
n<> u<137> t<Ps_or_hierarchical_identifier> p<141> c<136> s<140> l<66:16> el<66:23>
n<t> u<138> t<StringConst> p<140> s<139> l<66:24> el<66:25>
n<> u<139> t<Constant_bit_select> p<140> l<66:26> el<66:26>
n<> u<140> t<Constant_select> p<141> c<138> l<66:23> el<66:25>
n<> u<141> t<Net_lvalue> p<146> c<137> s<145> l<66:16> el<66:25>
n<1> u<142> t<IntConst> p<143> l<66:28> el<66:29>
n<> u<143> t<Primary_literal> p<144> c<142> l<66:28> el<66:29>
n<> u<144> t<Primary> p<145> c<143> l<66:28> el<66:29>
n<> u<145> t<Expression> p<146> c<144> l<66:28> el<66:29>
n<> u<146> t<Net_assignment> p<147> c<141> l<66:16> el<66:29>
n<> u<147> t<List_of_net_assignments> p<148> c<146> l<66:16> el<66:29>
n<> u<148> t<Continuous_assign> p<149> c<147> l<66:9> el<66:30>
n<> u<149> t<Module_common_item> p<150> c<148> l<66:9> el<66:30>
n<> u<150> t<Module_or_generate_item> p<151> c<149> l<66:9> el<66:30>
n<> u<151> t<Non_port_module_item> p<255> c<150> s<169> l<66:9> el<66:30>
n<genblk1> u<152> t<StringConst> p<153> l<67:16> el<67:23>
n<> u<153> t<Ps_or_hierarchical_identifier> p<159> c<152> s<158> l<67:16> el<67:23>
n<foo> u<154> t<StringConst> p<158> s<155> l<67:24> el<67:27>
n<> u<155> t<Constant_bit_select> p<158> s<156> l<67:27> el<67:27>
n<x1> u<156> t<StringConst> p<158> s<157> l<67:28> el<67:30>
n<> u<157> t<Constant_bit_select> p<158> l<67:31> el<67:31>
n<> u<158> t<Constant_select> p<159> c<154> l<67:23> el<67:30>
n<> u<159> t<Net_lvalue> p<164> c<153> s<163> l<67:16> el<67:30>
n<1> u<160> t<IntConst> p<161> l<67:33> el<67:34>
n<> u<161> t<Primary_literal> p<162> c<160> l<67:33> el<67:34>
n<> u<162> t<Primary> p<163> c<161> l<67:33> el<67:34>
n<> u<163> t<Expression> p<164> c<162> l<67:33> el<67:34>
n<> u<164> t<Net_assignment> p<165> c<159> l<67:16> el<67:34>
n<> u<165> t<List_of_net_assignments> p<166> c<164> l<67:16> el<67:34>
n<> u<166> t<Continuous_assign> p<167> c<165> l<67:9> el<67:35>
n<> u<167> t<Module_common_item> p<168> c<166> l<67:9> el<67:35>
n<> u<168> t<Module_or_generate_item> p<169> c<167> l<67:9> el<67:35>
n<> u<169> t<Non_port_module_item> p<255> c<168> s<185> l<67:9> el<67:35>
n<genblk1> u<170> t<StringConst> p<171> l<68:16> el<68:23>
n<> u<171> t<Ps_or_hierarchical_identifier> p<175> c<170> s<174> l<68:16> el<68:23>
n<u> u<172> t<StringConst> p<174> s<173> l<68:24> el<68:25>
n<> u<173> t<Constant_bit_select> p<174> l<68:26> el<68:26>
n<> u<174> t<Constant_select> p<175> c<172> l<68:23> el<68:25>
n<> u<175> t<Net_lvalue> p<180> c<171> s<179> l<68:16> el<68:25>
n<1> u<176> t<IntConst> p<177> l<68:28> el<68:29>
n<> u<177> t<Primary_literal> p<178> c<176> l<68:28> el<68:29>
n<> u<178> t<Primary> p<179> c<177> l<68:28> el<68:29>
n<> u<179> t<Expression> p<180> c<178> l<68:28> el<68:29>
n<> u<180> t<Net_assignment> p<181> c<175> l<68:16> el<68:29>
n<> u<181> t<List_of_net_assignments> p<182> c<180> l<68:16> el<68:29>
n<> u<182> t<Continuous_assign> p<183> c<181> l<68:9> el<68:30>
n<> u<183> t<Module_common_item> p<184> c<182> l<68:9> el<68:30>
n<> u<184> t<Module_or_generate_item> p<185> c<183> l<68:9> el<68:30>
n<> u<185> t<Non_port_module_item> p<255> c<184> s<201> l<68:9> el<68:30>
n<bar2> u<186> t<StringConst> p<187> l<69:16> el<69:20>
n<> u<187> t<Ps_or_hierarchical_identifier> p<191> c<186> s<190> l<69:16> el<69:20>
n<x2> u<188> t<StringConst> p<190> s<189> l<69:21> el<69:23>
n<> u<189> t<Constant_bit_select> p<190> l<69:24> el<69:24>
n<> u<190> t<Constant_select> p<191> c<188> l<69:20> el<69:23>
n<> u<191> t<Net_lvalue> p<196> c<187> s<195> l<69:16> el<69:23>
n<1> u<192> t<IntConst> p<193> l<69:26> el<69:27>
n<> u<193> t<Primary_literal> p<194> c<192> l<69:26> el<69:27>
n<> u<194> t<Primary> p<195> c<193> l<69:26> el<69:27>
n<> u<195> t<Expression> p<196> c<194> l<69:26> el<69:27>
n<> u<196> t<Net_assignment> p<197> c<191> l<69:16> el<69:27>
n<> u<197> t<List_of_net_assignments> p<198> c<196> l<69:16> el<69:27>
n<> u<198> t<Continuous_assign> p<199> c<197> l<69:9> el<69:28>
n<> u<199> t<Module_common_item> p<200> c<198> l<69:9> el<69:28>
n<> u<200> t<Module_or_generate_item> p<201> c<199> l<69:9> el<69:28>
n<> u<201> t<Non_port_module_item> p<255> c<200> s<217> l<69:9> el<69:28>
n<bar2> u<202> t<StringConst> p<203> l<70:16> el<70:20>
n<> u<203> t<Ps_or_hierarchical_identifier> p<207> c<202> s<206> l<70:16> el<70:20>
n<y2> u<204> t<StringConst> p<206> s<205> l<70:21> el<70:23>
n<> u<205> t<Constant_bit_select> p<206> l<70:24> el<70:24>
n<> u<206> t<Constant_select> p<207> c<204> l<70:20> el<70:23>
n<> u<207> t<Net_lvalue> p<212> c<203> s<211> l<70:16> el<70:23>
n<1> u<208> t<IntConst> p<209> l<70:26> el<70:27>
n<> u<209> t<Primary_literal> p<210> c<208> l<70:26> el<70:27>
n<> u<210> t<Primary> p<211> c<209> l<70:26> el<70:27>
n<> u<211> t<Expression> p<212> c<210> l<70:26> el<70:27>
n<> u<212> t<Net_assignment> p<213> c<207> l<70:16> el<70:27>
n<> u<213> t<List_of_net_assignments> p<214> c<212> l<70:16> el<70:27>
n<> u<214> t<Continuous_assign> p<215> c<213> l<70:9> el<70:28>
n<> u<215> t<Module_common_item> p<216> c<214> l<70:9> el<70:28>
n<> u<216> t<Module_or_generate_item> p<217> c<215> l<70:9> el<70:28>
n<> u<217> t<Non_port_module_item> p<255> c<216> s<235> l<70:9> el<70:28>
n<bar2> u<218> t<StringConst> p<219> l<71:16> el<71:20>
n<> u<219> t<Ps_or_hierarchical_identifier> p<225> c<218> s<224> l<71:16> el<71:20>
n<baz> u<220> t<StringConst> p<224> s<221> l<71:21> el<71:24>
n<> u<221> t<Constant_bit_select> p<224> s<222> l<71:24> el<71:24>
n<x3> u<222> t<StringConst> p<224> s<223> l<71:25> el<71:27>
n<> u<223> t<Constant_bit_select> p<224> l<71:28> el<71:28>
n<> u<224> t<Constant_select> p<225> c<220> l<71:20> el<71:27>
n<> u<225> t<Net_lvalue> p<230> c<219> s<229> l<71:16> el<71:27>
n<1> u<226> t<IntConst> p<227> l<71:30> el<71:31>
n<> u<227> t<Primary_literal> p<228> c<226> l<71:30> el<71:31>
n<> u<228> t<Primary> p<229> c<227> l<71:30> el<71:31>
n<> u<229> t<Expression> p<230> c<228> l<71:30> el<71:31>
n<> u<230> t<Net_assignment> p<231> c<225> l<71:16> el<71:31>
n<> u<231> t<List_of_net_assignments> p<232> c<230> l<71:16> el<71:31>
n<> u<232> t<Continuous_assign> p<233> c<231> l<71:9> el<71:32>
n<> u<233> t<Module_common_item> p<234> c<232> l<71:9> el<71:32>
n<> u<234> t<Module_or_generate_item> p<235> c<233> l<71:9> el<71:32>
n<> u<235> t<Non_port_module_item> p<255> c<234> s<253> l<71:9> el<71:32>
n<bar2> u<236> t<StringConst> p<237> l<72:16> el<72:20>
n<> u<237> t<Ps_or_hierarchical_identifier> p<243> c<236> s<242> l<72:16> el<72:20>
n<baz> u<238> t<StringConst> p<242> s<239> l<72:21> el<72:24>
n<> u<239> t<Constant_bit_select> p<242> s<240> l<72:24> el<72:24>
n<z3> u<240> t<StringConst> p<242> s<241> l<72:25> el<72:27>
n<> u<241> t<Constant_bit_select> p<242> l<72:28> el<72:28>
n<> u<242> t<Constant_select> p<243> c<238> l<72:20> el<72:27>
n<> u<243> t<Net_lvalue> p<248> c<237> s<247> l<72:16> el<72:27>
n<1> u<244> t<IntConst> p<245> l<72:30> el<72:31>
n<> u<245> t<Primary_literal> p<246> c<244> l<72:30> el<72:31>
n<> u<246> t<Primary> p<247> c<245> l<72:30> el<72:31>
n<> u<247> t<Expression> p<248> c<246> l<72:30> el<72:31>
n<> u<248> t<Net_assignment> p<249> c<243> l<72:16> el<72:31>
n<> u<249> t<List_of_net_assignments> p<250> c<248> l<72:16> el<72:31>
n<> u<250> t<Continuous_assign> p<251> c<249> l<72:9> el<72:32>
n<> u<251> t<Module_common_item> p<252> c<250> l<72:9> el<72:32>
n<> u<252> t<Module_or_generate_item> p<253> c<251> l<72:9> el<72:32>
n<> u<253> t<Non_port_module_item> p<255> c<252> s<254> l<72:9> el<72:32>
n<> u<254> t<ENDMODULE> p<255> l<74:1> el<74:10>
n<> u<255> t<Module_declaration> p<256> c<4> l<30:1> el<74:10>
n<> u<256> t<Description> p<257> c<255> l<30:1> el<74:10>
n<> u<257> t<Source_text> p<258> c<256> l<30:1> el<74:10>
n<> u<258> t<Top_level_rule> c<1> l<30:1> el<76:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv:30:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv:30:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv:35:25: Compile generate block "work@top.genblk1".

[INF:CP0335] ${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv:37:25: Compile generate block "work@top.genblk1.foo".

[INF:CP0335] ${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv:41:33: Compile generate block "work@top.genblk1.foo.bar1".

[INF:CP0335] ${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv:53:17: Compile generate block "work@top.bar2".

[INF:CP0335] ${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv:57:25: Compile generate block "work@top.bar2.baz".

[NTE:EL0503] ${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv:30:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
begin                                                  2
constant                                              16
cont_assign                                           14
design                                                 1
gen_if                                                 1
gen_region                                             1
gen_scope                                             10
gen_scope_array                                       10
hier_path                                             14
logic_net                                              9
logic_typespec                                         9
module_inst                                            4
ref_obj                                               34
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
begin                                                  2
constant                                              16
cont_assign                                           21
design                                                 1
gen_if                                                 1
gen_region                                             1
gen_scope                                             15
gen_scope_array                                       15
hier_path                                             21
logic_net                                              9
logic_typespec                                         9
module_inst                                            4
ref_obj                                               51
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ImplicitGenBlock/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ImplicitGenBlock/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ImplicitGenBlock/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiContAssign:
  \_cont_assign: , line:66:16, endln:66:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiRhs:
    \_constant: , line:66:28, endln:66:29
      |vpiParent:
      \_cont_assign: , line:66:16, endln:66:29
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_hier_path: (genblk1.t), line:66:16, endln:66:25
      |vpiParent:
      \_cont_assign: , line:66:16, endln:66:29
      |vpiName:genblk1.t
      |vpiActual:
      \_ref_obj: (genblk1), line:66:24, endln:66:25
        |vpiParent:
        \_hier_path: (genblk1.t), line:66:16, endln:66:25
        |vpiName:genblk1
      |vpiActual:
      \_ref_obj: (t), line:66:24, endln:66:25
        |vpiParent:
        \_hier_path: (genblk1.t), line:66:16, endln:66:25
        |vpiName:t
  |vpiContAssign:
  \_cont_assign: , line:67:16, endln:67:34
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiRhs:
    \_constant: , line:67:33, endln:67:34
      |vpiParent:
      \_cont_assign: , line:67:16, endln:67:34
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_hier_path: (genblk1.foo.x1), line:67:16, endln:67:30
      |vpiParent:
      \_cont_assign: , line:67:16, endln:67:34
      |vpiName:genblk1.foo.x1
      |vpiActual:
      \_ref_obj: (genblk1), line:67:24, endln:67:27
        |vpiParent:
        \_hier_path: (genblk1.foo.x1), line:67:16, endln:67:30
        |vpiName:genblk1
      |vpiActual:
      \_ref_obj: (foo), line:67:24, endln:67:27
        |vpiParent:
        \_hier_path: (genblk1.foo.x1), line:67:16, endln:67:30
        |vpiName:foo
      |vpiActual:
      \_ref_obj: (x1), line:67:28, endln:67:30
        |vpiParent:
        \_hier_path: (genblk1.foo.x1), line:67:16, endln:67:30
        |vpiName:x1
  |vpiContAssign:
  \_cont_assign: , line:68:16, endln:68:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiRhs:
    \_constant: , line:68:28, endln:68:29
      |vpiParent:
      \_cont_assign: , line:68:16, endln:68:29
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_hier_path: (genblk1.u), line:68:16, endln:68:25
      |vpiParent:
      \_cont_assign: , line:68:16, endln:68:29
      |vpiName:genblk1.u
      |vpiActual:
      \_ref_obj: (genblk1), line:68:24, endln:68:25
        |vpiParent:
        \_hier_path: (genblk1.u), line:68:16, endln:68:25
        |vpiName:genblk1
      |vpiActual:
      \_ref_obj: (u), line:68:24, endln:68:25
        |vpiParent:
        \_hier_path: (genblk1.u), line:68:16, endln:68:25
        |vpiName:u
  |vpiContAssign:
  \_cont_assign: , line:69:16, endln:69:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiRhs:
    \_constant: , line:69:26, endln:69:27
      |vpiParent:
      \_cont_assign: , line:69:16, endln:69:27
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_hier_path: (bar2.x2), line:69:16, endln:69:23
      |vpiParent:
      \_cont_assign: , line:69:16, endln:69:27
      |vpiName:bar2.x2
      |vpiActual:
      \_ref_obj: (bar2), line:69:21, endln:69:23
        |vpiParent:
        \_hier_path: (bar2.x2), line:69:16, endln:69:23
        |vpiName:bar2
      |vpiActual:
      \_ref_obj: (x2), line:69:21, endln:69:23
        |vpiParent:
        \_hier_path: (bar2.x2), line:69:16, endln:69:23
        |vpiName:x2
  |vpiContAssign:
  \_cont_assign: , line:70:16, endln:70:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiRhs:
    \_constant: , line:70:26, endln:70:27
      |vpiParent:
      \_cont_assign: , line:70:16, endln:70:27
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_hier_path: (bar2.y2), line:70:16, endln:70:23
      |vpiParent:
      \_cont_assign: , line:70:16, endln:70:27
      |vpiName:bar2.y2
      |vpiActual:
      \_ref_obj: (bar2), line:70:21, endln:70:23
        |vpiParent:
        \_hier_path: (bar2.y2), line:70:16, endln:70:23
        |vpiName:bar2
      |vpiActual:
      \_ref_obj: (y2), line:70:21, endln:70:23
        |vpiParent:
        \_hier_path: (bar2.y2), line:70:16, endln:70:23
        |vpiName:y2
  |vpiContAssign:
  \_cont_assign: , line:71:16, endln:71:31
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiRhs:
    \_constant: , line:71:30, endln:71:31
      |vpiParent:
      \_cont_assign: , line:71:16, endln:71:31
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_hier_path: (bar2.baz.x3), line:71:16, endln:71:27
      |vpiParent:
      \_cont_assign: , line:71:16, endln:71:31
      |vpiName:bar2.baz.x3
      |vpiActual:
      \_ref_obj: (bar2), line:71:21, endln:71:24
        |vpiParent:
        \_hier_path: (bar2.baz.x3), line:71:16, endln:71:27
        |vpiName:bar2
      |vpiActual:
      \_ref_obj: (baz), line:71:21, endln:71:24
        |vpiParent:
        \_hier_path: (bar2.baz.x3), line:71:16, endln:71:27
        |vpiName:baz
      |vpiActual:
      \_ref_obj: (x3), line:71:25, endln:71:27
        |vpiParent:
        \_hier_path: (bar2.baz.x3), line:71:16, endln:71:27
        |vpiName:x3
  |vpiContAssign:
  \_cont_assign: , line:72:16, endln:72:31
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiRhs:
    \_constant: , line:72:30, endln:72:31
      |vpiParent:
      \_cont_assign: , line:72:16, endln:72:31
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_hier_path: (bar2.baz.z3), line:72:16, endln:72:27
      |vpiParent:
      \_cont_assign: , line:72:16, endln:72:31
      |vpiName:bar2.baz.z3
      |vpiActual:
      \_ref_obj: (bar2), line:72:21, endln:72:24
        |vpiParent:
        \_hier_path: (bar2.baz.z3), line:72:16, endln:72:27
        |vpiName:bar2
      |vpiActual:
      \_ref_obj: (baz), line:72:21, endln:72:24
        |vpiParent:
        \_hier_path: (bar2.baz.z3), line:72:16, endln:72:27
        |vpiName:baz
      |vpiActual:
      \_ref_obj: (z3), line:72:25, endln:72:27
        |vpiParent:
        \_hier_path: (bar2.baz.z3), line:72:16, endln:72:27
        |vpiName:z3
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiStmt:
    \_begin: (work@top)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@top
      |vpiStmt:
      \_gen_if: , line:33:17, endln:33:19
        |vpiParent:
        \_begin: (work@top)
        |vpiCondition:
        \_constant: , line:33:21, endln:33:22
          |vpiParent:
          \_gen_if: , line:33:17, endln:33:19
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiStmt:
        \_begin: (work@top)
          |vpiParent:
          \_gen_if: , line:33:17, endln:33:19
          |vpiFullName:work@top
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk1), line:35:25, endln:35:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiName:genblk1
    |vpiFullName:work@top.genblk1
    |vpiGenScope:
    \_gen_scope: (work@top.genblk1), line:35:25, endln:35:32
      |vpiParent:
      \_gen_scope_array: (work@top.genblk1), line:35:25, endln:35:32
      |vpiFullName:work@top.genblk1
      |vpiNet:
      \_logic_net: (work@top.genblk1.t), line:35:30, endln:35:31
        |vpiParent:
        \_gen_scope: (work@top.genblk1), line:35:25, endln:35:32
        |vpiTypespec:
        \_logic_typespec: , line:35:25, endln:35:29
          |vpiParent:
          \_logic_net: (work@top.genblk1.t), line:35:30, endln:35:31
        |vpiName:t
        |vpiFullName:work@top.genblk1.t
        |vpiNetType:1
      |vpiNet:
      \_logic_net: (work@top.genblk1.u), line:47:30, endln:47:31
        |vpiParent:
        \_gen_scope: (work@top.genblk1), line:35:25, endln:35:32
        |vpiTypespec:
        \_logic_typespec: , line:47:25, endln:47:29
          |vpiParent:
          \_logic_net: (work@top.genblk1.u), line:47:30, endln:47:31
        |vpiName:u
        |vpiFullName:work@top.genblk1.u
        |vpiNetType:1
      |vpiGenScopeArray:
      \_gen_scope_array: (work@top.genblk1.foo), line:37:25, endln:45:28
        |vpiParent:
        \_gen_scope: (work@top.genblk1), line:35:25, endln:35:32
        |vpiName:foo
        |vpiFullName:work@top.genblk1.foo
        |vpiGenScope:
        \_gen_scope: (work@top.genblk1.foo), line:37:25, endln:45:28
          |vpiParent:
          \_gen_scope_array: (work@top.genblk1.foo), line:37:25, endln:45:28
          |vpiFullName:work@top.genblk1.foo
          |vpiNet:
          \_logic_net: (work@top.genblk1.foo.x1), line:38:38, endln:38:40
            |vpiParent:
            \_gen_scope: (work@top.genblk1.foo), line:37:25, endln:45:28
            |vpiTypespec:
            \_logic_typespec: , line:38:33, endln:38:37
              |vpiParent:
              \_logic_net: (work@top.genblk1.foo.x1), line:38:38, endln:38:40
            |vpiName:x1
            |vpiFullName:work@top.genblk1.foo.x1
            |vpiNetType:1
          |vpiNet:
          \_logic_net: (work@top.genblk1.foo.y1), line:39:38, endln:39:40
            |vpiParent:
            \_gen_scope: (work@top.genblk1.foo), line:37:25, endln:45:28
            |vpiTypespec:
            \_logic_typespec: , line:39:33, endln:39:37
              |vpiParent:
              \_logic_net: (work@top.genblk1.foo.y1), line:39:38, endln:39:40
            |vpiName:y1
            |vpiFullName:work@top.genblk1.foo.y1
            |vpiNetType:1
          |vpiGenScopeArray:
          \_gen_scope_array: (work@top.genblk1.foo.bar1), line:41:33, endln:43:36
            |vpiParent:
            \_gen_scope: (work@top.genblk1.foo), line:37:25, endln:45:28
            |vpiName:bar1
            |vpiFullName:work@top.genblk1.foo.bar1
            |vpiGenScope:
            \_gen_scope: (work@top.genblk1.foo.bar1), line:41:33, endln:43:36
              |vpiParent:
              \_gen_scope_array: (work@top.genblk1.foo.bar1), line:41:33, endln:43:36
              |vpiFullName:work@top.genblk1.foo.bar1
              |vpiNet:
              \_logic_net: (work@top.genblk1.foo.bar1.z1), line:42:40, endln:42:42
                |vpiParent:
                \_gen_scope: (work@top.genblk1.foo.bar1), line:41:33, endln:43:36
                |vpiTypespec:
                \_logic_typespec: , line:42:35, endln:42:39
                  |vpiParent:
                  \_logic_net: (work@top.genblk1.foo.bar1.z1), line:42:40, endln:42:42
                |vpiName:z1
                |vpiFullName:work@top.genblk1.foo.bar1.z1
                |vpiNetType:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.bar2), line:53:17, endln:62:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiName:bar2
    |vpiFullName:work@top.bar2
    |vpiGenScope:
    \_gen_scope: (work@top.bar2), line:53:17, endln:62:20
      |vpiParent:
      \_gen_scope_array: (work@top.bar2), line:53:17, endln:62:20
      |vpiFullName:work@top.bar2
      |vpiNet:
      \_logic_net: (work@top.bar2.x2), line:54:30, endln:54:32
        |vpiParent:
        \_gen_scope: (work@top.bar2), line:53:17, endln:62:20
        |vpiTypespec:
        \_logic_typespec: , line:54:25, endln:54:29
          |vpiParent:
          \_logic_net: (work@top.bar2.x2), line:54:30, endln:54:32
        |vpiName:x2
        |vpiFullName:work@top.bar2.x2
        |vpiNetType:1
      |vpiNet:
      \_logic_net: (work@top.bar2.y2), line:56:30, endln:56:32
        |vpiParent:
        \_gen_scope: (work@top.bar2), line:53:17, endln:62:20
        |vpiTypespec:
        \_logic_typespec: , line:56:25, endln:56:29
          |vpiParent:
          \_logic_net: (work@top.bar2.y2), line:56:30, endln:56:32
        |vpiName:y2
        |vpiFullName:work@top.bar2.y2
        |vpiNetType:1
      |vpiGenScopeArray:
      \_gen_scope_array: (work@top.bar2.baz), line:57:25, endln:60:28
        |vpiParent:
        \_gen_scope: (work@top.bar2), line:53:17, endln:62:20
        |vpiName:baz
        |vpiFullName:work@top.bar2.baz
        |vpiGenScope:
        \_gen_scope: (work@top.bar2.baz), line:57:25, endln:60:28
          |vpiParent:
          \_gen_scope_array: (work@top.bar2.baz), line:57:25, endln:60:28
          |vpiFullName:work@top.bar2.baz
          |vpiNet:
          \_logic_net: (work@top.bar2.baz.x3), line:58:38, endln:58:40
            |vpiParent:
            \_gen_scope: (work@top.bar2.baz), line:57:25, endln:60:28
            |vpiTypespec:
            \_logic_typespec: , line:58:33, endln:58:37
              |vpiParent:
              \_logic_net: (work@top.bar2.baz.x3), line:58:38, endln:58:40
            |vpiName:x3
            |vpiFullName:work@top.bar2.baz.x3
            |vpiNetType:1
          |vpiNet:
          \_logic_net: (work@top.bar2.baz.z3), line:59:37, endln:59:39
            |vpiParent:
            \_gen_scope: (work@top.bar2.baz), line:57:25, endln:60:28
            |vpiTypespec:
            \_logic_typespec: , line:59:32, endln:59:36
              |vpiParent:
              \_logic_net: (work@top.bar2.baz.z3), line:59:37, endln:59:39
            |vpiName:z3
            |vpiFullName:work@top.bar2.baz.z3
            |vpiNetType:1
  |vpiContAssign:
  \_cont_assign: , line:66:16, endln:66:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiRhs:
    \_constant: , line:66:28, endln:66:29
    |vpiLhs:
    \_hier_path: (genblk1.t), line:66:16, endln:66:25
      |vpiParent:
      \_cont_assign: , line:66:16, endln:66:29
      |vpiName:genblk1.t
      |vpiActual:
      \_ref_obj: (genblk1), line:66:24, endln:66:25
        |vpiParent:
        \_hier_path: (genblk1.t), line:66:16, endln:66:25
        |vpiName:genblk1
        |vpiActual:
        \_gen_scope: (work@top.genblk1), line:35:25, endln:35:32
      |vpiActual:
      \_ref_obj: (t), line:66:24, endln:66:25
        |vpiParent:
        \_hier_path: (genblk1.t), line:66:16, endln:66:25
        |vpiName:t
        |vpiActual:
        \_logic_net: (work@top.genblk1.t), line:35:30, endln:35:31
  |vpiContAssign:
  \_cont_assign: , line:67:16, endln:67:34
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiRhs:
    \_constant: , line:67:33, endln:67:34
    |vpiLhs:
    \_hier_path: (genblk1.foo.x1), line:67:16, endln:67:30
      |vpiParent:
      \_cont_assign: , line:67:16, endln:67:34
      |vpiName:genblk1.foo.x1
      |vpiActual:
      \_ref_obj: (genblk1), line:67:24, endln:67:27
        |vpiParent:
        \_hier_path: (genblk1.foo.x1), line:67:16, endln:67:30
        |vpiName:genblk1
        |vpiActual:
        \_gen_scope: (work@top.genblk1), line:35:25, endln:35:32
      |vpiActual:
      \_ref_obj: (foo), line:67:24, endln:67:27
        |vpiParent:
        \_hier_path: (genblk1.foo.x1), line:67:16, endln:67:30
        |vpiName:foo
        |vpiActual:
        \_gen_scope: (work@top.genblk1.foo), line:37:25, endln:45:28
      |vpiActual:
      \_ref_obj: (x1), line:67:28, endln:67:30
        |vpiParent:
        \_hier_path: (genblk1.foo.x1), line:67:16, endln:67:30
        |vpiName:x1
  |vpiContAssign:
  \_cont_assign: , line:68:16, endln:68:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiRhs:
    \_constant: , line:68:28, endln:68:29
    |vpiLhs:
    \_hier_path: (genblk1.u), line:68:16, endln:68:25
      |vpiParent:
      \_cont_assign: , line:68:16, endln:68:29
      |vpiName:genblk1.u
      |vpiActual:
      \_ref_obj: (genblk1), line:68:24, endln:68:25
        |vpiParent:
        \_hier_path: (genblk1.u), line:68:16, endln:68:25
        |vpiName:genblk1
        |vpiActual:
        \_gen_scope: (work@top.genblk1), line:35:25, endln:35:32
      |vpiActual:
      \_ref_obj: (u), line:68:24, endln:68:25
        |vpiParent:
        \_hier_path: (genblk1.u), line:68:16, endln:68:25
        |vpiName:u
        |vpiActual:
        \_logic_net: (work@top.genblk1.u), line:47:30, endln:47:31
  |vpiContAssign:
  \_cont_assign: , line:69:16, endln:69:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiRhs:
    \_constant: , line:69:26, endln:69:27
    |vpiLhs:
    \_hier_path: (bar2.x2), line:69:16, endln:69:23
      |vpiParent:
      \_cont_assign: , line:69:16, endln:69:27
      |vpiName:bar2.x2
      |vpiActual:
      \_ref_obj: (bar2), line:69:21, endln:69:23
        |vpiParent:
        \_hier_path: (bar2.x2), line:69:16, endln:69:23
        |vpiName:bar2
        |vpiActual:
        \_gen_scope: (work@top.bar2), line:53:17, endln:62:20
      |vpiActual:
      \_ref_obj: (x2), line:69:21, endln:69:23
        |vpiParent:
        \_hier_path: (bar2.x2), line:69:16, endln:69:23
        |vpiName:x2
        |vpiActual:
        \_logic_net: (work@top.bar2.x2), line:54:30, endln:54:32
  |vpiContAssign:
  \_cont_assign: , line:70:16, endln:70:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiRhs:
    \_constant: , line:70:26, endln:70:27
    |vpiLhs:
    \_hier_path: (bar2.y2), line:70:16, endln:70:23
      |vpiParent:
      \_cont_assign: , line:70:16, endln:70:27
      |vpiName:bar2.y2
      |vpiActual:
      \_ref_obj: (bar2), line:70:21, endln:70:23
        |vpiParent:
        \_hier_path: (bar2.y2), line:70:16, endln:70:23
        |vpiName:bar2
        |vpiActual:
        \_gen_scope: (work@top.bar2), line:53:17, endln:62:20
      |vpiActual:
      \_ref_obj: (y2), line:70:21, endln:70:23
        |vpiParent:
        \_hier_path: (bar2.y2), line:70:16, endln:70:23
        |vpiName:y2
        |vpiActual:
        \_logic_net: (work@top.bar2.y2), line:56:30, endln:56:32
  |vpiContAssign:
  \_cont_assign: , line:71:16, endln:71:31
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiRhs:
    \_constant: , line:71:30, endln:71:31
    |vpiLhs:
    \_hier_path: (bar2.baz.x3), line:71:16, endln:71:27
      |vpiParent:
      \_cont_assign: , line:71:16, endln:71:31
      |vpiName:bar2.baz.x3
      |vpiActual:
      \_ref_obj: (bar2), line:71:21, endln:71:24
        |vpiParent:
        \_hier_path: (bar2.baz.x3), line:71:16, endln:71:27
        |vpiName:bar2
        |vpiActual:
        \_gen_scope: (work@top.bar2), line:53:17, endln:62:20
      |vpiActual:
      \_ref_obj: (baz), line:71:21, endln:71:24
        |vpiParent:
        \_hier_path: (bar2.baz.x3), line:71:16, endln:71:27
        |vpiName:baz
        |vpiActual:
        \_gen_scope: (work@top.bar2.baz), line:57:25, endln:60:28
      |vpiActual:
      \_ref_obj: (x3), line:71:25, endln:71:27
        |vpiParent:
        \_hier_path: (bar2.baz.x3), line:71:16, endln:71:27
        |vpiName:x3
  |vpiContAssign:
  \_cont_assign: , line:72:16, endln:72:31
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiRhs:
    \_constant: , line:72:30, endln:72:31
    |vpiLhs:
    \_hier_path: (bar2.baz.z3), line:72:16, endln:72:27
      |vpiParent:
      \_cont_assign: , line:72:16, endln:72:31
      |vpiName:bar2.baz.z3
      |vpiActual:
      \_ref_obj: (bar2), line:72:21, endln:72:24
        |vpiParent:
        \_hier_path: (bar2.baz.z3), line:72:16, endln:72:27
        |vpiName:bar2
        |vpiActual:
        \_gen_scope: (work@top.bar2), line:53:17, endln:62:20
      |vpiActual:
      \_ref_obj: (baz), line:72:21, endln:72:24
        |vpiParent:
        \_hier_path: (bar2.baz.z3), line:72:16, endln:72:27
        |vpiName:baz
        |vpiActual:
        \_gen_scope: (work@top.bar2.baz), line:57:25, endln:60:28
      |vpiActual:
      \_ref_obj: (z3), line:72:25, endln:72:27
        |vpiParent:
        \_hier_path: (bar2.baz.z3), line:72:16, endln:72:27
        |vpiName:z3
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv | ${SURELOG_DIR}/build/regression/ImplicitGenBlock/roundtrip/dut_000.sv | 46 | 74 |