
---------- Begin Simulation Statistics ----------
final_tick                               172145479000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 240526                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683964                       # Number of bytes of host memory used
host_op_rate                                   240998                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   415.76                       # Real time elapsed on the host
host_tick_rate                              414054539                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.172145                       # Number of seconds simulated
sim_ticks                                172145479000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.693942                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095458                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101891                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727829                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             809                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              518                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477951                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65343                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.721455                       # CPI: cycles per instruction
system.cpu.discardedOps                        190881                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610536                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402781                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001551                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        38949479                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.580904                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        172145479                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       133196000                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       267660                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        544013                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1527                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1054372                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          602                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2109768                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            602                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 172145479000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             109124                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       189578                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78071                       # Transaction distribution
system.membus.trans_dist::ReadExReq            167240                       # Transaction distribution
system.membus.trans_dist::ReadExResp           167240                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109124                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       820377                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 820377                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29820288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29820288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            276364                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  276364    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              276364                       # Request fanout histogram
system.membus.respLayer1.occupancy         1502447000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1302325000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 172145479000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            671826                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1133138                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          245                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          189240                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           383571                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          383570                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           758                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       671068                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1761                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3163403                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3165164                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        64192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    127884608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              127948800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          268252                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12133056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1323649                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001609                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040082                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1321519     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2130      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1323649                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3997376000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3163916997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2274000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 172145479000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   90                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               778940                       # number of demand (read+write) hits
system.l2.demand_hits::total                   779030                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  90                       # number of overall hits
system.l2.overall_hits::.cpu.data              778940                       # number of overall hits
system.l2.overall_hits::total                  779030                       # number of overall hits
system.l2.demand_misses::.cpu.inst                668                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             275699                       # number of demand (read+write) misses
system.l2.demand_misses::total                 276367                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               668                       # number of overall misses
system.l2.overall_misses::.cpu.data            275699                       # number of overall misses
system.l2.overall_misses::total                276367                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65607000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  29306611000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29372218000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65607000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  29306611000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29372218000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              758                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1054639                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1055397                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             758                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1054639                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1055397                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.881266                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.261416                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.261861                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.881266                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.261416                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.261861                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98214.071856                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106299.301049                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106279.758437                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98214.071856                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106299.301049                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106279.758437                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              189579                       # number of writebacks
system.l2.writebacks::total                    189579                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           668                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        275696                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            276364                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          668                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       275696                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           276364                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52247000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23792443000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23844690000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52247000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23792443000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23844690000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.881266                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.261413                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.261858                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.881266                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.261413                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.261858                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78214.071856                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86299.558209                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86280.014763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78214.071856                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86299.558209                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86280.014763                       # average overall mshr miss latency
system.l2.replacements                         268252                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       943559                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           943559                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       943559                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       943559                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          234                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              234                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          234                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          234                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            216331                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                216331                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          167240                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              167240                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  18167098000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18167098000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        383571                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            383571                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.436008                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.436008                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108628.904568                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108628.904568                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       167240                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         167240                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  14822298000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14822298000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.436008                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.436008                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88628.904568                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88628.904568                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             90                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 90                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65607000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65607000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          758                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            758                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.881266                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.881266                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98214.071856                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98214.071856                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          668                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          668                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52247000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52247000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.881266                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.881266                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78214.071856                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78214.071856                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        562609                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            562609                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       108459                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          108459                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11139513000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11139513000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       671068                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        671068                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.161621                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.161621                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102707.133571                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102707.133571                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       108456                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       108456                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   8970145000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8970145000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.161617                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.161617                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82707.687910                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82707.687910                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 172145479000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8089.505441                       # Cycle average of tags in use
system.l2.tags.total_refs                     2108238                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    276444                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.626275                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.413792                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        26.899792                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8056.191857                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000783                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.983422                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987488                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          289                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2553                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5149                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          103                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  34008300                       # Number of tag accesses
system.l2.tags.data_accesses                 34008300                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 172145479000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       17644544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17687296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12132992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12132992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             668                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          275696                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              276364                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       189578                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             189578                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            248348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         102497865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             102746213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       248348                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           248348                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       70481038                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             70481038                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       70481038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           248348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        102497865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            173227250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    189578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    274946.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.023508966500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11117                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11117                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              772478                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             178733                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      276364                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     189578                       # Number of write requests accepted
system.mem_ctrls.readBursts                    276364                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   189578                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    750                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             17136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             17130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             11574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             11503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             11768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             11678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11857                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4463440500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1378070000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9631203000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16194.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34944.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   146469                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   95962                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                50.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                276364                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               189578                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  222988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   52425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       222728                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    133.661291                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    89.665535                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   190.806009                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       169378     76.05%     76.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        27916     12.53%     88.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5826      2.62%     91.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2138      0.96%     92.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9862      4.43%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          571      0.26%     96.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          421      0.19%     97.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          448      0.20%     97.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6168      2.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       222728                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11117                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.791401                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.263500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     34.900938                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11004     98.98%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           49      0.44%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           18      0.16%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            6      0.05%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           29      0.26%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            3      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            3      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11117                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11117                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.050913                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.017499                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.071364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5461     49.12%     49.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              221      1.99%     51.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4888     43.97%     95.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              509      4.58%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               34      0.31%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11117                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               17639296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   48000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12131520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17687296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12132992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       102.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        70.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    102.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     70.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  172145391000                       # Total gap between requests
system.mem_ctrls.avgGap                     369456.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     17596544                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12131520                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 248348.084703403700                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 102219030.683925196528                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 70472486.820289954543                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          668                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       275696                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       189578                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17957250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9613245750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4010252228000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26882.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34869.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  21153573.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            792954120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            421446135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           980686140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          492955920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13588461120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      42106082970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      30646110240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        89028696645                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        517.171274                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  79241661000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5748080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  87155738000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            797395200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            423806625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           987197820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          496521180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13588461120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      42365377110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      30427757280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        89086516335                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        517.507151                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  78675416000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5748080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  87721983000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    172145479000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 172145479000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9663244                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9663244                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9663244                       # number of overall hits
system.cpu.icache.overall_hits::total         9663244                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          758                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            758                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          758                       # number of overall misses
system.cpu.icache.overall_misses::total           758                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     71324000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71324000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     71324000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71324000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9664002                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9664002                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9664002                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9664002                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000078                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000078                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000078                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000078                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94094.986807                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94094.986807                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94094.986807                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94094.986807                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          245                       # number of writebacks
system.cpu.icache.writebacks::total               245                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          758                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          758                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          758                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          758                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     69808000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     69808000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     69808000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     69808000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92094.986807                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92094.986807                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92094.986807                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92094.986807                       # average overall mshr miss latency
system.cpu.icache.replacements                    245                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9663244                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9663244                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          758                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           758                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71324000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71324000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9664002                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9664002                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94094.986807                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94094.986807                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          758                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          758                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     69808000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     69808000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92094.986807                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92094.986807                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 172145479000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           422.956318                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9664002                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               758                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12749.343008                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   422.956318                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.413043                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.413043                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          513                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          513                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.500977                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9664760                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9664760                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 172145479000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 172145479000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 172145479000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     50966946                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50966946                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50967357                       # number of overall hits
system.cpu.dcache.overall_hits::total        50967357                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1105883                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1105883                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1113882                       # number of overall misses
system.cpu.dcache.overall_misses::total       1113882                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  52478322000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  52478322000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  52478322000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  52478322000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52072829                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52072829                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52081239                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52081239                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021237                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021237                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021387                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021387                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47453.774043                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47453.774043                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47112.999402                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47112.999402                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        87079                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3178                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.400566                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       943559                       # number of writebacks
system.cpu.dcache.writebacks::total            943559                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        59238                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59238                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59238                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59238                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1046645                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1046645                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1054639                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1054639                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  48579984000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  48579984000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  49373240992                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  49373240992                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020100                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020100                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020250                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020250                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46414.958271                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46414.958271                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46815.299825                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46815.299825                       # average overall mshr miss latency
system.cpu.dcache.replacements                1054126                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40456234                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40456234                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       666494                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        666494                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  25975326000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  25975326000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41122728                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41122728                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016207                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016207                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 38973.083029                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38973.083029                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3302                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3302                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       663192                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       663192                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  24500403000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  24500403000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016127                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016127                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36943.152209                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36943.152209                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10510712                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10510712                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       439389                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       439389                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  26502996000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26502996000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040126                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040126                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60317.841366                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60317.841366                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        55936                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        55936                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       383453                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       383453                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  24079581000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24079581000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035018                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035018                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62796.694771                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62796.694771                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          411                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           411                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7999                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7999                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8410                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8410                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.951130                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.951130                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7994                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7994                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    793256992                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    793256992                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.950535                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.950535                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99231.547661                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99231.547661                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 172145479000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.638728                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52022071                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1054638                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.326945                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.638728                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991482                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991482                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          216                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          191                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53135953                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53135953                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 172145479000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 172145479000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
