{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 465, "design__inferred_latch__count": 0, "design__instance__count": 1719, "design__instance__area": 14745.4, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 9, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0012374392244964838, "power__switching__total": 0.0005158305866643786, "power__leakage__total": 1.4041721563273768e-08, "power__total": 0.0017532838974148035, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.836994, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 1.95698, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.320759, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.513935, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.320759, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 5.663819, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 5, "design__max_fanout_violation__count": 9, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 1.656167, "clock__skew__worst_setup": 1.255891, "timing__hold__ws": 0.113713, "timing__setup__ws": -4.652097, "timing__hold__tns": 0.0, "timing__setup__tns": -113.622025, "timing__hold__wns": 0.0, "timing__setup__wns": -4.652097, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.113713, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 165, "timing__setup_r2r__ws": 0.906873, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 146.02 156.74", "design__core__bbox": "5.52 10.88 140.3 144.16", "design__io": 213, "design__die__area": 22887.2, "design__core__area": 17963.5, "design__instance__count__stdcell": 1719, "design__instance__area__stdcell": 14745.4, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.820854, "design__instance__utilization__stdcell": 0.820854, "floorplan__design__io": 211, "design__io__hpwl": 7666644, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 35115.2, "design__violations": 0, "design__instance__count__setup_buffer": 19, "design__instance__count__hold_buffer": 96, "antenna__violating__nets": 1, "antenna__violating__pins": 1, "route__antenna_violation__count": 1, "route__net": 1571, "route__net__special": 2, "route__drc_errors__iter:1": 1024, "route__wirelength__iter:1": 40274, "route__drc_errors__iter:2": 649, "route__wirelength__iter:2": 39957, "route__drc_errors__iter:3": 514, "route__wirelength__iter:3": 39886, "route__drc_errors__iter:4": 33, "route__wirelength__iter:4": 39676, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 39672, "route__drc_errors": 0, "route__wirelength": 39672, "route__vias": 10637, "route__vias__singlecut": 10637, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "route__wirelength__max": 285.06, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 23, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 5, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 9, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 1.635777, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 3.673848, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.759325, "timing__setup__ws__corner:nom_ss_100C_1v60": -4.430851, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": -105.195641, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": -4.430851, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.876121, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 55, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 1.030112, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 23, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 9, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.531299, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 1.283688, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.116731, "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.790614, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.116731, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.20876, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 23, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 9, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.82377, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 1.912417, "timing__hold__ws__corner:min_tt_025C_1v80": 0.316345, "timing__setup__ws__corner:min_tt_025C_1v80": 1.637786, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.316345, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 5.72654, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 23, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 5, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 9, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 1.612472, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 3.597713, "timing__hold__ws__corner:min_ss_100C_1v60": 0.773924, "timing__setup__ws__corner:min_ss_100C_1v60": -4.227242, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": -96.735001, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": -4.227242, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.869976, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 53, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 1.15228, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 23, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 9, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.522574, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 1.255891, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.113713, "timing__setup__ws__corner:min_ff_n40C_1v95": 3.873146, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.113713, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.250922, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 23, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 9, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.848587, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 2.003714, "timing__hold__ws__corner:max_tt_025C_1v80": 0.325242, "timing__setup__ws__corner:max_tt_025C_1v80": 1.390123, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.325242, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 5.60228, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 23, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 5, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 9, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 1.656167, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 3.757562, "timing__hold__ws__corner:max_ss_100C_1v60": 0.749352, "timing__setup__ws__corner:max_ss_100C_1v60": -4.652097, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": -113.622025, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": -4.652097, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.884, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 57, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 0.906873, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 23, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 9, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.539447, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 1.312183, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.119804, "timing__setup__ws__corner:max_ff_n40C_1v95": 3.704798, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.119804, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.1689, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 23, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 23, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79791, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000403859, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00208863, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00268014, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000392432, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00268014, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000404, "ir__drop__worst": 0.00209, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}