// Seed: 171210821
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
  module_0();
endmodule
module module_2 (
    output uwire id_0,
    input uwire id_1,
    output wire id_2,
    inout wor id_3,
    input uwire id_4,
    output tri1 id_5,
    input wor id_6,
    input supply0 id_7,
    inout tri0 id_8,
    input uwire id_9,
    input tri0 id_10,
    input tri1 id_11,
    input tri0 id_12,
    input uwire id_13,
    input wire id_14,
    output tri0 id_15,
    output uwire id_16,
    input tri0 id_17,
    output wor id_18
);
  module_0();
endmodule
