Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Apr 25 16:23:12 2017
| Host         : ECE-BSN213-02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file test_serial_adder_control_sets_placed.rpt
| Design       : test_serial_adder
| Device       : xc7a35t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------+----------------------+------------------+------------------+----------------+
|  Clock Signal |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------+----------------------+------------------+------------------+----------------+
|  en           | DUT/count[2]_i_1_n_0 | DUT/done_i_1_n_0 |                1 |              1 |
|  ck_IBUF_BUFG |                      |                  |                1 |              3 |
|  en           | DUT/count[2]_i_1_n_0 | reset_IBUF       |                2 |              8 |
+---------------+----------------------+------------------+------------------+----------------+


