
---------- Begin Simulation Statistics ----------
final_tick                               888302786500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  41800                       # Simulator instruction rate (inst/s)
host_mem_usage                                 679648                       # Number of bytes of host memory used
host_op_rate                                    77252                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2392.35                       # Real time elapsed on the host
host_tick_rate                              371310174                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184812628                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.888303                       # Number of seconds simulated
sim_ticks                                888302786500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184812628                       # Number of ops (including micro ops) committed
system.cpu.cpi                              17.766056                       # CPI: cycles per instruction
system.cpu.discardedOps                          3644                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                      1517032107                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.056287                       # IPC: instructions per cycle
system.cpu.numCycles                       1776605573                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                98417144     53.25%     53.25% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114667      0.06%     53.31% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       5      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                2      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::MemRead                1305605      0.71%     54.02% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84975205     45.98%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184812628                       # Class of committed instruction
system.cpu.tickCycles                       259573466                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10535103                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      21136526                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           31                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10598672                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          981                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     21200176                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            981                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10730963                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10723297                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1285                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10723843                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10722905                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.991253                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2569                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             115                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  5                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              110                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           82                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     65002043                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         65002043                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     65002067                       # number of overall hits
system.cpu.dcache.overall_hits::total        65002067                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     21195452                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       21195452                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     21195475                       # number of overall misses
system.cpu.dcache.overall_misses::total      21195475                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 1686775719000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1686775719000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 1686775719000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1686775719000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86197495                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86197495                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86197542                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86197542                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.245894                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.245894                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.245894                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.245894                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79581.964989                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79581.964989                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79581.878632                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79581.878632                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10598031                       # number of writebacks
system.cpu.dcache.writebacks::total          10598031                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data     10595155                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     10595155                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data     10595155                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     10595155                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     10600297                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10600297                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     10600320                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10600320                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 833000816000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 833000816000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 833002840000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 833002840000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.122977                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.122977                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.122977                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.122977                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78582.780841                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78582.780841                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78582.801274                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78582.801274                       # average overall mshr miss latency
system.cpu.dcache.replacements               10598274                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1266397                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1266397                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          288                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           288                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22764500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22764500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1266685                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1266685                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000227                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000227                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79043.402778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79043.402778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          280                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          280                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21853000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21853000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78046.428571                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78046.428571                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     63735646                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       63735646                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     21195164                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     21195164                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 1686752954500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1686752954500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84930810                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84930810                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.249558                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.249558                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79581.972307                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79581.972307                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data     10595147                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     10595147                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data     10600017                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     10600017                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 832978963000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 832978963000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124808                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.124808                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78582.795009                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78582.795009                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           24                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            24                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           23                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           23                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           47                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           47                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.489362                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.489362                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           23                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           23                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2024000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2024000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.489362                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.489362                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        88000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        88000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           48                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           48                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       200500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       200500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.040000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.040000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       100250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       100250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       198500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       198500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.040000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.040000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        99250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        99250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           50                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           50                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 888302786500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2047.328788                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            75602487                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10600322                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.132093                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2047.328788                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999672                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999672                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1         1078                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          852                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         182995606                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        182995606                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 888302786500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 888302786500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 888302786500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45694982                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            1306521                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            168945                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     43380034                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         43380034                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     43380034                       # number of overall hits
system.cpu.icache.overall_hits::total        43380034                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1182                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1182                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1182                       # number of overall misses
system.cpu.icache.overall_misses::total          1182                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     92634500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     92634500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     92634500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     92634500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     43381216                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43381216                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     43381216                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43381216                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000027                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000027                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78370.981387                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78370.981387                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78370.981387                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78370.981387                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          398                       # number of writebacks
system.cpu.icache.writebacks::total               398                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1182                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1182                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1182                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1182                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     91452500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     91452500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     91452500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     91452500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77370.981387                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77370.981387                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77370.981387                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77370.981387                       # average overall mshr miss latency
system.cpu.icache.replacements                    398                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     43380034                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        43380034                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1182                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1182                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     92634500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     92634500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     43381216                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43381216                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78370.981387                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78370.981387                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1182                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1182                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     91452500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     91452500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77370.981387                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77370.981387                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 888302786500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           677.523105                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            43381216                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1182                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          36701.536379                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   677.523105                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.661644                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.661644                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          784                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          784                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          86763614                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         86763614                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 888302786500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 888302786500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 888302786500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 888302786500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184812628                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   29                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   47                       # number of demand (read+write) hits
system.l2.demand_hits::total                       76                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  29                       # number of overall hits
system.l2.overall_hits::.cpu.data                  47                       # number of overall hits
system.l2.overall_hits::total                      76                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1153                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data           10600273                       # number of demand (read+write) misses
system.l2.demand_misses::total               10601426                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1153                       # number of overall misses
system.l2.overall_misses::.cpu.data          10600273                       # number of overall misses
system.l2.overall_misses::total              10601426                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     89364000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 817101978500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     817191342500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     89364000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 817101978500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    817191342500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1182                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         10600320                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10601502                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1182                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        10600320                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10601502                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.975465                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999996                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999993                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.975465                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999996                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999993                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77505.637467                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77083.107058                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77083.153012                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77505.637467                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77083.107058                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77083.153012                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            10534513                       # number of writebacks
system.l2.writebacks::total                  10534513                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1153                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data      10600268                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10601421                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1153                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data     10600268                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10601421                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     77834000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 711098985000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 711176819000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     77834000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 711098985000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 711176819000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.975465                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999995                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999992                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.975465                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999995                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999992                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67505.637467                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67083.113842                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67083.159795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67505.637467                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67083.113842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67083.159795                       # average overall mshr miss latency
system.l2.replacements                       10536084                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10598031                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10598031                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10598031                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10598031                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          390                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              390                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          390                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          390                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    13                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data        10600002                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            10600002                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 817078739500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  817078739500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data      10600015                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10600015                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999999                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999999                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77082.885409                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77082.885409                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data     10600002                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       10600002                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 711078719500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 711078719500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67082.885409                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67082.885409                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             29                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 29                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1153                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1153                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     89364000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     89364000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1182                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1182                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.975465                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.975465                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77505.637467                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77505.637467                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1153                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1153                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     77834000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     77834000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.975465                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.975465                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67505.637467                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67505.637467                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            34                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                34                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          271                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             271                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     23239000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     23239000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          305                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           305                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.888525                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.888525                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85752.767528                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85752.767528                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          266                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          266                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     20265500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     20265500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.872131                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.872131                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76186.090226                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76186.090226                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               2                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        38000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        38000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 888302786500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 65198.366842                       # Cycle average of tags in use
system.l2.tags.total_refs                    21200138                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10601620                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999707                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.122498                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         7.685432                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     65189.558912                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.994714                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994848                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1078                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10759                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        53581                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 180202780                       # Number of tag accesses
system.l2.tags.data_accesses                180202780                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 888302786500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5269015.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples  10600268.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000880268500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       329307                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       329307                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            31617660                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4957906                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10601421                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   10534513                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10601421                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 10534513                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               5265498                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              10601421                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5             10534513                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10600082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 329296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 329307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 329309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 329308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 329308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 329309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 329309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 329310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 329311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 329311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 329308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 329308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 329309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 329307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 329309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 329307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       329307                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.193057                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.996790                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     98.952552                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       329306    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::55296-57343            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        329307                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       329307                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000228                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.022110                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           329271     99.99%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               31      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        329307                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               339245472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            337104416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    381.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    379.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  888302770000                       # Total gap between requests
system.mem_ctrls.avgGap                      42028.08                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        36896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    339208576                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    168607584                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 41535.386988229373                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 381861434.136118173599                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 189808685.239331960678                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1153                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data     10600268                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks     10534513                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     30674500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 278969463750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 21672238697250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26604.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26317.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2057260.62                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        36896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    339208576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     339245472                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        36896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        36896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    337104416                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    337104416                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1153                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data     10600268                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       10601421                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks     10534513                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total      10534513                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        41535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    381861434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        381902970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        41535                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        41535                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    379492692                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       379492692                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    379492692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        41535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    381861434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       761395662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             10601421                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5268987                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       662567                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       662702                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       662289                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       662519                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       662808                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       663053                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       662795                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       662662                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       662731                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       662689                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       662400                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       662466                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       662361                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       662314                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       662500                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       662565                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       329310                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       329292                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       329138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       329245                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       329515                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       329624                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       329402                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       329297                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       329377                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       329338                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       329251                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       329299                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       329164                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       329111                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       329324                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       329300                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             80223494500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           53007105000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       279000138250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7567.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26317.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             9797734                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4888717                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.42                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.78                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1183955                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   857.892227                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   750.293318                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   296.760401                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        28463      2.40%      2.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        67523      5.70%      8.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        64301      5.43%     13.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        28158      2.38%     15.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        25000      2.11%     18.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        58165      4.91%     22.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        46054      3.89%     26.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        50008      4.22%     31.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       816283     68.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1183955                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             678490944                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          337215168                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              763.805939                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              379.617370                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.93                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 888302786500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      4227165600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      2246784210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    37851960300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13753776060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 70121819040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 206346053970                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 167343172320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  501890731500                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   564.999614                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 428187828000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  29662360000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 430452598500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      4226287380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      2246325015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    37842185640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13750336080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 70121819040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 206289631380                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 167390686080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  501867270615                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   564.973203                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 428313244250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  29662360000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 430327182250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 888302786500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1419                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     10534513                       # Transaction distribution
system.membus.trans_dist::CleanEvict              590                       # Transaction distribution
system.membus.trans_dist::ReadExReq          10600002                       # Transaction distribution
system.membus.trans_dist::ReadExResp         10600002                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1419                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             2                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     31737947                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               31737947                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    676349888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               676349888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10601423                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10601423    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10601423                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 888302786500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         42228988000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        34599913750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              1487                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     21132544                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          398                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1814                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10600015                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10600015                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1182                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          305                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            2                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            2                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2762                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     31798918                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              31801680                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        50560                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    678347232                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              678397792                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                        10536084                       # Total snoops (count)
system.tol2bus.snoopTraffic                 337104416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         21137588                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000048                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006919                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               21136576    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1012      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21137588                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 888302786500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        15899302500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1182000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       10600323495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
