

================================================================
== Vivado HLS Report for 'sin_or_cos_float_s'
================================================================
* Date:           Fri May 17 02:41:01 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        met_testf
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.890|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   25|   29|   25|   29|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |                              |                   |  Latency  |  Interval | Pipeline|
        |           Instance           |       Module      | min | max | min | max |   Type  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |grp_scaled_fixed2ieee_fu_218  |scaled_fixed2ieee  |    7|   11|    7|   11|   none  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      2|       -|       -|
|Expression       |        -|      1|      73|    1428|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     20|     993|    1255|
|Memory           |        -|      -|     168|     293|
|Multiplexer      |        -|      -|       -|      97|
|Register         |        -|      -|     740|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     23|    1974|    3073|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------+---------+-------+-----+-----+
    |           Instance           |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------+----------------------+---------+-------+-----+-----+
    |MET_hw_mul_30s_29g8j_U5       |MET_hw_mul_30s_29g8j  |        0|      4|  120|   47|
    |MET_hw_mul_80ns_2fYi_U3       |MET_hw_mul_80ns_2fYi  |        0|     16|  441|  256|
    |MET_hw_mux_164_1_hbi_U6       |MET_hw_mux_164_1_hbi  |        0|      0|    0|   65|
    |MET_hw_mux_164_1_hbi_U7       |MET_hw_mux_164_1_hbi  |        0|      0|    0|   65|
    |MET_hw_mux_83_1_1_1_U4        |MET_hw_mux_83_1_1_1   |        0|      0|    0|   65|
    |grp_scaled_fixed2ieee_fu_218  |scaled_fixed2ieee     |        0|      0|  432|  757|
    +------------------------------+----------------------+---------+-------+-----+-----+
    |Total                         |                      |        0|     20|  993| 1255|
    +------------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |MET_hw_mul_mul_15ibs_U8  |MET_hw_mul_mul_15ibs  |  i0 * i0  |
    |MET_hw_mul_mul_15jbC_U9  |MET_hw_mul_mul_15jbC  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +------------------------+----------------------+---------+-----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K|  FF | LUT | Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+-----+-----+------+-----+------+-------------+
    |ref_4oPi_table_100_V_U  |sin_or_cos_float_bkb  |        0|  100|   21|    13|  100|     1|         1300|
    |second_order_float_2_U  |sin_or_cos_float_cud  |        0|   30|  120|   256|   30|     1|         7680|
    |second_order_float_3_U  |sin_or_cos_float_dEe  |        0|   23|   92|   256|   23|     1|         5888|
    |second_order_float_s_U  |sin_or_cos_float_eOg  |        0|   15|   60|   256|   15|     1|         3840|
    +------------------------+----------------------+---------+-----+-----+------+-----+------+-------------+
    |Total                   |                      |        0|  168|  293|   781|  168|     4|        18708|
    +------------------------+----------------------+---------+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+----+-----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+----+-----+------------+------------+
    |p_Val2_1_fu_627_p2               |     *    |      1|   0|   32|          23|          22|
    |expv_op_fu_256_p2                |     +    |      0|   0|   15|           7|           8|
    |p_Val2_23_fu_683_p2              |     +    |      0|   0|  121|          30|          30|
    |p_i_fu_352_p2                    |     +    |      0|   0|   15|           8|           8|
    |r_V_3_fu_693_p2                  |     +    |      0|   0|  121|          30|          30|
    |Ex_V_fu_464_p2                   |     -    |      0|   0|   15|           8|           8|
    |p_Val2_i_fu_367_p2               |     -    |      0|   0|   65|           1|          58|
    |r_V_fu_732_p2                    |     -    |      0|   0|   16|           1|           9|
    |tmp_17_i_fu_482_p2               |     -    |      0|   0|   16|           1|           9|
    |not_or_cond_demorgan_fu_909_p2   |    and   |      0|   0|    2|           1|           1|
    |or_cond_fu_853_p2                |    and   |      0|   0|    2|           1|           1|
    |p_din_sign_V_fu_857_p2           |    and   |      0|   0|    2|           1|           1|
    |val_assign_fu_415_p3             |   cttz   |      0|  73|   71|          32|           0|
    |closepath_fu_250_p2              |   icmp   |      0|   0|   11|           8|           7|
    |tmp_5_fu_427_p2                  |   icmp   |      0|   0|   11|           8|           1|
    |tmp_6_fu_327_p2                  |   icmp   |      0|   0|   18|          23|           1|
    |tmp_7_fu_432_p2                  |   icmp   |      0|   0|   11|           8|           2|
    |tmp_19_i_fu_505_p2               |   lshr   |      0|   0|   74|          29|          29|
    |tmp_8_fu_873_p2                  |    or    |      0|   0|    2|           1|           1|
    |tmp_9_fu_927_p2                  |    or    |      0|   0|    2|           1|           1|
    |Mx_V_read_assign_fu_661_p3       |  select  |      0|   0|   29|           1|           2|
    |addr_V_fu_262_p3                 |  select  |      0|   0|    8|           1|           6|
    |cos_basis_fu_655_p3              |  select  |      0|   0|    2|           1|           1|
    |p_Ex_V_ret_fu_711_p3             |  select  |      0|   0|    8|           1|           1|
    |p_Result_s_fu_893_p3             |  select  |      0|   0|    2|           1|           1|
    |p_Val2_10_fu_372_p3              |  select  |      0|   0|   58|           1|          58|
    |p_Val2_29_fu_357_p3              |  select  |      0|   0|    3|           1|           1|
    |p_cast_cast_fu_861_p3            |  select  |      0|   0|    7|           1|           7|
    |p_results_exp_V_ret_fu_886_p3    |  select  |      0|   0|    8|           1|           2|
    |p_results_sig_V_ret_c_fu_919_p3  |  select  |      0|   0|    2|           1|           2|
    |p_results_sign_V_ret_fu_878_p3   |  select  |      0|   0|    2|           1|           1|
    |ret_V_3_fu_901_p3                |  select  |      0|   0|    8|           1|           8|
    |ret_V_4_fu_932_p3                |  select  |      0|   0|   23|           1|          23|
    |sh_assign_fu_488_p3              |  select  |      0|   0|    9|           1|           9|
    |ssdm_int_V_write_ass_fu_520_p3   |  select  |      0|   0|   32|           1|          32|
    |storemerge_i_fu_437_p3           |  select  |      0|   0|    8|           1|           8|
    |tmp_4_fu_846_p3                  |  select  |      0|   0|    2|           1|           1|
    |p_Val2_12_fu_446_p2              |    shl   |      0|   0|  170|          58|          58|
    |r_V_4_fu_292_p2                  |    shl   |      0|   0|  330|         100|         100|
    |tmp_20_i_fu_514_p2               |    shl   |      0|   0|   85|          32|          32|
    |not_do_cos_i_fu_572_p2           |    xor   |      0|   0|    2|           1|           2|
    |not_or_cond_fu_913_p2            |    xor   |      0|   0|    2|           1|           2|
    |not_tmp_s_fu_868_p2              |    xor   |      0|   0|    2|           1|           2|
    |sin_basis_fu_578_p2              |    xor   |      0|   0|    2|           1|           1|
    |tmp_s_fu_650_p2                  |    xor   |      0|   0|    2|           1|           2|
    +---------------------------------+----------+-------+----+-----+------------+------------+
    |Total                            |          |      1|  73| 1428|         434|         589|
    +---------------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  97|         20|    1|         20|
    +-----------+----+-----------+-----+-----------+
    |Total      |  97|         20|    1|         20|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+-----+----+-----+-----------+
    |                    Name                   |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------+-----+----+-----+-----------+
    |Ex_V_reg_1081                              |    8|   0|    8|          0|
    |Med_V_reg_1006                             |   80|   0|   80|          0|
    |Mx_V_read_assign_reg_1175                  |   29|   0|   29|          0|
    |Mx_V_reg_1074                              |   29|   0|   29|          0|
    |Mx_zeros_V_reg_1054                        |    5|   0|    5|          0|
    |ap_CS_fsm                                  |   19|   0|   19|          0|
    |closepath_reg_985                          |    1|   0|    1|          0|
    |cos_basis_reg_1169                         |    1|   0|    1|          0|
    |grp_scaled_fixed2ieee_fu_218_ap_start_reg  |    1|   0|    1|          0|
    |isNeg_reg_1086                             |    1|   0|    1|          0|
    |loc_V_1_reg_979                            |   23|   0|   23|          0|
    |loc_V_reg_972                              |    8|   0|    8|          0|
    |not_do_cos_i_reg_1119                      |    1|   0|    1|          0|
    |p_Result_23_reg_966                        |    1|   0|    1|          0|
    |p_Val2_10_reg_1049                         |   58|   0|   58|          0|
    |p_Val2_19_reg_1109                         |   22|   0|   22|          0|
    |p_Val2_20_reg_1139                         |   30|   0|   30|          0|
    |p_Val2_22_reg_1144                         |   29|   0|   29|          0|
    |p_Val2_29_reg_1043                         |    3|   0|    3|          0|
    |p_Val2_3_reg_1164                          |   30|   0|   30|          0|
    |p_Val2_8_reg_1027                          |   58|   0|   58|          0|
    |p_i_reg_1038                               |    8|   0|    8|          0|
    |r_V_3_reg_1180                             |   30|   0|   30|          0|
    |r_V_reg_1200                               |    9|   0|    9|          0|
    |result_V_reg_1195                          |   29|   0|   29|          0|
    |resultf_reg_1205                           |   32|   0|   32|          0|
    |second_order_float_6_reg_1149              |   23|   0|   23|          0|
    |second_order_float_8_reg_1154              |   15|   0|   15|          0|
    |sh_assign_reg_1091                         |    9|   0|    9|          0|
    |table_100_V_reg_1001                       |  100|   0|  100|          0|
    |tmp_11_i_reg_1033                          |    3|   0|    3|          0|
    |tmp_123_i_reg_1159                         |   22|   0|   22|          0|
    |tmp_12_reg_996                             |    4|   0|    4|          0|
    |tmp_5_reg_1060                             |    1|   0|    1|          0|
    |tmp_6_reg_1021                             |    1|   0|    1|          0|
    |tmp_7_reg_1066                             |    1|   0|    1|          0|
    |tmp_i1_reg_1114                            |   15|   0|   15|          0|
    |tmp_reg_1103                               |    1|   0|    1|          0|
    +-------------------------------------------+-----+----+-----+-----------+
    |Total                                      |  740|   0|  740|          0|
    +-------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------+-----+-----+------------+-------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | sin_or_cos<float> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | sin_or_cos<float> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | sin_or_cos<float> | return value |
|ap_done    | out |    1| ap_ctrl_hs | sin_or_cos<float> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | sin_or_cos<float> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | sin_or_cos<float> | return value |
|ap_return  | out |   32| ap_ctrl_hs | sin_or_cos<float> | return value |
|t_in       |  in |   32|   ap_none  |        t_in       |    scalar    |
|do_cos     |  in |    1|   ap_none  |       do_cos      |    scalar    |
+-----------+-----+-----+------------+-------------------+--------------+

