$date
	Mon Jan 24 19:59:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module stimulus $end
$var wire 3 ! x_out_ [2:0] $end
$var reg 8 " a_in_ [7:0] $end
$scope module e1 $end
$var wire 8 # a_in [7:0] $end
$var reg 3 $ x_out [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b10100011 #
b10100011 "
b0 !
$end
#5
b1 !
b1 $
b10100010 "
b10100010 #
#10
b110 !
b110 $
b11000000 "
b11000000 #
#15
b0 !
b0 $
b111 "
b111 #
#20
bx !
bx $
b0 "
b0 #
#25
b0 !
b0 $
b11111111 "
b11111111 #
#30
