$comment
	File created using the following command:
		vcd file Logic_Unit.msim.vcd -direction
$end
$date
	Sat Sep 12 22:42:22 2015
$end
$version
	ModelSim Version 10.3d
$end
$timescale
	1ps
$end

$scope module Logic_Unit_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var reg 3 # opCode [2:0] $end
$var wire 1 $ F [3] $end
$var wire 1 % F [2] $end
$var wire 1 & F [1] $end
$var wire 1 ' F [0] $end
$var wire 1 ( sampler $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 0 B[0]~input_o $end
$var wire 1 1 A[0]~input_o $end
$var wire 1 2 opCode[2]~input_o $end
$var wire 1 3 opCode[1]~input_o $end
$var wire 1 4 opCode[0]~input_o $end
$var wire 1 5 Mux3~0_combout $end
$var wire 1 6 A[1]~input_o $end
$var wire 1 7 B[1]~input_o $end
$var wire 1 8 Mux2~0_combout $end
$var wire 1 9 A[2]~input_o $end
$var wire 1 : B[2]~input_o $end
$var wire 1 ; Mux1~0_combout $end
$var wire 1 < B[3]~input_o $end
$var wire 1 = A[3]~input_o $end
$var wire 1 > Mux0~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010 !
b101 "
b0 #
0'
0&
0%
0$
x(
0)
1*
x+
1,
1-
1.
0/
10
01
02
03
04
05
16
07
08
09
1:
0;
0<
1=
0>
$end
#100000
b1 #
14
0(
1>
1;
18
15
1'
1&
1%
1$
#200000
b11 #
b10 #
04
13
1(
#300000
b11 #
14
0(
0>
0;
08
05
0'
0&
0%
0$
#400000
b111 #
b101 #
b100 #
04
03
12
1(
1>
1;
18
15
1'
1&
1%
1$
#500000
b101 #
14
0(
0>
0;
08
05
0'
0&
0%
0$
#600000
b111 #
b110 #
04
13
1(
1;
15
1'
1%
#700000
b111 #
14
0(
1>
0;
18
05
0'
1&
0%
1$
#800000
b11 #
b1 #
b0 #
04
03
02
1(
0>
08
0&
0$
#900000
b1 #
14
0(
1>
1;
18
15
1'
1&
1%
1$
#1000000
