/*
 * Copyright (c) 2024 Realtek Semiconductor Corp.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include "ameba_soc.h"

/* comment the whole function out because members of IPC_TypeDef are different between dplus and lite */
IPC_IRQ_FUN IPC_IrqHandler[IPC_CHANNEL_NUM];

void *IPC_IrqData[IPC_CHANNEL_NUM];

/** @addtogroup Ameba_Periph_Driver
  * @{
  */

/** @defgroup IPC
* @brief IPC driver modules
* @{
*/

/* Exported functions --------------------------------------------------------*/
/** @defgroup IPC_Exported_Functions IPC Exported Functions
  * @{
  */

/**
  * @brief  Enables or disables the specified IPC Channel interrupts.
  * @param  where IPCx can be IPCKM0_DEV for KM0, IPCKM4_DEV for CM4.
  * @param  IPC_Shiftbit: 0 ~ 31.
  * @param  NewState: DISABLE/ENABLE.
  * @retval   None
  */
void IPC_INTConfig(IPC_TypeDef *IPCx, u8 IPC_Shiftbit, u32 NewState)
{
	if (ENABLE == NewState) {
		IPCx->IPC_IMR |= (BIT(IPC_Shiftbit));
	} else {
		IPCx->IPC_IMR &= ~(BIT(IPC_Shiftbit));
	}
}

/**
  * @brief  set IMR of specified IPC Channel interrupts.
  * @param  where IPCx can be IPCKM0_DEV for KM0, IPCKM4_DEV for CM4.
  * @param  IPC_Chs: the Channels that want to be enable.
  * @retval   None
  */
void IPC_IERSet(IPC_TypeDef *IPCx, u32 IPC_Chs)
{
	IPCx->IPC_IMR = IPC_Chs;
}

/**
  * @brief  get IMR of specified IPC Channel interrupts.
  * @param  IPCx: where IPCx can be IPCKM0_DEV for KM0, IPCKM4_DEV for CM4.
  * @retval  The IMR status of specified IPC
  */
u32 IPC_IERGet(IPC_TypeDef *IPCx)
{
	return IPCx->IPC_IMR;
}

/**
  * @brief  Request a core-to-core interrupt.
  * @param  IPC_ChNum: 0 ~ 15.
  * @retval   0/1
  */
u32 IPC_INTRequest(IPC_TypeDef *IPCx, u8 IPC_ChNum)
{
	/* Check the parameters */
	assert_param(IS_IPC_VALID_CHNUM(IPC_ChNum));

	if (IPCx->IPC_DATA & (BIT(IPC_ChNum + IPC_TX_CHANNEL_SHIFT))) {
		return 0;
	} else {
		IPCx->IPC_DATA = (BIT(IPC_ChNum + IPC_TX_CHANNEL_SHIFT));
		return 1;
	}
}

/**
  * @brief  Get core-to-core interrupt status.
  * @param  where IPCx can be IPCKM0_DEV for KM0, IPCKM4_DEV for CM4.
  * @retval  tx_empty or rx_full interrupt status
  */
u32 IPC_INTGet(IPC_TypeDef *IPCx)
{
	return IPCx->IPC_ISR;
}

/**
  * @brief  Clear a core-to-core interrupt.
  * @param  where IPCx can be IPCKM0_DEV for KM0, IPCKM4_DEV for CM4.
  * @param  IPC_Shiftbit: 0 ~ 31.
  * @retval   None
  */
void IPC_INTClear(IPC_TypeDef *IPCx, u8 IPC_Shiftbit)
{
	IPCx->IPC_ISR = BIT(IPC_Shiftbit);
}

/**
  * @brief  The common IPC interrupt handler
  * @param  Data: the data pointer to IPCx
  * @retval 0
  */
u32 IPC_INTHandler(void *Data)
{
	IPC_TypeDef *IPCx = (IPC_TypeDef *)Data;
	u32 IrqStatus;
	u32 i;
	IrqStatus = IPCx->IPC_ISR;

	for (i = 0; i < 32; i++) {
		if (IrqStatus & BIT(i)) {
			if (IPC_IrqHandler[i] != NULL) {
				IPC_IrqHandler[i](IPC_IrqData[i], IrqStatus, i);
				IPCx->IPC_ISR = BIT(i);
			} else {
				IPCx->IPC_ISR = BIT(i);
			}
		}
	}

	return 0;
}

/**
  * @brief  To register a user interrupt handler for a specified IPC channel
  * @param  where IPCx can be IPCKM0_DEV for KM0, IPCKM4_DEV for CM4.
  * @param  IPC_Shiftbit: 0 ~ 31.
  * @param  IrqHandler: The IRQ handler to be assigned to the specified IPC channel
  * @param  IrqData: The pointer will be pass the the IRQ handler
  * @retval None
  */
void IPC_INTUserHandler(IPC_TypeDef *IPCx, u8 IPC_Shiftbit, void *IrqHandler, void *IrqData)
{
	/* Check the parameters */
	if (IrqHandler == NULL) {
		return;
	}

	IPC_IrqHandler[IPC_Shiftbit] = (IPC_IRQ_FUN)IrqHandler;
	IPC_IrqData[IPC_Shiftbit] = IrqData;
	if (IS_IPC_RX_CHNUM(IPC_Shiftbit)) {
		IPC_INTConfig(IPCx, IPC_Shiftbit, ENABLE);
	}

}

/**
  * @brief  Get IPC device.
  * @param  IPC_Dir: Specifies core to core direction
  *          This parameter can be one of the following values:
  *		 		@arg IPC_KM0_TO_KM4: KM0 send request to KM4
  *		 		@arg IPC_KM4_TO_KM0: KM4 send request to KM0
  * @param  Is_Rx: 0: TX; 1: RX.
  * @retval IPC device
  */
IPC_TypeDef *IPC_GetDev(u32 IPC_Dir, u32 Is_Rx)
{
	IPC_TypeDef *IPCx_DEV;

	assert_param(IS_IPC_DIR_MODE(IPC_Dir));

	if (Is_Rx) {
		if (IPC_Dir == IPC_KM4_TO_KM0) {
			IPCx_DEV = IPCKM0_DEV;
		} else {
			IPCx_DEV = IPCKM4_DEV;
		}
	} else {
		if (IPC_Dir == IPC_KM4_TO_KM0) {
			IPCx_DEV = IPCKM4_DEV;
		} else {
			IPCx_DEV = IPCKM0_DEV;
		}
	}

	return IPCx_DEV;
}


/**
  * @brief  Get IPC device.
  * @param  cpuid:
  *			0: CPU_KM0
  *			1: CPU_KM4
  * @retval IPC device
  */
IPC_TypeDef *IPC_GetDevById(u32 cpu_id)
{
	if (cpu_id) {
		return IPCKM4_DEV;
	} else {
		return IPCKM0_DEV;
	}
}
/**
  * @}
  */

/**
  * @}
  */

/**
  * @}
  */