# TCL File Generated by Component Editor 13.0sp1
# Fri May 09 14:54:32 EDT 2014
# DO NOT MODIFY


# 
# legup_accelerator_bridge "legup_accelerator_bridge" v1.0
#  2014.05.09.14:54:32
# 
# 

# 
# request TCL package from ACDS 13.1
# 
#package require -exact qsys 13.1
package require -exact qsys 13.0


# 
# module legup_accelerator_bridge
# 
set_module_property DESCRIPTION "Converts a 'Tiger' style interconnect to Avalon interconnect"
set_module_property NAME legup_accelerator_bridge
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP "LegUp/Interconnect/Adapters"
set_module_property AUTHOR "University of Toronto - LegUp Group"
set_module_property DISPLAY_NAME "Legup Accelerator Bridge"
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL AUTO
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property ELABORATION_CALLBACK elaborate


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL legup_accelerator_bridge
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file legup_accelerator_bridge.v VERILOG PATH legup_accelerator_bridge.v TOP_LEVEL_FILE

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL legup_accelerator_bridge
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file legup_accelerator_bridge.v VERILOG PATH legup_accelerator_bridge.v

add_fileset SIM_VHDL SIM_VHDL "" ""
set_fileset_property SIM_VHDL TOP_LEVEL legup_accelerator_bridge
set_fileset_property SIM_VHDL ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file legup_accelerator_bridge.v VERILOG PATH legup_accelerator_bridge.v


# 
# parameters
# 
add_parameter ADDR_WIDTH INTEGER 5 ""
set_parameter_property ADDR_WIDTH DEFAULT_VALUE 5
set_parameter_property ADDR_WIDTH DISPLAY_NAME "Address width (bits)"
set_parameter_property ADDR_WIDTH TYPE INTEGER
set_parameter_property ADDR_WIDTH UNITS None
set_parameter_property ADDR_WIDTH ALLOWED_RANGES 1:32
set_parameter_property ADDR_WIDTH DESCRIPTION "Address width of the accelerator's slave port (bits)"
set_parameter_property ADDR_WIDTH AFFECTS_ELABORATION true
set_parameter_property ADDR_WIDTH HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1


# 
# connection point from_cpu
# 
add_interface from_cpu avalon end
set_interface_property from_cpu addressUnits SYMBOLS
set_interface_property from_cpu associatedClock clock
set_interface_property from_cpu associatedReset reset
set_interface_property from_cpu bitsPerSymbol 8
set_interface_property from_cpu burstOnBurstBoundariesOnly false
set_interface_property from_cpu burstcountUnits WORDS
set_interface_property from_cpu explicitAddressSpan 0
set_interface_property from_cpu holdTime 0
set_interface_property from_cpu linewrapBursts false
set_interface_property from_cpu maximumPendingReadTransactions 0
set_interface_property from_cpu readLatency 0
set_interface_property from_cpu readWaitTime 1
set_interface_property from_cpu setupTime 0
set_interface_property from_cpu timingUnits Cycles
set_interface_property from_cpu writeWaitTime 0
set_interface_property from_cpu ENABLED true
set_interface_property from_cpu EXPORT_OF ""
set_interface_property from_cpu PORT_NAME_MAP ""
set_interface_property from_cpu SVD_ADDRESS_GROUP ""

# The address width is set in the elaborate function
#add_interface_port from_cpu avs_from_cpu_address address Input 5
add_interface_port from_cpu avs_from_cpu_byteenable byteenable Input 4
add_interface_port from_cpu avs_from_cpu_read read Input 1
add_interface_port from_cpu avs_from_cpu_write write Input 1
add_interface_port from_cpu avs_from_cpu_writedata writedata Input 32
add_interface_port from_cpu avs_from_cpu_readdata readdata Output 32
add_interface_port from_cpu avs_from_cpu_waitrequest waitrequest Output 1
set_interface_assignment from_cpu embeddedsw.configuration.isFlash 0
set_interface_assignment from_cpu embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment from_cpu embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment from_cpu embeddedsw.configuration.isPrintableDevice 0


# 
# connection point to_accel
# 
add_interface to_accel avalon start
set_interface_property to_accel addressUnits SYMBOLS
set_interface_property to_accel associatedClock clock
set_interface_property to_accel associatedReset reset
set_interface_property to_accel bitsPerSymbol 8
set_interface_property to_accel burstOnBurstBoundariesOnly false
set_interface_property to_accel burstcountUnits WORDS
set_interface_property to_accel doStreamReads false
set_interface_property to_accel doStreamWrites false
set_interface_property to_accel holdTime 0
set_interface_property to_accel linewrapBursts false
set_interface_property to_accel maximumPendingReadTransactions 0
set_interface_property to_accel readLatency 0
set_interface_property to_accel readWaitTime 1
set_interface_property to_accel setupTime 0
set_interface_property to_accel timingUnits Cycles
set_interface_property to_accel writeWaitTime 0
set_interface_property to_accel ENABLED true
set_interface_property to_accel EXPORT_OF ""
set_interface_property to_accel PORT_NAME_MAP ""
set_interface_property to_accel SVD_ADDRESS_GROUP ""

add_interface_port to_accel avm_to_accel_readdata readdata Input 32
add_interface_port to_accel avm_to_accel_waitrequest waitrequest Input 1
add_interface_port to_accel avm_to_accel_address address Output 32
add_interface_port to_accel avm_to_accel_byteenable byteenable Output 4
add_interface_port to_accel avm_to_accel_read read Output 1
add_interface_port to_accel avm_to_accel_write write Output 1
add_interface_port to_accel avm_to_accel_writedata writedata Output 32


# 
# connection point to_memory
# 
add_interface to_memory avalon start
set_interface_property to_memory addressUnits SYMBOLS
set_interface_property to_memory associatedClock clock
set_interface_property to_memory associatedReset reset
set_interface_property to_memory bitsPerSymbol 8
set_interface_property to_memory burstOnBurstBoundariesOnly false
set_interface_property to_memory burstcountUnits WORDS
set_interface_property to_memory doStreamReads false
set_interface_property to_memory doStreamWrites false
set_interface_property to_memory holdTime 0
set_interface_property to_memory linewrapBursts false
set_interface_property to_memory maximumPendingReadTransactions 0
set_interface_property to_memory readLatency 0
set_interface_property to_memory readWaitTime 1
set_interface_property to_memory setupTime 0
set_interface_property to_memory timingUnits Cycles
set_interface_property to_memory writeWaitTime 0
set_interface_property to_memory ENABLED true
set_interface_property to_memory EXPORT_OF ""
set_interface_property to_memory PORT_NAME_MAP ""
set_interface_property to_memory SVD_ADDRESS_GROUP ""

add_interface_port to_memory avm_to_memory_readdata readdata Input 32
add_interface_port to_memory avm_to_memory_waitrequest waitrequest Input 1
add_interface_port to_memory avm_to_memory_address address Output 32
add_interface_port to_memory avm_to_memory_byteenable byteenable Output 4
add_interface_port to_memory avm_to_memory_read read Output 1
add_interface_port to_memory avm_to_memory_write write Output 1
add_interface_port to_memory avm_to_memory_writedata writedata Output 32


# 
# connection point from_accel
# 
add_interface from_accel avalon end
set_interface_property from_accel addressUnits SYMBOLS
set_interface_property from_accel associatedClock clock
set_interface_property from_accel associatedReset reset
set_interface_property from_accel bitsPerSymbol 8
set_interface_property from_accel burstOnBurstBoundariesOnly false
set_interface_property from_accel burstcountUnits WORDS
set_interface_property from_accel explicitAddressSpan 0
set_interface_property from_accel holdTime 0
set_interface_property from_accel linewrapBursts false
set_interface_property from_accel maximumPendingReadTransactions 0
set_interface_property from_accel readLatency 0
set_interface_property from_accel readWaitTime 1
set_interface_property from_accel setupTime 0
set_interface_property from_accel timingUnits Cycles
set_interface_property from_accel writeWaitTime 0
set_interface_property from_accel ENABLED true
set_interface_property from_accel EXPORT_OF ""
set_interface_property from_accel PORT_NAME_MAP ""
set_interface_property from_accel SVD_ADDRESS_GROUP ""

add_interface_port from_accel avs_from_accel_address address Input 4
add_interface_port from_accel avs_from_accel_read read Input 1
add_interface_port from_accel avs_from_accel_write write Input 1
add_interface_port from_accel avs_from_accel_writedata writedata Input 128
add_interface_port from_accel avs_from_accel_readdata readdata Output 128
add_interface_port from_accel avs_from_accel_waitrequest waitrequest Output 1
set_interface_assignment from_accel embeddedsw.configuration.isFlash 0
set_interface_assignment from_accel embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment from_accel embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment from_accel embeddedsw.configuration.isPrintableDevice 0

# 
# Elaboration function
#  
proc elaborate {} {
    set address_width [ get_parameter_value "ADDR_WIDTH" ]
    add_interface_port from_cpu avs_from_cpu_address address Input $address_width
}
