module ad7606(
	input clk,
	input rst_n,
	
	output conv,
	
	output rd_en,
	output reg[15:0]ad_data
);

reg [15:0]cnt;

always @(posedge clk or negedge rst_n)begin
	if(!rst_n)
		cnt <= 16'd0;
	else if(cnt < 8'd250)
		cnt <= cnt + 1'b1;
	else 
		cnt <= 1'b0;
end

assign conv = (cnt == 1 ? 1'b1 : 1'b0)

endmodule


