<stg><name>conv3_Pipeline_CLEARW3</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %w = alloca i32 1

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:3 %add_ln72_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %add_ln72_1

]]></Node>
<StgValue><ssdm name="add_ln72_1_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i8 0, i8 %w

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc.2.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc.2.i.i:0 %w_1 = load i8 %w

]]></Node>
<StgValue><ssdm name="w_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.2.i.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.2.i.i:2 %icmp_ln74 = icmp_eq  i8 %w_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.2.i.i:3 %add_ln74 = add i8 %w_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.2.i.i:4 %br_ln74 = br i1 %icmp_ln74, void %for.inc.2.i.i.split, void %for.inc13.2.i.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="8">
<![CDATA[
for.inc.2.i.i.split:0 %empty = trunc i8 %w_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.2.i.i.split:1 %speclooptripcount_ln74 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln74"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.2.i.i.split:2 %specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31

]]></Node>
<StgValue><ssdm name="specloopname_ln74"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
for.inc.2.i.i.split:3 %tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %add_ln72_1_read, i7 %empty

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="10">
<![CDATA[
for.inc.2.i.i.split:4 %zext_ln76 = zext i10 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.i.i.split:5 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_22 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_22"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.i.i.split:6 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_23 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_23"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc.2.i.i.split:7 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %w_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.2.i.i.split:8 %br_ln76 = br i1 %tmp, void %arrayidx1223.2.i.i.case.0, void %arrayidx1223.2.i.i.case.1

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx1223.2.i.i.case.0:0 %store_ln76 = store i32 0, i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_22

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1223.2.i.i.case.0:1 %br_ln76 = br void %arrayidx1223.2.i.i.exit

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx1223.2.i.i.case.1:0 %store_ln76 = store i32 0, i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_23

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1223.2.i.i.case.1:1 %br_ln76 = br void %arrayidx1223.2.i.i.exit

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1223.2.i.i.exit:0 %store_ln74 = store i8 %add_ln74, i8 %w

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1223.2.i.i.exit:1 %br_ln74 = br void %for.inc.2.i.i

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0">
<![CDATA[
for.inc13.2.i.i.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="37" name="add_ln72_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="add_ln72_1"/></StgValue>
</port>
<port id="38" name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_1" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="39" name="conv3_float_255_255_float_32_5_5_float_float_255_255_o" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_o"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="41" from="StgValue_40" to="w" fromId="40" toId="4">
</dataflow>
<dataflow id="43" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="42" toId="5">
</dataflow>
<dataflow id="44" from="conv3_float_255_255_float_32_5_5_float_float_255_255_o_1" to="specmemcore_ln0" fromId="38" toId="5">
</dataflow>
<dataflow id="46" from="StgValue_45" to="specmemcore_ln0" fromId="45" toId="5">
</dataflow>
<dataflow id="48" from="StgValue_47" to="specmemcore_ln0" fromId="47" toId="5">
</dataflow>
<dataflow id="50" from="StgValue_49" to="specmemcore_ln0" fromId="49" toId="5">
</dataflow>
<dataflow id="51" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="52" from="conv3_float_255_255_float_32_5_5_float_float_255_255_o" to="specmemcore_ln0" fromId="39" toId="6">
</dataflow>
<dataflow id="53" from="StgValue_45" to="specmemcore_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="54" from="StgValue_47" to="specmemcore_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="55" from="StgValue_49" to="specmemcore_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="57" from="_ssdm_op_Read.ap_auto.i3" to="add_ln72_1_read" fromId="56" toId="7">
</dataflow>
<dataflow id="58" from="add_ln72_1" to="add_ln72_1_read" fromId="37" toId="7">
</dataflow>
<dataflow id="60" from="StgValue_59" to="store_ln0" fromId="59" toId="8">
</dataflow>
<dataflow id="61" from="w" to="store_ln0" fromId="4" toId="8">
</dataflow>
<dataflow id="62" from="w" to="w_1" fromId="4" toId="10">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="63" toId="11">
</dataflow>
<dataflow id="66" from="StgValue_65" to="specpipeline_ln0" fromId="65" toId="11">
</dataflow>
<dataflow id="68" from="StgValue_67" to="specpipeline_ln0" fromId="67" toId="11">
</dataflow>
<dataflow id="69" from="StgValue_40" to="specpipeline_ln0" fromId="40" toId="11">
</dataflow>
<dataflow id="70" from="StgValue_67" to="specpipeline_ln0" fromId="67" toId="11">
</dataflow>
<dataflow id="72" from="p_str" to="specpipeline_ln0" fromId="71" toId="11">
</dataflow>
<dataflow id="73" from="w_1" to="icmp_ln74" fromId="10" toId="12">
</dataflow>
<dataflow id="75" from="StgValue_74" to="icmp_ln74" fromId="74" toId="12">
</dataflow>
<dataflow id="76" from="w_1" to="add_ln74" fromId="10" toId="13">
</dataflow>
<dataflow id="78" from="StgValue_77" to="add_ln74" fromId="77" toId="13">
</dataflow>
<dataflow id="79" from="icmp_ln74" to="br_ln74" fromId="12" toId="14">
</dataflow>
<dataflow id="80" from="w_1" to="empty" fromId="10" toId="15">
</dataflow>
<dataflow id="82" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln74" fromId="81" toId="16">
</dataflow>
<dataflow id="84" from="StgValue_83" to="speclooptripcount_ln74" fromId="83" toId="16">
</dataflow>
<dataflow id="85" from="StgValue_83" to="speclooptripcount_ln74" fromId="83" toId="16">
</dataflow>
<dataflow id="86" from="StgValue_83" to="speclooptripcount_ln74" fromId="83" toId="16">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecLoopName" to="specloopname_ln74" fromId="87" toId="17">
</dataflow>
<dataflow id="90" from="empty_31" to="specloopname_ln74" fromId="89" toId="17">
</dataflow>
<dataflow id="92" from="_ssdm_op_BitConcatenate.i10.i3.i7" to="tmp_s" fromId="91" toId="18">
</dataflow>
<dataflow id="93" from="add_ln72_1_read" to="tmp_s" fromId="7" toId="18">
</dataflow>
<dataflow id="94" from="empty" to="tmp_s" fromId="15" toId="18">
</dataflow>
<dataflow id="95" from="tmp_s" to="zext_ln76" fromId="18" toId="19">
</dataflow>
<dataflow id="96" from="conv3_float_255_255_float_32_5_5_float_float_255_255_o_1" to="conv3_float_255_255_float_32_5_5_float_float_255_255_o_22" fromId="38" toId="20">
</dataflow>
<dataflow id="98" from="StgValue_97" to="conv3_float_255_255_float_32_5_5_float_float_255_255_o_22" fromId="97" toId="20">
</dataflow>
<dataflow id="99" from="zext_ln76" to="conv3_float_255_255_float_32_5_5_float_float_255_255_o_22" fromId="19" toId="20">
</dataflow>
<dataflow id="100" from="conv3_float_255_255_float_32_5_5_float_float_255_255_o" to="conv3_float_255_255_float_32_5_5_float_float_255_255_o_23" fromId="39" toId="21">
</dataflow>
<dataflow id="101" from="StgValue_97" to="conv3_float_255_255_float_32_5_5_float_float_255_255_o_23" fromId="97" toId="21">
</dataflow>
<dataflow id="102" from="zext_ln76" to="conv3_float_255_255_float_32_5_5_float_float_255_255_o_23" fromId="19" toId="21">
</dataflow>
<dataflow id="104" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp" fromId="103" toId="22">
</dataflow>
<dataflow id="105" from="w_1" to="tmp" fromId="10" toId="22">
</dataflow>
<dataflow id="107" from="StgValue_106" to="tmp" fromId="106" toId="22">
</dataflow>
<dataflow id="108" from="tmp" to="br_ln76" fromId="22" toId="23">
</dataflow>
<dataflow id="110" from="StgValue_109" to="store_ln76" fromId="109" toId="24">
</dataflow>
<dataflow id="111" from="conv3_float_255_255_float_32_5_5_float_float_255_255_o_22" to="store_ln76" fromId="20" toId="24">
</dataflow>
<dataflow id="112" from="StgValue_109" to="store_ln76" fromId="109" toId="26">
</dataflow>
<dataflow id="113" from="conv3_float_255_255_float_32_5_5_float_float_255_255_o_23" to="store_ln76" fromId="21" toId="26">
</dataflow>
<dataflow id="114" from="add_ln74" to="store_ln74" fromId="13" toId="28">
</dataflow>
<dataflow id="115" from="w" to="store_ln74" fromId="4" toId="28">
</dataflow>
<dataflow id="116" from="icmp_ln74" to="StgValue_2" fromId="12" toId="2">
</dataflow>
<dataflow id="117" from="tmp" to="StgValue_2" fromId="22" toId="2">
</dataflow>
</dataflows>


</stg>
