#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Oct 25 15:40:41 2020
# Process ID: 11912
# Current directory: C:/Users/Dhruv/Desktop/DSD II/Lab_5/WB_Stage
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1728 C:\Users\Dhruv\Desktop\DSD II\Lab_5\WB_Stage\WB_Stage.xpr
# Log file: C:/Users/Dhruv/Desktop/DSD II/Lab_5/WB_Stage/vivado.log
# Journal file: C:/Users/Dhruv/Desktop/DSD II/Lab_5/WB_Stage\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Dhruv/Desktop/DSD II/Lab_5/WB_Stage/WB_Stage.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 751.488 ; gain = 71.844
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_5/WB_Stage/WB_Stage.srcs/sim_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_5/WB_Stage/WB_Stage.srcs/sim_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_5/WB_Stage/WB_Stage.srcs/sim_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_5/WB_Stage/WB_Stage.srcs/sim_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_5/WB_Stage/WB_Stage.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_5/WB_Stage/WB_Stage.srcs/sim_1/new
file mkdir {C:/Users/Dhruv/Desktop/DSD II/Lab_5/WB_Stage/WB_Stage.srcs/sim_1/new}
close [ open {C:/Users/Dhruv/Desktop/DSD II/Lab_5/WB_Stage/WB_Stage.srcs/sim_1/new/WB_StageTB.vhd} w ]
add_files -fileset sim_1 {{C:/Users/Dhruv/Desktop/DSD II/Lab_5/WB_Stage/WB_Stage.srcs/sim_1/new/WB_StageTB.vhd}}
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_5/WB_Stage/WB_Stage.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_5/WB_Stage/WB_Stage.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_5/WB_Stage/WB_Stage.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_5/WB_Stage/WB_Stage.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_5/WB_Stage/WB_Stage.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_5/WB_Stage/WB_Stage.srcs/sources_1/new
file mkdir {C:/Users/Dhruv/Desktop/DSD II/Lab_5/WB_Stage/WB_Stage.srcs/sources_1/new}
close [ open {C:/Users/Dhruv/Desktop/DSD II/Lab_5/WB_Stage/WB_Stage.srcs/sources_1/new/WB_Stage.vhd} w ]
add_files {{C:/Users/Dhruv/Desktop/DSD II/Lab_5/WB_Stage/WB_Stage.srcs/sources_1/new/WB_Stage.vhd}}
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_5/WB_Stage/WB_Stage.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'WB_StageTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_5/WB_Stage/WB_Stage.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj WB_StageTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_5/WB_Stage/WB_Stage.srcs/sources_1/new/WB_Stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'WB_Stage'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_5/WB_Stage/WB_Stage.srcs/sim_1/new/WB_StageTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'WB_StageTB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_5/WB_Stage/WB_Stage.sim/sim_1/behav/xsim'
"xelab -wto 1a557b9e0609439d8fe22541703c5594 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot WB_StageTB_behav xil_defaultlib.WB_StageTB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1a557b9e0609439d8fe22541703c5594 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot WB_StageTB_behav xil_defaultlib.WB_StageTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.WB_Stage [wb_stage_default]
Compiling architecture bench of entity xil_defaultlib.wb_stagetb
Built simulation snapshot WB_StageTB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Dhruv/Desktop/DSD -notrace
couldn't read file "C:/Users/Dhruv/Desktop/DSD": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 25 15:46:53 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_5/WB_Stage/WB_Stage.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "WB_StageTB_behav -key {Behavioral:sim_1:Functional:WB_StageTB} -tclbatch {WB_StageTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source WB_StageTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'WB_StageTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 819.156 ; gain = 18.344
launch_runs synth_1 -jobs 4
[Sun Oct 25 15:47:12 2020] Launched synth_1...
Run output will be captured here: C:/Users/Dhruv/Desktop/DSD II/Lab_5/WB_Stage/WB_Stage.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1124.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1243.770 ; gain = 415.996
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct 25 15:50:13 2020...
