############################################################
## This file is generated automatically by Vitis HLS.
## Please DO NOT edit it.
## Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode s_axilite "cnn_top"
set_directive_interface -mode s_axilite "cnn_top" y
set_directive_interface -mode s_axilite "cnn_top" bias3
set_directive_interface -mode s_axilite "cnn_top" weight0
set_directive_interface -mode s_axilite "cnn_top" bias2
set_directive_interface -mode s_axilite "cnn_top" bias0
set_directive_interface -mode s_axilite "cnn_top" bias1
set_directive_interface -mode s_axilite "cnn_top" weight2
set_directive_interface -mode s_axilite "cnn_top" x
set_directive_interface -mode s_axilite "cnn_top" weight1
set_directive_interface -mode s_axilite "cnn_top" weight3
