@W: MT529 :"/home/user/Documents/GitHub/ECE271-DesignProject/FSM.sv":19:2:19:10|Found inferred clock state_machine|clk_i which controls 4 sequential elements including state_1[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
