

================================================================
== Vivado HLS Report for 'Conv'
================================================================
* Date:           Sat Sep  7 19:18:52 2024

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   24|    ?|   24|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+-----+------------------+----------------------+-----------+-----------+-----------+----------+
        |                             |         Latency        |       Iteration      |  Initiation Interval  |    Trip   |          |
        |          Loop Name          | min |        max       |        Latency       |  achieved |   target  |   Count   | Pipelined|
        +-----------------------------+-----+------------------+----------------------+-----------+-----------+-----------+----------+
        |- Loop 1                     |    0|                 ?|         2 ~ ?        |          -|          -| 0 ~ 65535 |    no    |
        | + Loop 1.1                  |    0|                 ?| 3 ~ 5306179882245888 |          -|          -| 0 ~ 65535 |    no    |
        |  ++ Loop 1.1.1              |    0|  5306179882245885|   21 ~ 80967115011   |          -|          -| 0 ~ 65535 |    no    |
        |   +++ Loop 1.1.1.1          |    0|       80967114990|     3 ~ 317518098    |          -|          -|  0 ~ 255  |    no    |
        |    ++++ Loop 1.1.1.1.1      |    0|         317518095|      2 ~ 1245169     |          -|          -|  0 ~ 255  |    no    |
        |     +++++ Loop 1.1.1.1.1.1  |    0|           1245165|                    19|          -|          -| 0 ~ 65535 |    no    |
        +-----------------------------+-----+------------------+----------------------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 71
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / (!exitcond1)
26 --> 
	27  / (!exitcond2)
	25  / (exitcond2)
27 --> 
	28  / true
28 --> 
	29  / (!exitcond)
	26  / (exitcond)
29 --> 
	30  / (!exitcond3)
	53  / (exitcond3)
30 --> 
	31  / true
31 --> 
	52  / (!exitcond4 & brmerge) | (!exitcond4 & !tmp_32)
	32  / (!exitcond4 & !brmerge & tmp_32)
	29  / (exitcond4)
32 --> 
	33  / true
33 --> 
	34  / (!exitcond5)
	52  / (exitcond5)
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	33  / true
52 --> 
	31  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	28  / true

* FSM state operations: 

 <State 1> : 6.20ns
ST_1 : Operation 72 [1/1] (1.00ns)   --->   "%feature_out_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %feature_out)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 73 [1/1] (1.00ns)   --->   "%bias_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bias)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 74 [1/1] (1.00ns)   --->   "%W_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %W)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 75 [1/1] (1.00ns)   --->   "%feature_in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %feature_in)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 76 [1/1] (1.00ns)   --->   "%relu_en_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %relu_en_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 77 [1/1] (1.00ns)   --->   "%mode_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %mode_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 78 [1/1] (1.00ns)   --->   "%Sy_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Sy_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 79 [1/1] (1.00ns)   --->   "%Sx_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Sx_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 80 [1/1] (1.00ns)   --->   "%Ky_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Ky_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 81 [1/1] (1.00ns)   --->   "%Kx_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Kx_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 82 [1/1] (1.00ns)   --->   "%CHout_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %CHout_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 83 [1/1] (1.00ns)   --->   "%Win_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %Win_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 84 [1/1] (1.00ns)   --->   "%Hin_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %Hin_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 85 [1/1] (1.00ns)   --->   "%CHin_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %CHin_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %feature_out_read, i32 2, i32 31)"
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_2 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %bias_read, i32 2, i32 31)"
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %W_read, i32 2, i32 31)"
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %feature_in_read, i32 2, i32 31)"
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i8 %Kx_V_read to i9" [source/conv_core.cpp:35]
ST_1 : Operation 91 [1/1] (1.91ns)   --->   "%r_V_tr = add i9 -1, %tmp_2_cast" [source/conv_core.cpp:35]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node p_1)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_tr, i32 8)" [source/conv_core.cpp:35]
ST_1 : Operation 93 [1/1] (1.91ns)   --->   "%p_neg4 = sub i9 1, %tmp_2_cast" [source/conv_core.cpp:35]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %p_neg4, i32 1, i32 8)" [source/conv_core.cpp:35]
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node p_1)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %r_V_tr, i32 1, i32 8)" [source/conv_core.cpp:35]
ST_1 : Operation 96 [1/1] (1.91ns)   --->   "%tmp_6 = sub i8 0, %tmp_3" [source/conv_core.cpp:35]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node p_1)   --->   "%pad_x_V = select i1 %tmp_8, i8 %tmp_6, i8 %tmp_12" [source/conv_core.cpp:35]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_37_cast = zext i8 %Ky_V_read to i9" [source/conv_core.cpp:35]
ST_1 : Operation 99 [1/1] (1.91ns)   --->   "%r_V_1_tr = add i9 -1, %tmp_37_cast" [source/conv_core.cpp:35]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node p_2)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_1_tr, i32 8)" [source/conv_core.cpp:35]
ST_1 : Operation 101 [1/1] (1.91ns)   --->   "%p_neg = sub i9 1, %tmp_37_cast" [source/conv_core.cpp:35]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %p_neg, i32 1, i32 8)" [source/conv_core.cpp:35]
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node p_2)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %r_V_1_tr, i32 1, i32 8)" [source/conv_core.cpp:35]
ST_1 : Operation 104 [1/1] (1.91ns)   --->   "%tmp_16 = sub i8 0, %tmp_14" [source/conv_core.cpp:35]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node p_2)   --->   "%pad_y_V = select i1 %tmp_13, i8 %tmp_16, i8 %tmp_15" [source/conv_core.cpp:35]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_1 = select i1 %mode_V_read, i8 %pad_x_V, i8 0" [source/conv_core.cpp:35]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_2 = select i1 %mode_V_read, i8 %pad_y_V, i8 0" [source/conv_core.cpp:35]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 2> : 7.93ns
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%r_V_2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %p_1, i1 false)" [source/conv_core.cpp:38]
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%r_V_2_cast = zext i9 %r_V_2 to i17" [source/conv_core.cpp:38]
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%lhs_V_2_cast = zext i16 %Win_V_read to i17" [source/conv_core.cpp:38]
ST_2 : Operation 111 [1/1] (2.07ns)   --->   "%r_V_3 = add i17 %lhs_V_2_cast, %r_V_2_cast" [source/conv_core.cpp:38]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%r_V_3_cast = zext i17 %r_V_3 to i18" [source/conv_core.cpp:38]
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%rhs_V_2_cast = zext i8 %Kx_V_read to i18" [source/conv_core.cpp:38]
ST_2 : Operation 114 [1/1] (2.10ns)   --->   "%r_V_4 = sub i18 %r_V_3_cast, %rhs_V_2_cast" [source/conv_core.cpp:38]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%r_V_4_cast = sext i18 %r_V_4 to i19" [source/conv_core.cpp:38]
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_tr = zext i8 %Sx_V_read to i19" [source/conv_core.cpp:38]
ST_2 : Operation 117 [23/23] (3.74ns)   --->   "%tmp_17 = sdiv i19 %r_V_4_cast, %tmp_tr" [source/conv_core.cpp:38]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%r_V_6 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %p_2, i1 false)" [source/conv_core.cpp:39]
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%r_V_6_cast = zext i9 %r_V_6 to i17" [source/conv_core.cpp:39]
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%lhs_V_4_cast = zext i16 %Hin_V_read to i17" [source/conv_core.cpp:39]
ST_2 : Operation 121 [1/1] (2.07ns)   --->   "%r_V_7 = add i17 %lhs_V_4_cast, %r_V_6_cast" [source/conv_core.cpp:39]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%r_V_7_cast = zext i17 %r_V_7 to i18" [source/conv_core.cpp:39]
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%rhs_V_5_cast = zext i8 %Ky_V_read to i18" [source/conv_core.cpp:39]
ST_2 : Operation 124 [1/1] (2.10ns)   --->   "%r_V_8 = sub i18 %r_V_7_cast, %rhs_V_5_cast" [source/conv_core.cpp:39]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%r_V_8_cast = sext i18 %r_V_8 to i19" [source/conv_core.cpp:39]
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_2_tr = zext i8 %Sy_V_read to i19" [source/conv_core.cpp:39]
ST_2 : Operation 127 [23/23] (3.74ns)   --->   "%tmp_19 = sdiv i19 %r_V_8_cast, %tmp_2_tr" [source/conv_core.cpp:39]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 3.75ns
ST_3 : Operation 128 [22/23] (3.74ns)   --->   "%tmp_17 = sdiv i19 %r_V_4_cast, %tmp_tr" [source/conv_core.cpp:38]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [22/23] (3.74ns)   --->   "%tmp_19 = sdiv i19 %r_V_8_cast, %tmp_2_tr" [source/conv_core.cpp:39]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 3.75ns
ST_4 : Operation 130 [21/23] (3.74ns)   --->   "%tmp_17 = sdiv i19 %r_V_4_cast, %tmp_tr" [source/conv_core.cpp:38]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [21/23] (3.74ns)   --->   "%tmp_19 = sdiv i19 %r_V_8_cast, %tmp_2_tr" [source/conv_core.cpp:39]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 3.75ns
ST_5 : Operation 132 [20/23] (3.74ns)   --->   "%tmp_17 = sdiv i19 %r_V_4_cast, %tmp_tr" [source/conv_core.cpp:38]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [20/23] (3.74ns)   --->   "%tmp_19 = sdiv i19 %r_V_8_cast, %tmp_2_tr" [source/conv_core.cpp:39]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 3.75ns
ST_6 : Operation 134 [19/23] (3.74ns)   --->   "%tmp_17 = sdiv i19 %r_V_4_cast, %tmp_tr" [source/conv_core.cpp:38]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [19/23] (3.74ns)   --->   "%tmp_19 = sdiv i19 %r_V_8_cast, %tmp_2_tr" [source/conv_core.cpp:39]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 3.75ns
ST_7 : Operation 136 [18/23] (3.74ns)   --->   "%tmp_17 = sdiv i19 %r_V_4_cast, %tmp_tr" [source/conv_core.cpp:38]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [18/23] (3.74ns)   --->   "%tmp_19 = sdiv i19 %r_V_8_cast, %tmp_2_tr" [source/conv_core.cpp:39]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 3.75ns
ST_8 : Operation 138 [17/23] (3.74ns)   --->   "%tmp_17 = sdiv i19 %r_V_4_cast, %tmp_tr" [source/conv_core.cpp:38]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [17/23] (3.74ns)   --->   "%tmp_19 = sdiv i19 %r_V_8_cast, %tmp_2_tr" [source/conv_core.cpp:39]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 3.75ns
ST_9 : Operation 140 [16/23] (3.74ns)   --->   "%tmp_17 = sdiv i19 %r_V_4_cast, %tmp_tr" [source/conv_core.cpp:38]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [16/23] (3.74ns)   --->   "%tmp_19 = sdiv i19 %r_V_8_cast, %tmp_2_tr" [source/conv_core.cpp:39]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 3.75ns
ST_10 : Operation 142 [15/23] (3.74ns)   --->   "%tmp_17 = sdiv i19 %r_V_4_cast, %tmp_tr" [source/conv_core.cpp:38]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [15/23] (3.74ns)   --->   "%tmp_19 = sdiv i19 %r_V_8_cast, %tmp_2_tr" [source/conv_core.cpp:39]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 3.75ns
ST_11 : Operation 144 [14/23] (3.74ns)   --->   "%tmp_17 = sdiv i19 %r_V_4_cast, %tmp_tr" [source/conv_core.cpp:38]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [14/23] (3.74ns)   --->   "%tmp_19 = sdiv i19 %r_V_8_cast, %tmp_2_tr" [source/conv_core.cpp:39]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 3.75ns
ST_12 : Operation 146 [13/23] (3.74ns)   --->   "%tmp_17 = sdiv i19 %r_V_4_cast, %tmp_tr" [source/conv_core.cpp:38]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [13/23] (3.74ns)   --->   "%tmp_19 = sdiv i19 %r_V_8_cast, %tmp_2_tr" [source/conv_core.cpp:39]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 3.75ns
ST_13 : Operation 148 [12/23] (3.74ns)   --->   "%tmp_17 = sdiv i19 %r_V_4_cast, %tmp_tr" [source/conv_core.cpp:38]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 149 [12/23] (3.74ns)   --->   "%tmp_19 = sdiv i19 %r_V_8_cast, %tmp_2_tr" [source/conv_core.cpp:39]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 3.75ns
ST_14 : Operation 150 [11/23] (3.74ns)   --->   "%tmp_17 = sdiv i19 %r_V_4_cast, %tmp_tr" [source/conv_core.cpp:38]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 151 [11/23] (3.74ns)   --->   "%tmp_19 = sdiv i19 %r_V_8_cast, %tmp_2_tr" [source/conv_core.cpp:39]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 3.75ns
ST_15 : Operation 152 [10/23] (3.74ns)   --->   "%tmp_17 = sdiv i19 %r_V_4_cast, %tmp_tr" [source/conv_core.cpp:38]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 153 [10/23] (3.74ns)   --->   "%tmp_19 = sdiv i19 %r_V_8_cast, %tmp_2_tr" [source/conv_core.cpp:39]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 3.75ns
ST_16 : Operation 154 [9/23] (3.74ns)   --->   "%tmp_17 = sdiv i19 %r_V_4_cast, %tmp_tr" [source/conv_core.cpp:38]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 155 [9/23] (3.74ns)   --->   "%tmp_19 = sdiv i19 %r_V_8_cast, %tmp_2_tr" [source/conv_core.cpp:39]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 3.75ns
ST_17 : Operation 156 [8/23] (3.74ns)   --->   "%tmp_17 = sdiv i19 %r_V_4_cast, %tmp_tr" [source/conv_core.cpp:38]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 157 [8/23] (3.74ns)   --->   "%tmp_19 = sdiv i19 %r_V_8_cast, %tmp_2_tr" [source/conv_core.cpp:39]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 3.75ns
ST_18 : Operation 158 [7/23] (3.74ns)   --->   "%tmp_17 = sdiv i19 %r_V_4_cast, %tmp_tr" [source/conv_core.cpp:38]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 159 [7/23] (3.74ns)   --->   "%tmp_19 = sdiv i19 %r_V_8_cast, %tmp_2_tr" [source/conv_core.cpp:39]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 3.75ns
ST_19 : Operation 160 [6/23] (3.74ns)   --->   "%tmp_17 = sdiv i19 %r_V_4_cast, %tmp_tr" [source/conv_core.cpp:38]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 161 [6/23] (3.74ns)   --->   "%tmp_19 = sdiv i19 %r_V_8_cast, %tmp_2_tr" [source/conv_core.cpp:39]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 3.75ns
ST_20 : Operation 162 [5/23] (3.74ns)   --->   "%tmp_17 = sdiv i19 %r_V_4_cast, %tmp_tr" [source/conv_core.cpp:38]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 163 [5/23] (3.74ns)   --->   "%tmp_19 = sdiv i19 %r_V_8_cast, %tmp_2_tr" [source/conv_core.cpp:39]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 3.75ns
ST_21 : Operation 164 [4/23] (3.74ns)   --->   "%tmp_17 = sdiv i19 %r_V_4_cast, %tmp_tr" [source/conv_core.cpp:38]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 165 [4/23] (3.74ns)   --->   "%tmp_19 = sdiv i19 %r_V_8_cast, %tmp_2_tr" [source/conv_core.cpp:39]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 3.75ns
ST_22 : Operation 166 [3/23] (3.74ns)   --->   "%tmp_17 = sdiv i19 %r_V_4_cast, %tmp_tr" [source/conv_core.cpp:38]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 167 [3/23] (3.74ns)   --->   "%tmp_19 = sdiv i19 %r_V_8_cast, %tmp_2_tr" [source/conv_core.cpp:39]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 23> : 3.75ns
ST_23 : Operation 168 [2/23] (3.74ns)   --->   "%tmp_17 = sdiv i19 %r_V_4_cast, %tmp_tr" [source/conv_core.cpp:38]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 169 [2/23] (3.74ns)   --->   "%tmp_19 = sdiv i19 %r_V_8_cast, %tmp_2_tr" [source/conv_core.cpp:39]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 24> : 5.83ns
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_2_cast1 = zext i30 %tmp_1 to i49"
ST_24 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i30 %tmp_2 to i31"
ST_24 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_13_cast = zext i30 %tmp_4 to i49"
ST_24 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i30 %tmp_5 to i48"
ST_24 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %gmem), !map !150"
ST_24 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %CHin_V), !map !157"
ST_24 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %Hin_V), !map !163"
ST_24 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %Win_V), !map !167"
ST_24 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %CHout_V), !map !171"
ST_24 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %Kx_V), !map !175"
ST_24 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %Ky_V), !map !179"
ST_24 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %Sx_V), !map !183"
ST_24 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %Sy_V), !map !187"
ST_24 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %mode_V), !map !191"
ST_24 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %relu_en_V), !map !195"
ST_24 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @Conv_str) nounwind"
ST_24 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %feature_out, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle6, [6 x i8]* @p_str2, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [source/conv_core.cpp:12]
ST_24 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %bias, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle4, [6 x i8]* @p_str2, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [source/conv_core.cpp:13]
ST_24 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %W, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle2, [6 x i8]* @p_str2, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [source/conv_core.cpp:14]
ST_24 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @p_str1, [6 x i8]* @p_str2, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [source/conv_core.cpp:15]
ST_24 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %feature_in, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle, [6 x i8]* @p_str2, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [source/conv_core.cpp:15]
ST_24 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %relu_en_V, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [source/conv_core.cpp:16]
ST_24 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %CHout_V, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [source/conv_core.cpp:17]
ST_24 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %Sx_V, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [source/conv_core.cpp:18]
ST_24 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %Hin_V, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [source/conv_core.cpp:19]
ST_24 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %CHin_V, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [source/conv_core.cpp:20]
ST_24 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %Kx_V, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [source/conv_core.cpp:21]
ST_24 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %mode_V, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [source/conv_core.cpp:22]
ST_24 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %Sy_V, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [source/conv_core.cpp:23]
ST_24 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %Ky_V, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [source/conv_core.cpp:24]
ST_24 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %Win_V, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [source/conv_core.cpp:25]
ST_24 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [source/conv_core.cpp:26]
ST_24 : Operation 202 [1/23] (3.74ns)   --->   "%tmp_17 = sdiv i19 %r_V_4_cast, %tmp_tr" [source/conv_core.cpp:38]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_18 = trunc i19 %tmp_17 to i16" [source/conv_core.cpp:38]
ST_24 : Operation 204 [1/1] (2.07ns)   --->   "%Wout_V = add i16 1, %tmp_18" [source/conv_core.cpp:38]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 205 [1/23] (3.74ns)   --->   "%tmp_19 = sdiv i19 %r_V_8_cast, %tmp_2_tr" [source/conv_core.cpp:39]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i19 %tmp_19 to i16" [source/conv_core.cpp:39]
ST_24 : Operation 207 [1/1] (2.07ns)   --->   "%tmp_7 = add i16 1, %tmp_21" [source/conv_core.cpp:41]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_9 = zext i8 %Sy_V_read to i16" [source/conv_core.cpp:49]
ST_24 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_s = zext i8 %p_2 to i16" [source/conv_core.cpp:49]
ST_24 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_10 = zext i8 %Sx_V_read to i16" [source/conv_core.cpp:50]
ST_24 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_11 = zext i8 %p_1 to i16" [source/conv_core.cpp:50]
ST_24 : Operation 212 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i16 %CHin_V_read to i32" [source/conv_core.cpp:56]
ST_24 : Operation 213 [1/1] (0.00ns)   --->   "%rhs_V_2 = zext i16 %Win_V_read to i48" [source/conv_core.cpp:56]
ST_24 : Operation 214 [1/1] (0.00ns)   --->   "%rhs_V_1_cast = zext i8 %Kx_V_read to i16" [source/conv_core.cpp:56]
ST_24 : Operation 215 [1/1] (0.00ns)   --->   "%rhs_V_8_cast = zext i16 %CHout_V_read to i48" [source/conv_core.cpp:56]
ST_24 : Operation 216 [1/1] (0.00ns)   --->   "%rhs_V_10_cast = zext i16 %CHin_V_read to i24" [source/conv_core.cpp:56]
ST_24 : Operation 217 [1/1] (0.00ns)   --->   "%rhs_V_9_cast = zext i16 %CHout_V_read to i32" [source/conv_core.cpp:65]
ST_24 : Operation 218 [1/1] (0.00ns)   --->   "%rhs_V_7_cast = zext i16 %Wout_V to i32" [source/conv_core.cpp:38]
ST_24 : Operation 219 [1/1] (1.76ns)   --->   "br label %.loopexit" [source/conv_core.cpp:41]

 <State 25> : 2.49ns
ST_25 : Operation 220 [1/1] (0.00ns)   --->   "%i_op_assign_s = phi i16 [ 0, %_ifconv ], [ %cout, %.loopexit.loopexit ]"
ST_25 : Operation 221 [1/1] (2.42ns)   --->   "%exitcond1 = icmp eq i16 %i_op_assign_s, %CHout_V_read" [source/conv_core.cpp:41]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 222 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)"
ST_25 : Operation 223 [1/1] (2.07ns)   --->   "%cout = add i16 %i_op_assign_s, 1" [source/conv_core.cpp:41]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 224 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %4, label %.preheader1153.preheader" [source/conv_core.cpp:41]
ST_25 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_17_cast1 = zext i16 %i_op_assign_s to i31" [source/conv_core.cpp:62]
ST_25 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i16 %i_op_assign_s to i32" [source/conv_core.cpp:62]
ST_25 : Operation 227 [1/1] (2.49ns)   --->   "%bias6_sum = add i31 %tmp_17_cast1, %tmp_8_cast" [source/conv_core.cpp:62]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 228 [1/1] (0.00ns)   --->   "%bias6_sum_cast = zext i31 %bias6_sum to i64" [source/conv_core.cpp:62]
ST_25 : Operation 229 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr inbounds float* %gmem, i64 %bias6_sum_cast" [source/conv_core.cpp:62]
ST_25 : Operation 230 [1/1] (1.76ns)   --->   "br label %.preheader1153" [source/conv_core.cpp:42]
ST_25 : Operation 231 [1/1] (0.00ns)   --->   "ret void" [source/conv_core.cpp:67]

 <State 26> : 6.38ns
ST_26 : Operation 232 [1/1] (0.00ns)   --->   "%i_op_assign_1 = phi i16 [ 0, %.preheader1153.preheader ], [ %i, %.preheader1153.loopexit ]"
ST_26 : Operation 233 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i16 [ 0, %.preheader1153.preheader ], [ %next_mul1, %.preheader1153.loopexit ]" [source/conv_core.cpp:49]
ST_26 : Operation 234 [1/1] (2.07ns)   --->   "%next_mul1 = add i16 %phi_mul1, %tmp_9" [source/conv_core.cpp:49]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 235 [1/1] (0.00ns)   --->   "%i_op_assign_10_cast8 = zext i16 %i_op_assign_1 to i32" [source/conv_core.cpp:42]
ST_26 : Operation 236 [1/1] (2.42ns)   --->   "%exitcond2 = icmp eq i16 %i_op_assign_1, %tmp_7" [source/conv_core.cpp:42]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 237 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)"
ST_26 : Operation 238 [1/1] (2.07ns)   --->   "%i = add i16 %i_op_assign_1, 1" [source/conv_core.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 239 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader1152.preheader" [source/conv_core.cpp:42]
ST_26 : Operation 240 [1/1] (2.07ns)   --->   "%tmp_20 = sub i16 %phi_mul1, %tmp_s" [source/conv_core.cpp:49]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 241 [1/1] (6.38ns)   --->   "%r_V_5 = mul i32 %i_op_assign_10_cast8, %rhs_V_7_cast" [source/conv_core.cpp:65]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 242 [1/1] (0.00ns)   --->   "br label %.loopexit"

 <State 27> : 8.51ns
ST_27 : Operation 243 [1/1] (0.00ns)   --->   "%r_V_5_cast = zext i32 %r_V_5 to i48" [source/conv_core.cpp:65]
ST_27 : Operation 244 [1/1] (8.51ns)   --->   "%r_V_1 = mul i48 %r_V_5_cast, %rhs_V_8_cast" [source/conv_core.cpp:65]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 245 [1/1] (1.76ns)   --->   "br label %.preheader1152" [source/conv_core.cpp:43]

 <State 28> : 2.55ns
ST_28 : Operation 246 [1/1] (0.00ns)   --->   "%i_op_assign_2 = phi i16 [ %j, %3 ], [ 0, %.preheader1152.preheader ]"
ST_28 : Operation 247 [1/1] (0.00ns)   --->   "%r_V_9 = phi i32 [ %next_mul3, %3 ], [ 0, %.preheader1152.preheader ]" [source/conv_core.cpp:65]
ST_28 : Operation 248 [1/1] (0.00ns)   --->   "%phi_mul3 = phi i16 [ %next_mul2, %3 ], [ 0, %.preheader1152.preheader ]" [source/conv_core.cpp:50]
ST_28 : Operation 249 [1/1] (2.07ns)   --->   "%next_mul2 = add i16 %phi_mul3, %tmp_10" [source/conv_core.cpp:50]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 250 [1/1] (2.55ns)   --->   "%next_mul3 = add i32 %r_V_9, %rhs_V_9_cast" [source/conv_core.cpp:65]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 251 [1/1] (2.42ns)   --->   "%exitcond = icmp eq i16 %i_op_assign_2, %Wout_V" [source/conv_core.cpp:43]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 252 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)"
ST_28 : Operation 253 [1/1] (2.07ns)   --->   "%j = add i16 %i_op_assign_2, 1" [source/conv_core.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 254 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader1153.loopexit, label %.preheader1151.preheader" [source/conv_core.cpp:43]
ST_28 : Operation 255 [1/1] (2.07ns)   --->   "%tmp_22 = sub i16 %phi_mul3, %tmp_11" [source/conv_core.cpp:50]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 256 [1/1] (1.76ns)   --->   "br label %.preheader1151" [source/conv_core.cpp:46]
ST_28 : Operation 257 [1/1] (0.00ns)   --->   "br label %.preheader1153"

 <State 29> : 8.75ns
ST_29 : Operation 258 [1/1] (0.00ns)   --->   "%sum = phi float [ 0.000000e+00, %.preheader1151.preheader ], [ %sum_1, %.preheader1151.loopexit ]" [source/conv_core.cpp:57]
ST_29 : Operation 259 [1/1] (0.00ns)   --->   "%i_op_assign_3 = phi i8 [ 0, %.preheader1151.preheader ], [ %ii, %.preheader1151.loopexit ]"
ST_29 : Operation 260 [1/1] (0.00ns)   --->   "%r_V_16 = phi i16 [ 0, %.preheader1151.preheader ], [ %next_mul4, %.preheader1151.loopexit ]" [source/conv_core.cpp:56]
ST_29 : Operation 261 [1/1] (2.07ns)   --->   "%next_mul4 = add i16 %r_V_16, %rhs_V_1_cast" [source/conv_core.cpp:56]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 262 [1/1] (1.55ns)   --->   "%exitcond3 = icmp eq i8 %i_op_assign_3, %Ky_V_read" [source/conv_core.cpp:46]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 263 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0)"
ST_29 : Operation 264 [1/1] (1.91ns)   --->   "%ii = add i8 %i_op_assign_3, 1" [source/conv_core.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 265 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %3, label %.preheader1150.preheader" [source/conv_core.cpp:46]
ST_29 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_27 = zext i8 %i_op_assign_3 to i16" [source/conv_core.cpp:49]
ST_29 : Operation 267 [1/1] (2.07ns)   --->   "%h_V = add i16 %tmp_20, %tmp_27" [source/conv_core.cpp:49]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 268 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %h_V to i32" [source/conv_core.cpp:51]
ST_29 : Operation 269 [1/1] (0.00ns)   --->   "%lhs_V_13_cast = sext i16 %h_V to i17" [source/conv_core.cpp:56]
ST_29 : Operation 270 [1/1] (6.38ns)   --->   "%r_V_14 = mul nsw i32 %rhs_V_1, %lhs_V" [source/conv_core.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 271 [1/1] (2.42ns)   --->   "%slt = icmp slt i17 %lhs_V_13_cast, %lhs_V_4_cast" [source/conv_core.cpp:51]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 272 [7/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)" [source/conv_core.cpp:62]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 273 [1/1] (2.55ns)   --->   "%tmp3 = add i32 %tmp_17_cast, %r_V_9" [source/conv_core.cpp:65]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 274 [1/1] (0.00ns)   --->   "%tmp3_cast = zext i32 %tmp3 to i48" [source/conv_core.cpp:65]
ST_29 : Operation 275 [1/1] (3.10ns)   --->   "%tmp_26 = add i48 %r_V_1, %tmp3_cast" [source/conv_core.cpp:65]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 30> : 8.51ns
ST_30 : Operation 276 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i32 %r_V_14 to i48" [source/conv_core.cpp:56]
ST_30 : Operation 277 [1/1] (8.51ns)   --->   "%r_V_10 = mul nsw i48 %lhs_V_1, %rhs_V_2" [source/conv_core.cpp:56]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 278 [1/1] (0.00ns)   --->   "%lhs_V_8_cast = zext i16 %r_V_16 to i32" [source/conv_core.cpp:56]
ST_30 : Operation 279 [1/1] (6.38ns)   --->   "%r_V_11 = mul i32 %lhs_V_8_cast, %rhs_V_1" [source/conv_core.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 280 [1/1] (0.93ns)   --->   "%rev = xor i1 %slt, true" [source/conv_core.cpp:51]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 281 [1/1] (1.76ns)   --->   "br label %.preheader1150" [source/conv_core.cpp:47]

 <State 31> : 8.46ns
ST_31 : Operation 282 [1/1] (0.00ns)   --->   "%sum_1 = phi float [ %sum, %.preheader1150.preheader ], [ %sum_1_be, %.preheader1150.backedge ]" [source/conv_core.cpp:57]
ST_31 : Operation 283 [1/1] (0.00ns)   --->   "%i_op_assign_5 = phi i8 [ 0, %.preheader1150.preheader ], [ %jj, %.preheader1150.backedge ]"
ST_31 : Operation 284 [1/1] (0.00ns)   --->   "%r_V_17 = phi i24 [ 0, %.preheader1150.preheader ], [ %next_mul5, %.preheader1150.backedge ]" [source/conv_core.cpp:56]
ST_31 : Operation 285 [1/1] (2.31ns)   --->   "%next_mul5 = add i24 %r_V_17, %rhs_V_10_cast" [source/conv_core.cpp:56]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 286 [1/1] (1.55ns)   --->   "%exitcond4 = icmp eq i8 %i_op_assign_5, %Kx_V_read" [source/conv_core.cpp:47]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 287 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0)"
ST_31 : Operation 288 [1/1] (1.91ns)   --->   "%jj = add i8 %i_op_assign_5, 1" [source/conv_core.cpp:47]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 289 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader1151.loopexit, label %0" [source/conv_core.cpp:47]
ST_31 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_29 = zext i8 %i_op_assign_5 to i16" [source/conv_core.cpp:50]
ST_31 : Operation 291 [1/1] (2.07ns)   --->   "%w_V = add i16 %tmp_29, %tmp_22" [source/conv_core.cpp:50]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node brmerge)   --->   "%tmp_30 = or i16 %w_V, %h_V" [source/conv_core.cpp:51]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node brmerge)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_30, i32 15)" [source/conv_core.cpp:51]
ST_31 : Operation 294 [1/1] (1.08ns) (out node of the LUT)   --->   "%brmerge = or i1 %tmp_31, %rev" [source/conv_core.cpp:51]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 295 [1/1] (1.76ns)   --->   "br i1 %brmerge, label %.preheader1150.backedge, label %1" [source/conv_core.cpp:51]
ST_31 : Operation 296 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i16 %w_V to i32" [source/conv_core.cpp:51]
ST_31 : Operation 297 [1/1] (0.00ns)   --->   "%lhs_V_9_cast = sext i16 %w_V to i17" [source/conv_core.cpp:51]
ST_31 : Operation 298 [1/1] (2.42ns)   --->   "%tmp_32 = icmp slt i17 %lhs_V_9_cast, %lhs_V_2_cast" [source/conv_core.cpp:51]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 299 [1/1] (1.76ns)   --->   "br i1 %tmp_32, label %.preheader.preheader, label %.preheader1150.backedge" [source/conv_core.cpp:51]
ST_31 : Operation 300 [1/1] (3.36ns)   --->   "%r_V_12 = mul nsw i32 %rhs_V_1, %lhs_V_2" [source/conv_core.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 301 [1/1] (0.00ns)   --->   "%rhs_V_12_cast = sext i32 %r_V_12 to i48" [source/conv_core.cpp:56]
ST_31 : Operation 302 [1/1] (3.02ns)   --->   "%r_V_13 = add i48 %r_V_10, %rhs_V_12_cast" [source/conv_core.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 303 [1/1] (0.00ns)   --->   "%lhs_V_12_cast = zext i24 %r_V_17 to i32" [source/conv_core.cpp:56]
ST_31 : Operation 304 [1/1] (2.55ns)   --->   "%tmp = add i32 %r_V_11, %lhs_V_12_cast" [source/conv_core.cpp:56]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 305 [1/1] (0.00ns)   --->   "br label %.preheader1151"

 <State 32> : 8.51ns
ST_32 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_cast = zext i32 %tmp to i48" [source/conv_core.cpp:56]
ST_32 : Operation 307 [1/1] (8.51ns)   --->   "%tmp1 = mul i48 %tmp_cast, %rhs_V_8_cast" [source/conv_core.cpp:56]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 308 [1/1] (1.76ns)   --->   "br label %.preheader" [source/conv_core.cpp:53]

 <State 33> : 5.65ns
ST_33 : Operation 309 [1/1] (0.00ns)   --->   "%sum_2 = phi float [ %sum_4, %2 ], [ %sum_1, %.preheader.preheader ]"
ST_33 : Operation 310 [1/1] (0.00ns)   --->   "%i_op_assign = phi i16 [ %cin, %2 ], [ 0, %.preheader.preheader ]"
ST_33 : Operation 311 [1/1] (0.00ns)   --->   "%r_V_18 = phi i32 [ %next_mul, %2 ], [ 0, %.preheader.preheader ]" [source/conv_core.cpp:65]
ST_33 : Operation 312 [1/1] (2.42ns)   --->   "%exitcond5 = icmp eq i16 %i_op_assign, %CHin_V_read" [source/conv_core.cpp:53]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 313 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)"
ST_33 : Operation 314 [1/1] (2.07ns)   --->   "%cin = add i16 %i_op_assign, 1" [source/conv_core.cpp:53]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 315 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader1150.loopexit, label %2" [source/conv_core.cpp:53]
ST_33 : Operation 316 [1/1] (0.00ns)   --->   "%rhs_V_14_cast = zext i16 %i_op_assign to i48" [source/conv_core.cpp:56]
ST_33 : Operation 317 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_15 = add i48 %rhs_V_14_cast, %r_V_13" [source/conv_core.cpp:56]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 318 [1/1] (4.88ns) (root node of TernaryAdder)   --->   "%feature_in2_sum9 = add i48 %r_V_15, %tmp_16_cast" [source/conv_core.cpp:56]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 319 [1/1] (0.00ns)   --->   "%feature_in2_sum9_cas = sext i48 %feature_in2_sum9 to i64" [source/conv_core.cpp:56]
ST_33 : Operation 320 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr inbounds float* %gmem, i64 %feature_in2_sum9_cas" [source/conv_core.cpp:56]
ST_33 : Operation 321 [1/1] (2.55ns)   --->   "%next_mul = add i32 %rhs_V_9_cast, %r_V_18" [source/conv_core.cpp:65]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 322 [1/1] (2.55ns)   --->   "%tmp2 = add i32 %tmp_17_cast, %r_V_18" [source/conv_core.cpp:56]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 323 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i32 %tmp2 to i48" [source/conv_core.cpp:56]
ST_33 : Operation 324 [1/1] (3.10ns)   --->   "%tmp_33 = add i48 %tmp1, %tmp2_cast" [source/conv_core.cpp:56]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 325 [1/1] (1.76ns)   --->   "br label %.preheader1150.backedge"

 <State 34> : 8.75ns
ST_34 : Operation 326 [7/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)" [source/conv_core.cpp:56]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_36_cast_cast = zext i48 %tmp_33 to i49" [source/conv_core.cpp:56]
ST_34 : Operation 328 [1/1] (3.10ns)   --->   "%W4_sum = add i49 %tmp_36_cast_cast, %tmp_13_cast" [source/conv_core.cpp:56]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 329 [1/1] (0.00ns)   --->   "%W4_sum_cast = zext i49 %W4_sum to i64" [source/conv_core.cpp:56]
ST_34 : Operation 330 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr inbounds float* %gmem, i64 %W4_sum_cast" [source/conv_core.cpp:56]

 <State 35> : 8.75ns
ST_35 : Operation 331 [6/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)" [source/conv_core.cpp:56]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 332 [7/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)" [source/conv_core.cpp:56]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 36> : 8.75ns
ST_36 : Operation 333 [5/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)" [source/conv_core.cpp:56]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 334 [6/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)" [source/conv_core.cpp:56]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 37> : 8.75ns
ST_37 : Operation 335 [4/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)" [source/conv_core.cpp:56]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 336 [5/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)" [source/conv_core.cpp:56]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 38> : 8.75ns
ST_38 : Operation 337 [3/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)" [source/conv_core.cpp:56]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 338 [4/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)" [source/conv_core.cpp:56]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 39> : 8.75ns
ST_39 : Operation 339 [2/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)" [source/conv_core.cpp:56]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 340 [3/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)" [source/conv_core.cpp:56]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 40> : 8.75ns
ST_40 : Operation 341 [1/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)" [source/conv_core.cpp:56]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 342 [2/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)" [source/conv_core.cpp:56]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 41> : 8.75ns
ST_41 : Operation 343 [1/1] (8.75ns)   --->   "%gmem_addr_2_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_2)" [source/conv_core.cpp:56]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 344 [1/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)" [source/conv_core.cpp:56]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 42> : 8.75ns
ST_42 : Operation 345 [1/1] (8.75ns)   --->   "%gmem_addr_3_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_3)" [source/conv_core.cpp:56]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 43> : 5.70ns
ST_43 : Operation 346 [4/4] (5.70ns)   --->   "%tp = fmul float %gmem_addr_2_read, %gmem_addr_3_read" [source/conv_core.cpp:56]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 44> : 5.70ns
ST_44 : Operation 347 [3/4] (5.70ns)   --->   "%tp = fmul float %gmem_addr_2_read, %gmem_addr_3_read" [source/conv_core.cpp:56]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 45> : 5.70ns
ST_45 : Operation 348 [2/4] (5.70ns)   --->   "%tp = fmul float %gmem_addr_2_read, %gmem_addr_3_read" [source/conv_core.cpp:56]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 46> : 5.70ns
ST_46 : Operation 349 [1/4] (5.70ns)   --->   "%tp = fmul float %gmem_addr_2_read, %gmem_addr_3_read" [source/conv_core.cpp:56]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 47> : 7.26ns
ST_47 : Operation 350 [5/5] (7.25ns)   --->   "%sum_4 = fadd float %sum_2, %tp" [source/conv_core.cpp:57]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 48> : 7.26ns
ST_48 : Operation 351 [4/5] (7.25ns)   --->   "%sum_4 = fadd float %sum_2, %tp" [source/conv_core.cpp:57]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 49> : 7.26ns
ST_49 : Operation 352 [3/5] (7.25ns)   --->   "%sum_4 = fadd float %sum_2, %tp" [source/conv_core.cpp:57]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 50> : 7.26ns
ST_50 : Operation 353 [2/5] (7.25ns)   --->   "%sum_4 = fadd float %sum_2, %tp" [source/conv_core.cpp:57]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 51> : 7.26ns
ST_51 : Operation 354 [1/5] (7.25ns)   --->   "%sum_4 = fadd float %sum_2, %tp" [source/conv_core.cpp:57]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 355 [1/1] (0.00ns)   --->   "br label %.preheader" [source/conv_core.cpp:53]

 <State 52> : 0.00ns
ST_52 : Operation 356 [1/1] (0.00ns)   --->   "%sum_1_be = phi float [ %sum_1, %0 ], [ %sum_1, %1 ], [ %sum_2, %.preheader1150.loopexit ]" [source/conv_core.cpp:57]
ST_52 : Operation 357 [1/1] (0.00ns)   --->   "br label %.preheader1150"

 <State 53> : 8.75ns
ST_53 : Operation 358 [6/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)" [source/conv_core.cpp:62]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_26_cast_cast = zext i48 %tmp_26 to i49" [source/conv_core.cpp:65]
ST_53 : Operation 360 [1/1] (3.10ns)   --->   "%feature_out8_sum = add i49 %tmp_2_cast1, %tmp_26_cast_cast" [source/conv_core.cpp:65]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 361 [1/1] (0.00ns)   --->   "%feature_out8_sum_cas = zext i49 %feature_out8_sum to i64" [source/conv_core.cpp:65]
ST_53 : Operation 362 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr inbounds float* %gmem, i64 %feature_out8_sum_cas" [source/conv_core.cpp:65]

 <State 54> : 8.75ns
ST_54 : Operation 363 [5/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)" [source/conv_core.cpp:62]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 55> : 8.75ns
ST_55 : Operation 364 [4/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)" [source/conv_core.cpp:62]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 56> : 8.75ns
ST_56 : Operation 365 [3/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)" [source/conv_core.cpp:62]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 57> : 8.75ns
ST_57 : Operation 366 [2/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)" [source/conv_core.cpp:62]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 58> : 8.75ns
ST_58 : Operation 367 [1/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)" [source/conv_core.cpp:62]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 59> : 8.75ns
ST_59 : Operation 368 [1/1] (8.75ns)   --->   "%gmem_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr)" [source/conv_core.cpp:62]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 60> : 7.26ns
ST_60 : Operation 369 [5/5] (7.25ns)   --->   "%sum_3 = fadd float %sum, %gmem_addr_read" [source/conv_core.cpp:62]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 61> : 7.26ns
ST_61 : Operation 370 [4/5] (7.25ns)   --->   "%sum_3 = fadd float %sum, %gmem_addr_read" [source/conv_core.cpp:62]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 62> : 7.26ns
ST_62 : Operation 371 [3/5] (7.25ns)   --->   "%sum_3 = fadd float %sum, %gmem_addr_read" [source/conv_core.cpp:62]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 63> : 7.26ns
ST_63 : Operation 372 [2/5] (7.25ns)   --->   "%sum_3 = fadd float %sum, %gmem_addr_read" [source/conv_core.cpp:62]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 64> : 7.26ns
ST_64 : Operation 373 [1/5] (7.25ns)   --->   "%sum_3 = fadd float %sum, %gmem_addr_read" [source/conv_core.cpp:62]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 65> : 8.75ns
ST_65 : Operation 374 [1/1] (0.00ns)   --->   "%sum_4_to_int = bitcast float %sum_3 to i32" [source/conv_core.cpp:62]
ST_65 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sum_4_to_int, i32 23, i32 30)" [source/conv_core.cpp:62]
ST_65 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i32 %sum_4_to_int to i23" [source/conv_core.cpp:62]
ST_65 : Operation 377 [1/1] (1.55ns)   --->   "%notlhs = icmp ne i8 %tmp_23, -1" [source/conv_core.cpp:62]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 378 [1/1] (2.44ns)   --->   "%notrhs = icmp eq i23 %tmp_24, 0" [source/conv_core.cpp:62]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node p_s)   --->   "%tmp_25 = or i1 %notrhs, %notlhs" [source/conv_core.cpp:62]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 380 [1/1] (6.78ns)   --->   "%tmp_28 = fcmp olt float %sum_3, 0.000000e+00" [source/conv_core.cpp:63]   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node p_s)   --->   "%rhs_V = and i1 %tmp_25, %tmp_28" [source/conv_core.cpp:63]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node p_s)   --->   "%r_V = and i1 %rhs_V, %relu_en_V_read" [source/conv_core.cpp:63]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 383 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_s = select i1 %r_V, float 0.000000e+00, float %sum_3" [source/conv_core.cpp:63]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 384 [1/1] (8.75ns)   --->   "%gmem_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_addr_1, i32 1)" [source/conv_core.cpp:65]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 66> : 8.75ns
ST_66 : Operation 385 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_addr_1, float %p_s, i4 -1)" [source/conv_core.cpp:65]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 67> : 8.75ns
ST_67 : Operation 386 [5/5] (8.75ns)   --->   "%gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_1)" [source/conv_core.cpp:65]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 68> : 8.75ns
ST_68 : Operation 387 [4/5] (8.75ns)   --->   "%gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_1)" [source/conv_core.cpp:65]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 69> : 8.75ns
ST_69 : Operation 388 [3/5] (8.75ns)   --->   "%gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_1)" [source/conv_core.cpp:65]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 70> : 8.75ns
ST_70 : Operation 389 [2/5] (8.75ns)   --->   "%gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_1)" [source/conv_core.cpp:65]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 71> : 8.75ns
ST_71 : Operation 390 [1/5] (8.75ns)   --->   "%gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_1)" [source/conv_core.cpp:65]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 391 [1/1] (0.00ns)   --->   "br label %.preheader1152" [source/conv_core.cpp:43]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 6.2ns
The critical path consists of the following:
	s_axi read on port 'Ky_V' [24]  (1 ns)
	'sub' operation ('p_neg', source/conv_core.cpp:35) [77]  (1.92 ns)
	'sub' operation ('tmp_16', source/conv_core.cpp:35) [80]  (1.92 ns)
	'select' operation ('pad_y.V', source/conv_core.cpp:35) [81]  (0 ns)
	'select' operation ('p_2', source/conv_core.cpp:35) [83]  (1.37 ns)

 <State 2>: 7.93ns
The critical path consists of the following:
	'add' operation ('r_V_3', source/conv_core.cpp:38) [87]  (2.08 ns)
	'sub' operation ('r_V_4', source/conv_core.cpp:38) [90]  (2.11 ns)
	'sdiv' operation ('tmp_17', source/conv_core.cpp:38) [93]  (3.75 ns)

 <State 3>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_17', source/conv_core.cpp:38) [93]  (3.75 ns)

 <State 4>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_17', source/conv_core.cpp:38) [93]  (3.75 ns)

 <State 5>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_17', source/conv_core.cpp:38) [93]  (3.75 ns)

 <State 6>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_17', source/conv_core.cpp:38) [93]  (3.75 ns)

 <State 7>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_17', source/conv_core.cpp:38) [93]  (3.75 ns)

 <State 8>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_17', source/conv_core.cpp:38) [93]  (3.75 ns)

 <State 9>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_17', source/conv_core.cpp:38) [93]  (3.75 ns)

 <State 10>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_17', source/conv_core.cpp:38) [93]  (3.75 ns)

 <State 11>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_17', source/conv_core.cpp:38) [93]  (3.75 ns)

 <State 12>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_17', source/conv_core.cpp:38) [93]  (3.75 ns)

 <State 13>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_17', source/conv_core.cpp:38) [93]  (3.75 ns)

 <State 14>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_17', source/conv_core.cpp:38) [93]  (3.75 ns)

 <State 15>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_17', source/conv_core.cpp:38) [93]  (3.75 ns)

 <State 16>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_17', source/conv_core.cpp:38) [93]  (3.75 ns)

 <State 17>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_17', source/conv_core.cpp:38) [93]  (3.75 ns)

 <State 18>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_17', source/conv_core.cpp:38) [93]  (3.75 ns)

 <State 19>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_17', source/conv_core.cpp:38) [93]  (3.75 ns)

 <State 20>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_17', source/conv_core.cpp:38) [93]  (3.75 ns)

 <State 21>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_17', source/conv_core.cpp:38) [93]  (3.75 ns)

 <State 22>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_17', source/conv_core.cpp:38) [93]  (3.75 ns)

 <State 23>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_17', source/conv_core.cpp:38) [93]  (3.75 ns)

 <State 24>: 5.83ns
The critical path consists of the following:
	'sdiv' operation ('tmp_17', source/conv_core.cpp:38) [93]  (3.75 ns)
	'add' operation ('Wout.V', source/conv_core.cpp:38) [95]  (2.08 ns)

 <State 25>: 2.49ns
The critical path consists of the following:
	'phi' operation ('cout') with incoming values : ('cout', source/conv_core.cpp:41) [121]  (0 ns)
	'add' operation ('bias6_sum', source/conv_core.cpp:62) [129]  (2.49 ns)

 <State 26>: 6.38ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', source/conv_core.cpp:42) [134]  (0 ns)
	'mul' operation ('r.V', source/conv_core.cpp:65) [144]  (6.38 ns)

 <State 27>: 8.51ns
The critical path consists of the following:
	'mul' operation ('r.V', source/conv_core.cpp:65) [146]  (8.51 ns)

 <State 28>: 2.55ns
The critical path consists of the following:
	'phi' operation ('r.V', source/conv_core.cpp:65) with incoming values : ('next_mul3', source/conv_core.cpp:65) [150]  (0 ns)
	'add' operation ('next_mul3', source/conv_core.cpp:65) [153]  (2.55 ns)

 <State 29>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (source/conv_core.cpp:62) [250]  (8.75 ns)

 <State 30>: 8.51ns
The critical path consists of the following:
	'mul' operation ('r.V', source/conv_core.cpp:56) [177]  (8.51 ns)

 <State 31>: 8.46ns
The critical path consists of the following:
	'phi' operation ('jj') with incoming values : ('jj', source/conv_core.cpp:47) [185]  (0 ns)
	'add' operation ('w.V', source/conv_core.cpp:50) [194]  (2.08 ns)
	'mul' operation ('r.V', source/conv_core.cpp:56) [205]  (3.36 ns)
	'add' operation ('r.V', source/conv_core.cpp:56) [207]  (3.02 ns)

 <State 32>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp1', source/conv_core.cpp:56) [211]  (8.51 ns)

 <State 33>: 5.65ns
The critical path consists of the following:
	'phi' operation ('r.V', source/conv_core.cpp:65) with incoming values : ('next_mul', source/conv_core.cpp:65) [216]  (0 ns)
	'add' operation ('tmp2', source/conv_core.cpp:56) [230]  (2.55 ns)
	'add' operation ('tmp_33', source/conv_core.cpp:56) [232]  (3.1 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (source/conv_core.cpp:56) [227]  (8.75 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (source/conv_core.cpp:56) [227]  (8.75 ns)

 <State 36>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (source/conv_core.cpp:56) [227]  (8.75 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (source/conv_core.cpp:56) [227]  (8.75 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (source/conv_core.cpp:56) [227]  (8.75 ns)

 <State 39>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (source/conv_core.cpp:56) [227]  (8.75 ns)

 <State 40>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (source/conv_core.cpp:56) [227]  (8.75 ns)

 <State 41>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (source/conv_core.cpp:56) [228]  (8.75 ns)

 <State 42>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (source/conv_core.cpp:56) [238]  (8.75 ns)

 <State 43>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tp', source/conv_core.cpp:56) [239]  (5.7 ns)

 <State 44>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tp', source/conv_core.cpp:56) [239]  (5.7 ns)

 <State 45>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tp', source/conv_core.cpp:56) [239]  (5.7 ns)

 <State 46>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tp', source/conv_core.cpp:56) [239]  (5.7 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', source/conv_core.cpp:57) [240]  (7.26 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', source/conv_core.cpp:57) [240]  (7.26 ns)

 <State 49>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', source/conv_core.cpp:57) [240]  (7.26 ns)

 <State 50>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', source/conv_core.cpp:57) [240]  (7.26 ns)

 <State 51>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', source/conv_core.cpp:57) [240]  (7.26 ns)

 <State 52>: 0ns
The critical path consists of the following:

 <State 53>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (source/conv_core.cpp:62) [250]  (8.75 ns)

 <State 54>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (source/conv_core.cpp:62) [250]  (8.75 ns)

 <State 55>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (source/conv_core.cpp:62) [250]  (8.75 ns)

 <State 56>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (source/conv_core.cpp:62) [250]  (8.75 ns)

 <State 57>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (source/conv_core.cpp:62) [250]  (8.75 ns)

 <State 58>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (source/conv_core.cpp:62) [250]  (8.75 ns)

 <State 59>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (source/conv_core.cpp:62) [251]  (8.75 ns)

 <State 60>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', source/conv_core.cpp:62) [252]  (7.26 ns)

 <State 61>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', source/conv_core.cpp:62) [252]  (7.26 ns)

 <State 62>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', source/conv_core.cpp:62) [252]  (7.26 ns)

 <State 63>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', source/conv_core.cpp:62) [252]  (7.26 ns)

 <State 64>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', source/conv_core.cpp:62) [252]  (7.26 ns)

 <State 65>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (source/conv_core.cpp:65) [270]  (8.75 ns)

 <State 66>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (source/conv_core.cpp:65) [271]  (8.75 ns)

 <State 67>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (source/conv_core.cpp:65) [272]  (8.75 ns)

 <State 68>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (source/conv_core.cpp:65) [272]  (8.75 ns)

 <State 69>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (source/conv_core.cpp:65) [272]  (8.75 ns)

 <State 70>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (source/conv_core.cpp:65) [272]  (8.75 ns)

 <State 71>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (source/conv_core.cpp:65) [272]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
