// Seed: 3643776688
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wor id_4;
  assign module_1.id_5 = 0;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  tri1 id_5 = -1;
  assign id_4 = 1'b0;
endmodule
module module_1 #(
    parameter id_3 = 32'd72,
    parameter id_5 = 32'd22
) (
    output uwire id_0
    , _id_5,
    output wire  id_1,
    output tri1  id_2,
    input  tri1  _id_3
);
  wire [id_5  ==  id_3 : id_5] id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_6,
      id_10
  );
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_11;
  assign id_11 = id_4 - -1'd0 && 1;
endmodule
