==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-i 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:08; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.477 GB.
INFO: [HLS 200-10] Analyzing design file 'AlexNet-FPGA-implementation/Conv2/src/conv2.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.88 seconds. CPU system time: 2.04 seconds. Elapsed time: 8.05 seconds; current allocated memory: 2.477 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 649 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,415 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,011 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,690 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,422 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69,590 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,608 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,608 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,608 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36,692 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36,688 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,304 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,304 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,304 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,382 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,343 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'S22' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:181:6)
INFO: [HLS 214-291] Loop 'F22' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:188:6)
INFO: [HLS 214-291] Loop 'w2_2' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:198:8)
INFO: [HLS 214-291] Loop 'w2_3' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:199:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_205_8' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:205:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_206_9' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:206:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_211_10' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:211:28)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_212_11' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:212:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_223_12' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:223:21)
INFO: [HLS 214-291] Loop 'S12' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:95:6)
INFO: [HLS 214-291] Loop 'F12' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:101:6)
INFO: [HLS 214-291] Loop 'w1_2' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:112:8)
INFO: [HLS 214-291] Loop 'w1_3' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:113:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_118_2' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:118:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_119_3' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:119:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_124_4' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:124:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_125_5' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:125:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_138_6' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:138:20)
INFO: [HLS 214-186] Unrolling loop 'S22' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:181:6) in function 'conv2' completely with a factor of 31 (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'F22' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:188:6) in function 'conv2' completely with a factor of 5 (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:198:8) in function 'conv2' completely with a factor of 5 (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:199:13) in function 'conv2' completely with a factor of 5 (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_205_8' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:205:24) in function 'conv2' completely with a factor of 5 (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_206_9' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:206:25) in function 'conv2' completely with a factor of 5 (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_211_10' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:211:28) in function 'conv2' completely with a factor of 5 (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_212_11' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:212:29) in function 'conv2' completely with a factor of 5 (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_223_12' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:223:21) in function 'conv2' completely with a factor of 27 (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'S12' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:95:6) in function 'conv2' completely with a factor of 31 (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'F12' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:101:6) in function 'conv2' completely with a factor of 5 (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:112:8) in function 'conv2' completely with a factor of 5 (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:113:13) in function 'conv2' completely with a factor of 5 (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_118_2' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:118:24) in function 'conv2' completely with a factor of 5 (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_3' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:119:25) in function 'conv2' completely with a factor of 5 (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_4' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:124:24) in function 'conv2' completely with a factor of 5 (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_125_5' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:125:25) in function 'conv2' completely with a factor of 5 (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_6' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:138:20) in function 'conv2' completely with a factor of 27 (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-248] Applying array_partition to 'inp_image_local': Cyclic partitioning with factor 155 on dimension 1. (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50:11)
INFO: [HLS 214-248] Applying array_partition to 'inp_img_2D': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:52:11)
INFO: [HLS 214-248] Applying array_partition to 'filter_local': Cyclic partitioning with factor 25 on dimension 1. (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54:11)
INFO: [HLS 214-248] Applying array_partition to 'filter_2D': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56:11)
INFO: [HLS 214-248] Applying array_partition to 'conv_out': Cyclic partitioning with factor 27 on dimension 1. (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60:11)
INFO: [HLS 214-115] Multiple burst reads of length 46128 and bit width 32 in loop 'L1_1'(AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69:7) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69:7)
INFO: [HLS 214-115] Multiple burst writes of length 93312 and bit width 32 in loop 'L4'(AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:76:5) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:76:5)
INFO: [HLS 214-115] Multiple burst reads of length 1200 and bit width 32 in loop 'F1_1'(AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79:8) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79:8)
INFO: [HLS 214-115] Multiple burst reads of length 46128 and bit width 32 in loop 'L2_1'(AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156:7) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156:7)
INFO: [HLS 214-115] Multiple burst writes of length 93312 and bit width 32 in loop 'L7'(AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164:5) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164:5)
INFO: [HLS 214-115] Multiple burst reads of length 1200 and bit width 32 in loop 'F2_1'(AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167:8) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167:8)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 92.92 seconds. CPU system time: 1.91 seconds. Elapsed time: 95.56 seconds; current allocated memory: 2.477 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 2.477 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 22.91 seconds. CPU system time: 0.07 seconds. Elapsed time: 22.99 seconds; current allocated memory: 2.477 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.79 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.83 seconds; current allocated memory: 2.477 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 54.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 54.61 seconds; current allocated memory: 2.477 GB.
INFO: [HLS 200-2061] Successfully converted nested loops 'L5'(AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107:6) and 'L6'(AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:109:8) in function 'conv2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L8'(AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194:6) and 'L9'(AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:196:8) in function 'conv2' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'L5' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107:6) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'L8' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194:6) in function 'conv2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 48.54 seconds. CPU system time: 0.11 seconds. Elapsed time: 48.67 seconds; current allocated memory: 2.518 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_L1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'L1_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 68.8 seconds. CPU system time: 0.28 seconds. Elapsed time: 69.07 seconds; current allocated memory: 2.518 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.518 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_F1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'F1_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'F1_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.518 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 2.518 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_VITIS_LOOP_85_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_85_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.518 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 2.518 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_S11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'S11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, loop 'S11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2713.79 seconds. CPU system time: 0.13 seconds. Elapsed time: 2714.16 seconds; current allocated memory: 2.638 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 394.69 seconds. CPU system time: 0.06 seconds. Elapsed time: 394.83 seconds; current allocated memory: 2.638 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_F11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'F11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'F11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.14 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.24 seconds; current allocated memory: 2.638 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.638 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_L5_L6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L5_L6'.
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_L5_L6' (loop 'L5_L6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129) and 'sparsemux' operation 32 bit ('tmp_180', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_L5_L6' (loop 'L5_L6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129) and 'sparsemux' operation 32 bit ('tmp_180', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_L5_L6' (loop 'L5_L6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129) and 'sparsemux' operation 32 bit ('tmp_180', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_L5_L6' (loop 'L5_L6'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129) and 'sparsemux' operation 32 bit ('tmp_180', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 109, loop 'L5_L6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.15 seconds; current allocated memory: 2.638 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.638 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_M1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'M1'.
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_M1' (loop 'M1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) and bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_M1' (loop 'M1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) and bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_M1' (loop 'M1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) and bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_M1' (loop 'M1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) and bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_M1' (loop 'M1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) and bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_M1' (loop 'M1'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) and bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_M1' (loop 'M1'): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) and bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_M1' (loop 'M1'): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) and bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 27, Depth = 34, loop 'M1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.638 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.638 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_L2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L2_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'L2_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 12.24 seconds; current allocated memory: 2.638 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.638 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_F2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'F2_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'F2_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.638 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.638 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_VITIS_LOOP_173_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_173_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_173_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.638 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.638 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_S21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'S21'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, loop 'S21'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2752.23 seconds. CPU system time: 0.2 seconds. Elapsed time: 2752.67 seconds; current allocated memory: 2.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 377.79 seconds. CPU system time: 0.07 seconds. Elapsed time: 377.89 seconds; current allocated memory: 2.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_F21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'F21'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'F21'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.8 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.91 seconds; current allocated memory: 2.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_L8_L9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L8_L9'.
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_L8_L9' (loop 'L8_L9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add2', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216) and 'sparsemux' operation 32 bit ('tmp_285', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_L8_L9' (loop 'L8_L9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add2', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216) and 'sparsemux' operation 32 bit ('tmp_285', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_L8_L9' (loop 'L8_L9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add2', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216) and 'sparsemux' operation 32 bit ('tmp_285', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_L8_L9' (loop 'L8_L9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add2', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216) and 'sparsemux' operation 32 bit ('tmp_285', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 109, loop 'L8_L9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.03 seconds. CPU system time: 0 seconds. Elapsed time: 2.03 seconds; current allocated memory: 2.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_M2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'M2'.
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_M2' (loop 'M2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) and bus write operation ('gmem0_addr_write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_M2' (loop 'M2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) and bus write operation ('gmem0_addr_write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_M2' (loop 'M2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) and bus write operation ('gmem0_addr_write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_M2' (loop 'M2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) and bus write operation ('gmem0_addr_write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_M2' (loop 'M2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) and bus write operation ('gmem0_addr_write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_M2' (loop 'M2'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) and bus write operation ('gmem0_addr_write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_M2' (loop 'M2'): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) and bus write operation ('gmem0_addr_write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_M2' (loop 'M2'): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) and bus write operation ('gmem0_addr_write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 27, Depth = 34, loop 'M2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 2.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.76 seconds. CPU system time: 0.09 seconds. Elapsed time: 8.85 seconds; current allocated memory: 2.836 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 19.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 19.26 seconds; current allocated memory: 2.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_L1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_L1_1' pipeline 'L1_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L1_1/m_axi_gmem0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L1_1/m_axi_gmem0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L1_1/m_axi_gmem0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L1_1/m_axi_gmem0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L1_1/m_axi_gmem0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L1_1/m_axi_gmem0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L1_1/m_axi_gmem0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L1_1/m_axi_gmem0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L1_1/m_axi_gmem0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L1_1/m_axi_gmem0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L1_1/m_axi_gmem0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L1_1/m_axi_gmem0_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_L1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.97 seconds; current allocated memory: 2.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_F1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_F1_1' pipeline 'F1_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F1_1/m_axi_gmem0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F1_1/m_axi_gmem0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F1_1/m_axi_gmem0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F1_1/m_axi_gmem0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F1_1/m_axi_gmem0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F1_1/m_axi_gmem0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F1_1/m_axi_gmem0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F1_1/m_axi_gmem0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F1_1/m_axi_gmem0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F1_1/m_axi_gmem0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F1_1/m_axi_gmem0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F1_1/m_axi_gmem0_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_F1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.841 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_VITIS_LOOP_85_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_VITIS_LOOP_85_1' pipeline 'VITIS_LOOP_85_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_VITIS_LOOP_85_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.844 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_S11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_S11' pipeline 'S11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2_Pipeline_S11' is 31213 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_18ns_33_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_311_8_32_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_16ns_9ns_8_20_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_S11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 21.73 seconds. CPU system time: 0.31 seconds. Elapsed time: 22.04 seconds; current allocated memory: 3.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_F11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_F11' pipeline 'F11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_13ns_23_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_F11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.58 seconds. CPU system time: 0.49 seconds. Elapsed time: 6.1 seconds; current allocated memory: 3.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_L5_L6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_L5_L6' pipeline 'L5_L6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2_Pipeline_L5_L6' is 5760 from HDL expression: ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_55_5_32_1_1': 181 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_L5_L6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.07 seconds. CPU system time: 0.08 seconds. Elapsed time: 5.15 seconds; current allocated memory: 3.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_M1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_M1' pipeline 'M1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M1/m_axi_gmem0_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M1/m_axi_gmem0_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M1/m_axi_gmem0_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M1/m_axi_gmem0_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M1/m_axi_gmem0_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M1/m_axi_gmem0_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M1/m_axi_gmem0_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M1/m_axi_gmem0_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M1/m_axi_gmem0_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M1/m_axi_gmem0_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M1/m_axi_gmem0_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M1/m_axi_gmem0_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M1/m_axi_gmem0_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_M1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.65 seconds; current allocated memory: 3.354 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_L2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_L2_1' pipeline 'L2_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L2_1/m_axi_gmem0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L2_1/m_axi_gmem0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L2_1/m_axi_gmem0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L2_1/m_axi_gmem0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L2_1/m_axi_gmem0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L2_1/m_axi_gmem0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L2_1/m_axi_gmem0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L2_1/m_axi_gmem0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L2_1/m_axi_gmem0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L2_1/m_axi_gmem0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L2_1/m_axi_gmem0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L2_1/m_axi_gmem0_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_L2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 3.363 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_F2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_F2_1' pipeline 'F2_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F2_1/m_axi_gmem0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F2_1/m_axi_gmem0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F2_1/m_axi_gmem0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F2_1/m_axi_gmem0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F2_1/m_axi_gmem0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F2_1/m_axi_gmem0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F2_1/m_axi_gmem0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F2_1/m_axi_gmem0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F2_1/m_axi_gmem0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F2_1/m_axi_gmem0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F2_1/m_axi_gmem0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F2_1/m_axi_gmem0_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_F2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.65 seconds; current allocated memory: 3.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_VITIS_LOOP_173_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_VITIS_LOOP_173_7' pipeline 'VITIS_LOOP_173_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_VITIS_LOOP_173_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.377 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_S21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_S21' pipeline 'S21' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2_Pipeline_S21' is 31213 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_18ns_33_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_311_8_32_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_16ns_9ns_8_20_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_S21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 18.09 seconds. CPU system time: 0.34 seconds. Elapsed time: 18.44 seconds; current allocated memory: 3.597 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_F21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_F21' pipeline 'F21' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_13ns_23_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_F21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.56 seconds. CPU system time: 0.49 seconds. Elapsed time: 6.07 seconds; current allocated memory: 3.802 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_L8_L9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_L8_L9' pipeline 'L8_L9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2_Pipeline_L8_L9' is 5760 from HDL expression: ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_55_5_32_1_1': 181 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_L8_L9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.15 seconds. CPU system time: 0.08 seconds. Elapsed time: 5.22 seconds; current allocated memory: 3.856 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_M2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_M2' pipeline 'M2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M2/m_axi_gmem0_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M2/m_axi_gmem0_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M2/m_axi_gmem0_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M2/m_axi_gmem0_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M2/m_axi_gmem0_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M2/m_axi_gmem0_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M2/m_axi_gmem0_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M2/m_axi_gmem0_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M2/m_axi_gmem0_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M2/m_axi_gmem0_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M2/m_axi_gmem0_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M2/m_axi_gmem0_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M2/m_axi_gmem0_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_M2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.72 seconds; current allocated memory: 3.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/inp_img' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/out_img' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/filter' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'inp_img', 'out_img', 'filter', 'bias' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2' is 31581 from HDL expression: ((icmp_ln76_fu_27971_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [RTMG 210-278] Implementing memory 'conv2_inp_image_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv2_filter_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv2_conv_out_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.55 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.7 seconds; current allocated memory: 3.996 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6.12 seconds. CPU system time: 0.5 seconds. Elapsed time: 6.71 seconds; current allocated memory: 4.145 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 8.73 seconds. CPU system time: 0.22 seconds. Elapsed time: 9.02 seconds; current allocated memory: 4.203 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 130.12 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 01:51:24; Allocated memory: 1.727 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Alex_Net/Conv2/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:05:03; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: remove_files AlexNet-FPGA-implementation/Conv2/src/conv2.cpp AlexNet-FPGA-implementation/Conv2/src/conv2.h 
INFO: [HLS 200-1510] Running: remove_files /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/testbench.cpp 
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb /primary/HLS/AlexNet-FPGA-implementation/Conv3/src/testbench.cpp 
INFO: [HLS 200-10] Adding test bench file '/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/testbench.cpp' to the project
INFO: [HLS 200-1510] Running: set_top conv3 
INFO: [HLS 200-1510] Running: open_solution -reset Conv3 
