
prosthesis_v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000062ac  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08006434  08006434  00016434  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800647c  0800647c  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  0800647c  0800647c  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800647c  0800647c  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800647c  0800647c  0001647c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006480  08006480  00016480  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08006484  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000030c  20000010  08006494  00020010  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000031c  08006494  0002031c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f39d  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a50  00000000  00000000  0002f3dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ee8  00000000  00000000  00031e30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d70  00000000  00000000  00032d18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002558b  00000000  00000000  00033a88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dd44  00000000  00000000  00059013  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c984a  00000000  00000000  00066d57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001305a1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e1c  00000000  00000000  001305f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800641c 	.word	0x0800641c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	0800641c 	.word	0x0800641c

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2f>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a7c:	bf24      	itt	cs
 8000a7e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a82:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a86:	d90d      	bls.n	8000aa4 <__aeabi_d2f+0x30>
 8000a88:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a8c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a90:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a94:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a98:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a9c:	bf08      	it	eq
 8000a9e:	f020 0001 	biceq.w	r0, r0, #1
 8000aa2:	4770      	bx	lr
 8000aa4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000aa8:	d121      	bne.n	8000aee <__aeabi_d2f+0x7a>
 8000aaa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000aae:	bfbc      	itt	lt
 8000ab0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ab4:	4770      	bxlt	lr
 8000ab6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000aba:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000abe:	f1c2 0218 	rsb	r2, r2, #24
 8000ac2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ac6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000aca:	fa20 f002 	lsr.w	r0, r0, r2
 8000ace:	bf18      	it	ne
 8000ad0:	f040 0001 	orrne.w	r0, r0, #1
 8000ad4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000adc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ae0:	ea40 000c 	orr.w	r0, r0, ip
 8000ae4:	fa23 f302 	lsr.w	r3, r3, r2
 8000ae8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aec:	e7cc      	b.n	8000a88 <__aeabi_d2f+0x14>
 8000aee:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000af2:	d107      	bne.n	8000b04 <__aeabi_d2f+0x90>
 8000af4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000af8:	bf1e      	ittt	ne
 8000afa:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000afe:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b02:	4770      	bxne	lr
 8000b04:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop

08000b14 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000b14:	b480      	push	{r7}
 8000b16:	b083      	sub	sp, #12
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
 8000b1c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	689b      	ldr	r3, [r3, #8]
 8000b22:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	431a      	orrs	r2, r3
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	609a      	str	r2, [r3, #8]
}
 8000b2e:	bf00      	nop
 8000b30:	370c      	adds	r7, #12
 8000b32:	46bd      	mov	sp, r7
 8000b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b38:	4770      	bx	lr

08000b3a <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000b3a:	b480      	push	{r7}
 8000b3c:	b087      	sub	sp, #28
 8000b3e:	af00      	add	r7, sp, #0
 8000b40:	60f8      	str	r0, [r7, #12]
 8000b42:	60b9      	str	r1, [r7, #8]
 8000b44:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8000b46:	68fb      	ldr	r3, [r7, #12]
 8000b48:	3330      	adds	r3, #48	; 0x30
 8000b4a:	461a      	mov	r2, r3
 8000b4c:	68bb      	ldr	r3, [r7, #8]
 8000b4e:	0a1b      	lsrs	r3, r3, #8
 8000b50:	009b      	lsls	r3, r3, #2
 8000b52:	f003 030c 	and.w	r3, r3, #12
 8000b56:	4413      	add	r3, r2
 8000b58:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000b5a:	697b      	ldr	r3, [r7, #20]
 8000b5c:	681a      	ldr	r2, [r3, #0]
 8000b5e:	68bb      	ldr	r3, [r7, #8]
 8000b60:	f003 031f 	and.w	r3, r3, #31
 8000b64:	211f      	movs	r1, #31
 8000b66:	fa01 f303 	lsl.w	r3, r1, r3
 8000b6a:	43db      	mvns	r3, r3
 8000b6c:	401a      	ands	r2, r3
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	0e9b      	lsrs	r3, r3, #26
 8000b72:	f003 011f 	and.w	r1, r3, #31
 8000b76:	68bb      	ldr	r3, [r7, #8]
 8000b78:	f003 031f 	and.w	r3, r3, #31
 8000b7c:	fa01 f303 	lsl.w	r3, r1, r3
 8000b80:	431a      	orrs	r2, r3
 8000b82:	697b      	ldr	r3, [r7, #20]
 8000b84:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000b86:	bf00      	nop
 8000b88:	371c      	adds	r7, #28
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b90:	4770      	bx	lr

08000b92 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000b92:	b480      	push	{r7}
 8000b94:	b087      	sub	sp, #28
 8000b96:	af00      	add	r7, sp, #0
 8000b98:	60f8      	str	r0, [r7, #12]
 8000b9a:	60b9      	str	r1, [r7, #8]
 8000b9c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000b9e:	68fb      	ldr	r3, [r7, #12]
 8000ba0:	3314      	adds	r3, #20
 8000ba2:	461a      	mov	r2, r3
 8000ba4:	68bb      	ldr	r3, [r7, #8]
 8000ba6:	0e5b      	lsrs	r3, r3, #25
 8000ba8:	009b      	lsls	r3, r3, #2
 8000baa:	f003 0304 	and.w	r3, r3, #4
 8000bae:	4413      	add	r3, r2
 8000bb0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000bb2:	697b      	ldr	r3, [r7, #20]
 8000bb4:	681a      	ldr	r2, [r3, #0]
 8000bb6:	68bb      	ldr	r3, [r7, #8]
 8000bb8:	0d1b      	lsrs	r3, r3, #20
 8000bba:	f003 031f 	and.w	r3, r3, #31
 8000bbe:	2107      	movs	r1, #7
 8000bc0:	fa01 f303 	lsl.w	r3, r1, r3
 8000bc4:	43db      	mvns	r3, r3
 8000bc6:	401a      	ands	r2, r3
 8000bc8:	68bb      	ldr	r3, [r7, #8]
 8000bca:	0d1b      	lsrs	r3, r3, #20
 8000bcc:	f003 031f 	and.w	r3, r3, #31
 8000bd0:	6879      	ldr	r1, [r7, #4]
 8000bd2:	fa01 f303 	lsl.w	r3, r1, r3
 8000bd6:	431a      	orrs	r2, r3
 8000bd8:	697b      	ldr	r3, [r7, #20]
 8000bda:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000bdc:	bf00      	nop
 8000bde:	371c      	adds	r7, #28
 8000be0:	46bd      	mov	sp, r7
 8000be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be6:	4770      	bx	lr

08000be8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000be8:	b480      	push	{r7}
 8000bea:	b085      	sub	sp, #20
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	60f8      	str	r0, [r7, #12]
 8000bf0:	60b9      	str	r1, [r7, #8]
 8000bf2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8000bfa:	68bb      	ldr	r3, [r7, #8]
 8000bfc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000c00:	43db      	mvns	r3, r3
 8000c02:	401a      	ands	r2, r3
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	f003 0318 	and.w	r3, r3, #24
 8000c0a:	4908      	ldr	r1, [pc, #32]	; (8000c2c <LL_ADC_SetChannelSingleDiff+0x44>)
 8000c0c:	40d9      	lsrs	r1, r3
 8000c0e:	68bb      	ldr	r3, [r7, #8]
 8000c10:	400b      	ands	r3, r1
 8000c12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000c16:	431a      	orrs	r2, r3
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8000c1e:	bf00      	nop
 8000c20:	3714      	adds	r7, #20
 8000c22:	46bd      	mov	sp, r7
 8000c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop
 8000c2c:	0007ffff 	.word	0x0007ffff

08000c30 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8000c30:	b480      	push	{r7}
 8000c32:	b083      	sub	sp, #12
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	689b      	ldr	r3, [r3, #8]
 8000c3c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8000c40:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000c44:	687a      	ldr	r2, [r7, #4]
 8000c46:	6093      	str	r3, [r2, #8]
}
 8000c48:	bf00      	nop
 8000c4a:	370c      	adds	r7, #12
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c52:	4770      	bx	lr

08000c54 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000c54:	b480      	push	{r7}
 8000c56:	b083      	sub	sp, #12
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	689b      	ldr	r3, [r3, #8]
 8000c60:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8000c64:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000c68:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000c70:	bf00      	nop
 8000c72:	370c      	adds	r7, #12
 8000c74:	46bd      	mov	sp, r7
 8000c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7a:	4770      	bx	lr

08000c7c <LL_RCC_SetADCClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	b083      	sub	sp, #12
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8000c84:	4b07      	ldr	r3, [pc, #28]	; (8000ca4 <LL_RCC_SetADCClockSource+0x28>)
 8000c86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c8a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8000c8e:	4905      	ldr	r1, [pc, #20]	; (8000ca4 <LL_RCC_SetADCClockSource+0x28>)
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	4313      	orrs	r3, r2
 8000c94:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8000c98:	bf00      	nop
 8000c9a:	370c      	adds	r7, #12
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca2:	4770      	bx	lr
 8000ca4:	40021000 	.word	0x40021000

08000ca8 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	b085      	sub	sp, #20
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000cb0:	4b08      	ldr	r3, [pc, #32]	; (8000cd4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000cb2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000cb4:	4907      	ldr	r1, [pc, #28]	; (8000cd4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	4313      	orrs	r3, r2
 8000cba:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000cbc:	4b05      	ldr	r3, [pc, #20]	; (8000cd4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000cbe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	4013      	ands	r3, r2
 8000cc4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000cc6:	68fb      	ldr	r3, [r7, #12]
}
 8000cc8:	bf00      	nop
 8000cca:	3714      	adds	r7, #20
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd2:	4770      	bx	lr
 8000cd4:	40021000 	.word	0x40021000

08000cd8 <LL_GPIO_EnablePinAnalogControl>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_EnablePinAnalogControl(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	b083      	sub	sp, #12
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
 8000ce0:	6039      	str	r1, [r7, #0]
  SET_BIT(GPIOx->ASCR, PinMask);
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000ce6:	683b      	ldr	r3, [r7, #0]
 8000ce8:	431a      	orrs	r2, r3
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000cee:	bf00      	nop
 8000cf0:	370c      	adds	r7, #12
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf8:	4770      	bx	lr
	...

08000cfc <MX_ADC1_Init>:

/* USER CODE END 0 */

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b094      	sub	sp, #80	; 0x50
 8000d00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8000d02:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000d06:	2200      	movs	r2, #0
 8000d08:	601a      	str	r2, [r3, #0]
 8000d0a:	605a      	str	r2, [r3, #4]
 8000d0c:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8000d0e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000d12:	2200      	movs	r2, #0
 8000d14:	601a      	str	r2, [r3, #0]
 8000d16:	605a      	str	r2, [r3, #4]
 8000d18:	609a      	str	r2, [r3, #8]
 8000d1a:	60da      	str	r2, [r3, #12]
 8000d1c:	611a      	str	r2, [r3, #16]
 8000d1e:	615a      	str	r2, [r3, #20]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 8000d20:	f107 0318 	add.w	r3, r7, #24
 8000d24:	2200      	movs	r2, #0
 8000d26:	601a      	str	r2, [r3, #0]
 8000d28:	605a      	str	r2, [r3, #4]
 8000d2a:	609a      	str	r2, [r3, #8]
 8000d2c:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d2e:	463b      	mov	r3, r7
 8000d30:	2200      	movs	r2, #0
 8000d32:	601a      	str	r2, [r3, #0]
 8000d34:	605a      	str	r2, [r3, #4]
 8000d36:	609a      	str	r2, [r3, #8]
 8000d38:	60da      	str	r2, [r3, #12]
 8000d3a:	611a      	str	r2, [r3, #16]
 8000d3c:	615a      	str	r2, [r3, #20]

  LL_RCC_SetADCClockSource(LL_RCC_ADC_CLKSOURCE_SYSCLK);
 8000d3e:	f04f 5040 	mov.w	r0, #805306368	; 0x30000000
 8000d42:	f7ff ff9b 	bl	8000c7c <LL_RCC_SetADCClockSource>

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC);
 8000d46:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000d4a:	f7ff ffad 	bl	8000ca8 <LL_AHB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8000d4e:	2004      	movs	r0, #4
 8000d50:	f7ff ffaa 	bl	8000ca8 <LL_AHB2_GRP1_EnableClock>
  /**ADC1 GPIO Configuration
  PC2   ------> ADC1_IN3
  */
  GPIO_InitStruct.Pin = LC_TOP_IN_Pin;
 8000d54:	2304      	movs	r3, #4
 8000d56:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8000d58:	2303      	movs	r3, #3
 8000d5a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LC_TOP_IN_GPIO_Port, &GPIO_InitStruct);
 8000d60:	463b      	mov	r3, r7
 8000d62:	4619      	mov	r1, r3
 8000d64:	4831      	ldr	r0, [pc, #196]	; (8000e2c <MX_ADC1_Init+0x130>)
 8000d66:	f004 fc44 	bl	80055f2 <LL_GPIO_Init>

  LL_GPIO_EnablePinAnalogControl(LC_TOP_IN_GPIO_Port, LC_TOP_IN_Pin);
 8000d6a:	2104      	movs	r1, #4
 8000d6c:	482f      	ldr	r0, [pc, #188]	; (8000e2c <MX_ADC1_Init+0x130>)
 8000d6e:	f7ff ffb3 	bl	8000cd8 <LL_GPIO_EnablePinAnalogControl>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8000d72:	2300      	movs	r3, #0
 8000d74:	643b      	str	r3, [r7, #64]	; 0x40
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8000d76:	2300      	movs	r3, #0
 8000d78:	647b      	str	r3, [r7, #68]	; 0x44
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 8000d7e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000d82:	4619      	mov	r1, r3
 8000d84:	482a      	ldr	r0, [pc, #168]	; (8000e30 <MX_ADC1_Init+0x134>)
 8000d86:	f004 fa79 	bl	800527c <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	62fb      	str	r3, [r7, #44]	; 0x2c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 8000d92:	2300      	movs	r3, #0
 8000d94:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 8000d96:	2300      	movs	r3, #0
 8000d98:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	63bb      	str	r3, [r7, #56]	; 0x38
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8000da2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000da6:	4619      	mov	r1, r3
 8000da8:	4821      	ldr	r0, [pc, #132]	; (8000e30 <MX_ADC1_Init+0x134>)
 8000daa:	f004 fa8d 	bl	80052c8 <LL_ADC_REG_Init>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_ASYNC_DIV1;
 8000dae:	2300      	movs	r3, #0
 8000db0:	61bb      	str	r3, [r7, #24]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 8000db2:	2300      	movs	r3, #0
 8000db4:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 8000db6:	f107 0318 	add.w	r3, r7, #24
 8000dba:	4619      	mov	r1, r3
 8000dbc:	481d      	ldr	r0, [pc, #116]	; (8000e34 <MX_ADC1_Init+0x138>)
 8000dbe:	f004 fa15 	bl	80051ec <LL_ADC_CommonInit>
  LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(ADC1), LL_ADC_PATH_INTERNAL_NONE);
 8000dc2:	2100      	movs	r1, #0
 8000dc4:	481b      	ldr	r0, [pc, #108]	; (8000e34 <MX_ADC1_Init+0x138>)
 8000dc6:	f7ff fea5 	bl	8000b14 <LL_ADC_SetCommonPathInternalCh>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC1);
 8000dca:	4819      	ldr	r0, [pc, #100]	; (8000e30 <MX_ADC1_Init+0x134>)
 8000dcc:	f7ff ff30 	bl	8000c30 <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC1);
 8000dd0:	4817      	ldr	r0, [pc, #92]	; (8000e30 <MX_ADC1_Init+0x134>)
 8000dd2:	f7ff ff3f 	bl	8000c54 <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 8000dd6:	4b18      	ldr	r3, [pc, #96]	; (8000e38 <MX_ADC1_Init+0x13c>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	099b      	lsrs	r3, r3, #6
 8000ddc:	4a17      	ldr	r2, [pc, #92]	; (8000e3c <MX_ADC1_Init+0x140>)
 8000dde:	fba2 2303 	umull	r2, r3, r2, r3
 8000de2:	099a      	lsrs	r2, r3, #6
 8000de4:	4613      	mov	r3, r2
 8000de6:	009b      	lsls	r3, r3, #2
 8000de8:	4413      	add	r3, r2
 8000dea:	009b      	lsls	r3, r3, #2
 8000dec:	461a      	mov	r2, r3
 8000dee:	4b14      	ldr	r3, [pc, #80]	; (8000e40 <MX_ADC1_Init+0x144>)
 8000df0:	fba3 2302 	umull	r2, r3, r3, r2
 8000df4:	08db      	lsrs	r3, r3, #3
 8000df6:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 8000df8:	e002      	b.n	8000e00 <MX_ADC1_Init+0x104>
  {
    wait_loop_index--;
 8000dfa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000dfc:	3b01      	subs	r3, #1
 8000dfe:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 8000e00:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d1f9      	bne.n	8000dfa <MX_ADC1_Init+0xfe>
  }

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_3);
 8000e06:	4a0f      	ldr	r2, [pc, #60]	; (8000e44 <MX_ADC1_Init+0x148>)
 8000e08:	2106      	movs	r1, #6
 8000e0a:	4809      	ldr	r0, [pc, #36]	; (8000e30 <MX_ADC1_Init+0x134>)
 8000e0c:	f7ff fe95 	bl	8000b3a <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8000e10:	2200      	movs	r2, #0
 8000e12:	490c      	ldr	r1, [pc, #48]	; (8000e44 <MX_ADC1_Init+0x148>)
 8000e14:	4806      	ldr	r0, [pc, #24]	; (8000e30 <MX_ADC1_Init+0x134>)
 8000e16:	f7ff febc 	bl	8000b92 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SINGLE_ENDED);
 8000e1a:	227f      	movs	r2, #127	; 0x7f
 8000e1c:	4909      	ldr	r1, [pc, #36]	; (8000e44 <MX_ADC1_Init+0x148>)
 8000e1e:	4804      	ldr	r0, [pc, #16]	; (8000e30 <MX_ADC1_Init+0x134>)
 8000e20:	f7ff fee2 	bl	8000be8 <LL_ADC_SetChannelSingleDiff>
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000e24:	bf00      	nop
 8000e26:	3750      	adds	r7, #80	; 0x50
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	48000800 	.word	0x48000800
 8000e30:	50040000 	.word	0x50040000
 8000e34:	50040300 	.word	0x50040300
 8000e38:	20000004 	.word	0x20000004
 8000e3c:	053e2d63 	.word	0x053e2d63
 8000e40:	cccccccd 	.word	0xcccccccd
 8000e44:	0c900008 	.word	0x0c900008

08000e48 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b094      	sub	sp, #80	; 0x50
 8000e4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8000e4e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000e52:	2200      	movs	r2, #0
 8000e54:	601a      	str	r2, [r3, #0]
 8000e56:	605a      	str	r2, [r3, #4]
 8000e58:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8000e5a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000e5e:	2200      	movs	r2, #0
 8000e60:	601a      	str	r2, [r3, #0]
 8000e62:	605a      	str	r2, [r3, #4]
 8000e64:	609a      	str	r2, [r3, #8]
 8000e66:	60da      	str	r2, [r3, #12]
 8000e68:	611a      	str	r2, [r3, #16]
 8000e6a:	615a      	str	r2, [r3, #20]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 8000e6c:	f107 0318 	add.w	r3, r7, #24
 8000e70:	2200      	movs	r2, #0
 8000e72:	601a      	str	r2, [r3, #0]
 8000e74:	605a      	str	r2, [r3, #4]
 8000e76:	609a      	str	r2, [r3, #8]
 8000e78:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e7a:	463b      	mov	r3, r7
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	601a      	str	r2, [r3, #0]
 8000e80:	605a      	str	r2, [r3, #4]
 8000e82:	609a      	str	r2, [r3, #8]
 8000e84:	60da      	str	r2, [r3, #12]
 8000e86:	611a      	str	r2, [r3, #16]
 8000e88:	615a      	str	r2, [r3, #20]

  LL_RCC_SetADCClockSource(LL_RCC_ADC_CLKSOURCE_SYSCLK);
 8000e8a:	f04f 5040 	mov.w	r0, #805306368	; 0x30000000
 8000e8e:	f7ff fef5 	bl	8000c7c <LL_RCC_SetADCClockSource>

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC);
 8000e92:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000e96:	f7ff ff07 	bl	8000ca8 <LL_AHB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8000e9a:	2004      	movs	r0, #4
 8000e9c:	f7ff ff04 	bl	8000ca8 <LL_AHB2_GRP1_EnableClock>
  /**ADC2 GPIO Configuration
  PC3   ------> ADC2_IN4
  */
  GPIO_InitStruct.Pin = LC_BOT_IN_Pin;
 8000ea0:	2308      	movs	r3, #8
 8000ea2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8000ea4:	2303      	movs	r3, #3
 8000ea6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LC_BOT_IN_GPIO_Port, &GPIO_InitStruct);
 8000eac:	463b      	mov	r3, r7
 8000eae:	4619      	mov	r1, r3
 8000eb0:	4830      	ldr	r0, [pc, #192]	; (8000f74 <MX_ADC2_Init+0x12c>)
 8000eb2:	f004 fb9e 	bl	80055f2 <LL_GPIO_Init>

  LL_GPIO_EnablePinAnalogControl(LC_BOT_IN_GPIO_Port, LC_BOT_IN_Pin);
 8000eb6:	2108      	movs	r1, #8
 8000eb8:	482e      	ldr	r0, [pc, #184]	; (8000f74 <MX_ADC2_Init+0x12c>)
 8000eba:	f7ff ff0d 	bl	8000cd8 <LL_GPIO_EnablePinAnalogControl>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	643b      	str	r3, [r7, #64]	; 0x40
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	647b      	str	r3, [r7, #68]	; 0x44
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_ADC_Init(ADC2, &ADC_InitStruct);
 8000eca:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000ece:	4619      	mov	r1, r3
 8000ed0:	4829      	ldr	r0, [pc, #164]	; (8000f78 <MX_ADC2_Init+0x130>)
 8000ed2:	f004 f9d3 	bl	800527c <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 8000eda:	2300      	movs	r3, #0
 8000edc:	62fb      	str	r3, [r7, #44]	; 0x2c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	63bb      	str	r3, [r7, #56]	; 0x38
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 8000eea:	2300      	movs	r3, #0
 8000eec:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_ADC_REG_Init(ADC2, &ADC_REG_InitStruct);
 8000eee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000ef2:	4619      	mov	r1, r3
 8000ef4:	4820      	ldr	r0, [pc, #128]	; (8000f78 <MX_ADC2_Init+0x130>)
 8000ef6:	f004 f9e7 	bl	80052c8 <LL_ADC_REG_Init>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_ASYNC_DIV1;
 8000efa:	2300      	movs	r3, #0
 8000efc:	61bb      	str	r3, [r7, #24]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC2), &ADC_CommonInitStruct);
 8000efe:	f107 0318 	add.w	r3, r7, #24
 8000f02:	4619      	mov	r1, r3
 8000f04:	481d      	ldr	r0, [pc, #116]	; (8000f7c <MX_ADC2_Init+0x134>)
 8000f06:	f004 f971 	bl	80051ec <LL_ADC_CommonInit>
  LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(ADC2), LL_ADC_PATH_INTERNAL_NONE);
 8000f0a:	2100      	movs	r1, #0
 8000f0c:	481b      	ldr	r0, [pc, #108]	; (8000f7c <MX_ADC2_Init+0x134>)
 8000f0e:	f7ff fe01 	bl	8000b14 <LL_ADC_SetCommonPathInternalCh>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC2);
 8000f12:	4819      	ldr	r0, [pc, #100]	; (8000f78 <MX_ADC2_Init+0x130>)
 8000f14:	f7ff fe8c 	bl	8000c30 <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC2);
 8000f18:	4817      	ldr	r0, [pc, #92]	; (8000f78 <MX_ADC2_Init+0x130>)
 8000f1a:	f7ff fe9b 	bl	8000c54 <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 8000f1e:	4b18      	ldr	r3, [pc, #96]	; (8000f80 <MX_ADC2_Init+0x138>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	099b      	lsrs	r3, r3, #6
 8000f24:	4a17      	ldr	r2, [pc, #92]	; (8000f84 <MX_ADC2_Init+0x13c>)
 8000f26:	fba2 2303 	umull	r2, r3, r2, r3
 8000f2a:	099a      	lsrs	r2, r3, #6
 8000f2c:	4613      	mov	r3, r2
 8000f2e:	009b      	lsls	r3, r3, #2
 8000f30:	4413      	add	r3, r2
 8000f32:	009b      	lsls	r3, r3, #2
 8000f34:	461a      	mov	r2, r3
 8000f36:	4b14      	ldr	r3, [pc, #80]	; (8000f88 <MX_ADC2_Init+0x140>)
 8000f38:	fba3 2302 	umull	r2, r3, r3, r2
 8000f3c:	08db      	lsrs	r3, r3, #3
 8000f3e:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 8000f40:	e002      	b.n	8000f48 <MX_ADC2_Init+0x100>
  {
    wait_loop_index--;
 8000f42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000f44:	3b01      	subs	r3, #1
 8000f46:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 8000f48:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d1f9      	bne.n	8000f42 <MX_ADC2_Init+0xfa>
  }

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC2, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_4);
 8000f4e:	4a0f      	ldr	r2, [pc, #60]	; (8000f8c <MX_ADC2_Init+0x144>)
 8000f50:	2106      	movs	r1, #6
 8000f52:	4809      	ldr	r0, [pc, #36]	; (8000f78 <MX_ADC2_Init+0x130>)
 8000f54:	f7ff fdf1 	bl	8000b3a <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_4, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8000f58:	2200      	movs	r2, #0
 8000f5a:	490c      	ldr	r1, [pc, #48]	; (8000f8c <MX_ADC2_Init+0x144>)
 8000f5c:	4806      	ldr	r0, [pc, #24]	; (8000f78 <MX_ADC2_Init+0x130>)
 8000f5e:	f7ff fe18 	bl	8000b92 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC2, LL_ADC_CHANNEL_4, LL_ADC_SINGLE_ENDED);
 8000f62:	227f      	movs	r2, #127	; 0x7f
 8000f64:	4909      	ldr	r1, [pc, #36]	; (8000f8c <MX_ADC2_Init+0x144>)
 8000f66:	4804      	ldr	r0, [pc, #16]	; (8000f78 <MX_ADC2_Init+0x130>)
 8000f68:	f7ff fe3e 	bl	8000be8 <LL_ADC_SetChannelSingleDiff>
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000f6c:	bf00      	nop
 8000f6e:	3750      	adds	r7, #80	; 0x50
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	48000800 	.word	0x48000800
 8000f78:	50040100 	.word	0x50040100
 8000f7c:	50040300 	.word	0x50040300
 8000f80:	20000004 	.word	0x20000004
 8000f84:	053e2d63 	.word	0x053e2d63
 8000f88:	cccccccd 	.word	0xcccccccd
 8000f8c:	10c00010 	.word	0x10c00010

08000f90 <ErrorHandler_AS5145B>:
} LED_Code_e;

static LED_Code_e CM_ledCode = NoError;

void ErrorHandler_AS5145B(EncoderIndex_e deviceIndex, AS5145B_Error_e error)
{
 8000f90:	b480      	push	{r7}
 8000f92:	b083      	sub	sp, #12
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	4603      	mov	r3, r0
 8000f98:	460a      	mov	r2, r1
 8000f9a:	71fb      	strb	r3, [r7, #7]
 8000f9c:	4613      	mov	r3, r2
 8000f9e:	71bb      	strb	r3, [r7, #6]
	if(deviceIndex == AnkleEncoderIndex)
 8000fa0:	79fb      	ldrb	r3, [r7, #7]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d103      	bne.n	8000fae <ErrorHandler_AS5145B+0x1e>
		CM_ledCode = AnkleEncoderInitError;
 8000fa6:	4b04      	ldr	r3, [pc, #16]	; (8000fb8 <ErrorHandler_AS5145B+0x28>)
 8000fa8:	2201      	movs	r2, #1
 8000faa:	701a      	strb	r2, [r3, #0]
 8000fac:	e002      	b.n	8000fb4 <ErrorHandler_AS5145B+0x24>
	else
		CM_ledCode = KneeEncoderInitError;
 8000fae:	4b02      	ldr	r3, [pc, #8]	; (8000fb8 <ErrorHandler_AS5145B+0x28>)
 8000fb0:	2206      	movs	r2, #6
 8000fb2:	701a      	strb	r2, [r3, #0]

	while(1);
 8000fb4:	e7fe      	b.n	8000fb4 <ErrorHandler_AS5145B+0x24>
 8000fb6:	bf00      	nop
 8000fb8:	2000002c 	.word	0x2000002c

08000fbc <ErrorHandler_EPOS4>:
}

void ErrorHandler_EPOS4(MotorControllerIndex_e deviceIndex, EPOS4_Error_e error)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	460a      	mov	r2, r1
 8000fc6:	71fb      	strb	r3, [r7, #7]
 8000fc8:	4613      	mov	r3, r2
 8000fca:	71bb      	strb	r3, [r7, #6]
	if(deviceIndex == AnkleMotorControllerIndex)
 8000fcc:	79fb      	ldrb	r3, [r7, #7]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d111      	bne.n	8000ff6 <ErrorHandler_EPOS4+0x3a>
	{
		if(error == EPOS4_FaultError)
 8000fd2:	79bb      	ldrb	r3, [r7, #6]
 8000fd4:	2b08      	cmp	r3, #8
 8000fd6:	d103      	bne.n	8000fe0 <ErrorHandler_EPOS4+0x24>
			CM_ledCode = AnkleMotorControllerFaultError;
 8000fd8:	4b1b      	ldr	r3, [pc, #108]	; (8001048 <ErrorHandler_EPOS4+0x8c>)
 8000fda:	2203      	movs	r2, #3
 8000fdc:	701a      	strb	r2, [r3, #0]
 8000fde:	e01b      	b.n	8001018 <ErrorHandler_EPOS4+0x5c>
		else if(error == EPOS4_AbortError)
 8000fe0:	79bb      	ldrb	r3, [r7, #6]
 8000fe2:	2b09      	cmp	r3, #9
 8000fe4:	d103      	bne.n	8000fee <ErrorHandler_EPOS4+0x32>
			CM_ledCode = AnkleMotorControllerAbortError;
 8000fe6:	4b18      	ldr	r3, [pc, #96]	; (8001048 <ErrorHandler_EPOS4+0x8c>)
 8000fe8:	2204      	movs	r2, #4
 8000fea:	701a      	strb	r2, [r3, #0]
 8000fec:	e014      	b.n	8001018 <ErrorHandler_EPOS4+0x5c>
		else
			CM_ledCode = AnkleMotorControllerInitError;
 8000fee:	4b16      	ldr	r3, [pc, #88]	; (8001048 <ErrorHandler_EPOS4+0x8c>)
 8000ff0:	2202      	movs	r2, #2
 8000ff2:	701a      	strb	r2, [r3, #0]
 8000ff4:	e010      	b.n	8001018 <ErrorHandler_EPOS4+0x5c>
	}
	else
	{
		if(error == EPOS4_FaultError)
 8000ff6:	79bb      	ldrb	r3, [r7, #6]
 8000ff8:	2b08      	cmp	r3, #8
 8000ffa:	d103      	bne.n	8001004 <ErrorHandler_EPOS4+0x48>
			CM_ledCode = KneeMotorControllerFaultError;
 8000ffc:	4b12      	ldr	r3, [pc, #72]	; (8001048 <ErrorHandler_EPOS4+0x8c>)
 8000ffe:	2208      	movs	r2, #8
 8001000:	701a      	strb	r2, [r3, #0]
 8001002:	e009      	b.n	8001018 <ErrorHandler_EPOS4+0x5c>
		else if(error == EPOS4_AbortError)
 8001004:	79bb      	ldrb	r3, [r7, #6]
 8001006:	2b09      	cmp	r3, #9
 8001008:	d103      	bne.n	8001012 <ErrorHandler_EPOS4+0x56>
			CM_ledCode = KneeMotorControllerAbortError;
 800100a:	4b0f      	ldr	r3, [pc, #60]	; (8001048 <ErrorHandler_EPOS4+0x8c>)
 800100c:	2209      	movs	r2, #9
 800100e:	701a      	strb	r2, [r3, #0]
 8001010:	e002      	b.n	8001018 <ErrorHandler_EPOS4+0x5c>
		else
			CM_ledCode = KneeMotorControllerInitError;
 8001012:	4b0d      	ldr	r3, [pc, #52]	; (8001048 <ErrorHandler_EPOS4+0x8c>)
 8001014:	2207      	movs	r2, #7
 8001016:	701a      	strb	r2, [r3, #0]
	}

	if((Prosthesis_Init.Joint == Ankle) || (Prosthesis_Init.Joint == Combined))
 8001018:	4b0c      	ldr	r3, [pc, #48]	; (800104c <ErrorHandler_EPOS4+0x90>)
 800101a:	785b      	ldrb	r3, [r3, #1]
 800101c:	2b00      	cmp	r3, #0
 800101e:	d003      	beq.n	8001028 <ErrorHandler_EPOS4+0x6c>
 8001020:	4b0a      	ldr	r3, [pc, #40]	; (800104c <ErrorHandler_EPOS4+0x90>)
 8001022:	785b      	ldrb	r3, [r3, #1]
 8001024:	2b01      	cmp	r3, #1
 8001026:	d102      	bne.n	800102e <ErrorHandler_EPOS4+0x72>
		EPOS4_DisableVoltage(AnkleMotorControllerIndex);
 8001028:	2000      	movs	r0, #0
 800102a:	f002 fd27 	bl	8003a7c <EPOS4_DisableVoltage>

	if((Prosthesis_Init.Joint == Knee) || (Prosthesis_Init.Joint == Combined))
 800102e:	4b07      	ldr	r3, [pc, #28]	; (800104c <ErrorHandler_EPOS4+0x90>)
 8001030:	785b      	ldrb	r3, [r3, #1]
 8001032:	2b02      	cmp	r3, #2
 8001034:	d003      	beq.n	800103e <ErrorHandler_EPOS4+0x82>
 8001036:	4b05      	ldr	r3, [pc, #20]	; (800104c <ErrorHandler_EPOS4+0x90>)
 8001038:	785b      	ldrb	r3, [r3, #1]
 800103a:	2b01      	cmp	r3, #1
 800103c:	d102      	bne.n	8001044 <ErrorHandler_EPOS4+0x88>
		EPOS4_DisableVoltage(KneeMotorControllerIndex);
 800103e:	2001      	movs	r0, #1
 8001040:	f002 fd1c 	bl	8003a7c <EPOS4_DisableVoltage>

	while(1);
 8001044:	e7fe      	b.n	8001044 <ErrorHandler_EPOS4+0x88>
 8001046:	bf00      	nop
 8001048:	2000002c 	.word	0x2000002c
 800104c:	20000030 	.word	0x20000030

08001050 <ErrorHandler_MCP25625>:
}

void ErrorHandler_MCP25625(uint8_t deviceIndex, MCP25625_Error_e error)
{
 8001050:	b480      	push	{r7}
 8001052:	b083      	sub	sp, #12
 8001054:	af00      	add	r7, sp, #0
 8001056:	4603      	mov	r3, r0
 8001058:	460a      	mov	r2, r1
 800105a:	71fb      	strb	r3, [r7, #7]
 800105c:	4613      	mov	r3, r2
 800105e:	71bb      	strb	r3, [r7, #6]
	if(deviceIndex == AnkleCAN_ControllerIndex)
 8001060:	79fb      	ldrb	r3, [r7, #7]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d103      	bne.n	800106e <ErrorHandler_MCP25625+0x1e>
		CM_ledCode = AnkleCAN_ControllerInitError;
 8001066:	4b04      	ldr	r3, [pc, #16]	; (8001078 <ErrorHandler_MCP25625+0x28>)
 8001068:	2205      	movs	r2, #5
 800106a:	701a      	strb	r2, [r3, #0]
 800106c:	e002      	b.n	8001074 <ErrorHandler_MCP25625+0x24>
	else
		CM_ledCode = KneeCAN_ControllerInitError;
 800106e:	4b02      	ldr	r3, [pc, #8]	; (8001078 <ErrorHandler_MCP25625+0x28>)
 8001070:	220a      	movs	r2, #10
 8001072:	701a      	strb	r2, [r3, #0]

	while(1);
 8001074:	e7fe      	b.n	8001074 <ErrorHandler_MCP25625+0x24>
 8001076:	bf00      	nop
 8001078:	2000002c 	.word	0x2000002c

0800107c <ErrorHandler_MPU925x>:
}

void ErrorHandler_MPU925x(MPU925x_Error_e error)
{
 800107c:	b480      	push	{r7}
 800107e:	b083      	sub	sp, #12
 8001080:	af00      	add	r7, sp, #0
 8001082:	4603      	mov	r3, r0
 8001084:	71fb      	strb	r3, [r7, #7]
	CM_ledCode = IMU_InitError;
 8001086:	4b02      	ldr	r3, [pc, #8]	; (8001090 <ErrorHandler_MPU925x+0x14>)
 8001088:	220b      	movs	r2, #11
 800108a:	701a      	strb	r2, [r3, #0]
	while(1);
 800108c:	e7fe      	b.n	800108c <ErrorHandler_MPU925x+0x10>
 800108e:	bf00      	nop
 8001090:	2000002c 	.word	0x2000002c

08001094 <LL_AHB2_GRP1_EnableClock>:
{
 8001094:	b480      	push	{r7}
 8001096:	b085      	sub	sp, #20
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800109c:	4b08      	ldr	r3, [pc, #32]	; (80010c0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800109e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80010a0:	4907      	ldr	r1, [pc, #28]	; (80010c0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	4313      	orrs	r3, r2
 80010a6:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80010a8:	4b05      	ldr	r3, [pc, #20]	; (80010c0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80010aa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	4013      	ands	r3, r2
 80010b0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80010b2:	68fb      	ldr	r3, [r7, #12]
}
 80010b4:	bf00      	nop
 80010b6:	3714      	adds	r7, #20
 80010b8:	46bd      	mov	sp, r7
 80010ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010be:	4770      	bx	lr
 80010c0:	40021000 	.word	0x40021000

080010c4 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b083      	sub	sp, #12
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
 80010cc:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	683a      	ldr	r2, [r7, #0]
 80010d2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80010d4:	bf00      	nop
 80010d6:	370c      	adds	r7, #12
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr

080010e0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b086      	sub	sp, #24
 80010e4:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e6:	463b      	mov	r3, r7
 80010e8:	2200      	movs	r2, #0
 80010ea:	601a      	str	r2, [r3, #0]
 80010ec:	605a      	str	r2, [r3, #4]
 80010ee:	609a      	str	r2, [r3, #8]
 80010f0:	60da      	str	r2, [r3, #12]
 80010f2:	611a      	str	r2, [r3, #16]
 80010f4:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 80010f6:	2004      	movs	r0, #4
 80010f8:	f7ff ffcc 	bl	8001094 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 80010fc:	2001      	movs	r0, #1
 80010fe:	f7ff ffc9 	bl	8001094 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8001102:	2002      	movs	r0, #2
 8001104:	f7ff ffc6 	bl	8001094 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, ANKLE_ENCODER_CSn_Pin|ANKLE_CAN_CONTROLLER_CS_Pin|KNEE_ENCODER_CSn_Pin);
 8001108:	f242 0150 	movw	r1, #8272	; 0x2050
 800110c:	4826      	ldr	r0, [pc, #152]	; (80011a8 <MX_GPIO_Init+0xc8>)
 800110e:	f7ff ffd9 	bl	80010c4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, ANKLE_ENCODER_CLK_Pin|IMU_CS_Pin);
 8001112:	f44f 7188 	mov.w	r1, #272	; 0x110
 8001116:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800111a:	f7ff ffd3 	bl	80010c4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, OSCOPE_Pin|KNEE_CAN_CONTROLLER_CS_Pin|KNEE_ENCODER_CLK_Pin);
 800111e:	f241 0184 	movw	r1, #4228	; 0x1084
 8001122:	4822      	ldr	r0, [pc, #136]	; (80011ac <MX_GPIO_Init+0xcc>)
 8001124:	f7ff ffce 	bl	80010c4 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = ANKLE_ENCODER_CSn_Pin|ANKLE_CAN_CONTROLLER_CS_Pin|KNEE_ENCODER_CSn_Pin;
 8001128:	f242 0350 	movw	r3, #8272	; 0x2050
 800112c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800112e:	2301      	movs	r3, #1
 8001130:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001132:	2300      	movs	r3, #0
 8001134:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001136:	2300      	movs	r3, #0
 8001138:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800113a:	2300      	movs	r3, #0
 800113c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800113e:	463b      	mov	r3, r7
 8001140:	4619      	mov	r1, r3
 8001142:	4819      	ldr	r0, [pc, #100]	; (80011a8 <MX_GPIO_Init+0xc8>)
 8001144:	f004 fa55 	bl	80055f2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = ANKLE_ENCODER_CLK_Pin|IMU_CS_Pin;
 8001148:	f44f 7388 	mov.w	r3, #272	; 0x110
 800114c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800114e:	2301      	movs	r3, #1
 8001150:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001152:	2300      	movs	r3, #0
 8001154:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001156:	2300      	movs	r3, #0
 8001158:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800115a:	2300      	movs	r3, #0
 800115c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800115e:	463b      	mov	r3, r7
 8001160:	4619      	mov	r1, r3
 8001162:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001166:	f004 fa44 	bl	80055f2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = ANKLE_ENCODER_DO_Pin|KNEE_ENCODER_DO_Pin;
 800116a:	23a0      	movs	r3, #160	; 0xa0
 800116c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800116e:	2300      	movs	r3, #0
 8001170:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001172:	2300      	movs	r3, #0
 8001174:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001176:	463b      	mov	r3, r7
 8001178:	4619      	mov	r1, r3
 800117a:	480b      	ldr	r0, [pc, #44]	; (80011a8 <MX_GPIO_Init+0xc8>)
 800117c:	f004 fa39 	bl	80055f2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = OSCOPE_Pin|KNEE_CAN_CONTROLLER_CS_Pin|KNEE_ENCODER_CLK_Pin;
 8001180:	f241 0384 	movw	r3, #4228	; 0x1084
 8001184:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001186:	2301      	movs	r3, #1
 8001188:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800118a:	2300      	movs	r3, #0
 800118c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800118e:	2300      	movs	r3, #0
 8001190:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001192:	2300      	movs	r3, #0
 8001194:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001196:	463b      	mov	r3, r7
 8001198:	4619      	mov	r1, r3
 800119a:	4804      	ldr	r0, [pc, #16]	; (80011ac <MX_GPIO_Init+0xcc>)
 800119c:	f004 fa29 	bl	80055f2 <LL_GPIO_Init>

}
 80011a0:	bf00      	nop
 80011a2:	3718      	adds	r7, #24
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}
 80011a8:	48000800 	.word	0x48000800
 80011ac:	48000400 	.word	0x48000400

080011b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011b4:	4b04      	ldr	r3, [pc, #16]	; (80011c8 <__NVIC_GetPriorityGrouping+0x18>)
 80011b6:	68db      	ldr	r3, [r3, #12]
 80011b8:	0a1b      	lsrs	r3, r3, #8
 80011ba:	f003 0307 	and.w	r3, r3, #7
}
 80011be:	4618      	mov	r0, r3
 80011c0:	46bd      	mov	sp, r7
 80011c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c6:	4770      	bx	lr
 80011c8:	e000ed00 	.word	0xe000ed00

080011cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b083      	sub	sp, #12
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	4603      	mov	r3, r0
 80011d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	db0b      	blt.n	80011f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011de:	79fb      	ldrb	r3, [r7, #7]
 80011e0:	f003 021f 	and.w	r2, r3, #31
 80011e4:	4907      	ldr	r1, [pc, #28]	; (8001204 <__NVIC_EnableIRQ+0x38>)
 80011e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ea:	095b      	lsrs	r3, r3, #5
 80011ec:	2001      	movs	r0, #1
 80011ee:	fa00 f202 	lsl.w	r2, r0, r2
 80011f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80011f6:	bf00      	nop
 80011f8:	370c      	adds	r7, #12
 80011fa:	46bd      	mov	sp, r7
 80011fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001200:	4770      	bx	lr
 8001202:	bf00      	nop
 8001204:	e000e100 	.word	0xe000e100

08001208 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001208:	b480      	push	{r7}
 800120a:	b083      	sub	sp, #12
 800120c:	af00      	add	r7, sp, #0
 800120e:	4603      	mov	r3, r0
 8001210:	6039      	str	r1, [r7, #0]
 8001212:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001214:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001218:	2b00      	cmp	r3, #0
 800121a:	db0a      	blt.n	8001232 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	b2da      	uxtb	r2, r3
 8001220:	490c      	ldr	r1, [pc, #48]	; (8001254 <__NVIC_SetPriority+0x4c>)
 8001222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001226:	0112      	lsls	r2, r2, #4
 8001228:	b2d2      	uxtb	r2, r2
 800122a:	440b      	add	r3, r1
 800122c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001230:	e00a      	b.n	8001248 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	b2da      	uxtb	r2, r3
 8001236:	4908      	ldr	r1, [pc, #32]	; (8001258 <__NVIC_SetPriority+0x50>)
 8001238:	79fb      	ldrb	r3, [r7, #7]
 800123a:	f003 030f 	and.w	r3, r3, #15
 800123e:	3b04      	subs	r3, #4
 8001240:	0112      	lsls	r2, r2, #4
 8001242:	b2d2      	uxtb	r2, r2
 8001244:	440b      	add	r3, r1
 8001246:	761a      	strb	r2, [r3, #24]
}
 8001248:	bf00      	nop
 800124a:	370c      	adds	r7, #12
 800124c:	46bd      	mov	sp, r7
 800124e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001252:	4770      	bx	lr
 8001254:	e000e100 	.word	0xe000e100
 8001258:	e000ed00 	.word	0xe000ed00

0800125c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800125c:	b480      	push	{r7}
 800125e:	b089      	sub	sp, #36	; 0x24
 8001260:	af00      	add	r7, sp, #0
 8001262:	60f8      	str	r0, [r7, #12]
 8001264:	60b9      	str	r1, [r7, #8]
 8001266:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	f003 0307 	and.w	r3, r3, #7
 800126e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001270:	69fb      	ldr	r3, [r7, #28]
 8001272:	f1c3 0307 	rsb	r3, r3, #7
 8001276:	2b04      	cmp	r3, #4
 8001278:	bf28      	it	cs
 800127a:	2304      	movcs	r3, #4
 800127c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800127e:	69fb      	ldr	r3, [r7, #28]
 8001280:	3304      	adds	r3, #4
 8001282:	2b06      	cmp	r3, #6
 8001284:	d902      	bls.n	800128c <NVIC_EncodePriority+0x30>
 8001286:	69fb      	ldr	r3, [r7, #28]
 8001288:	3b03      	subs	r3, #3
 800128a:	e000      	b.n	800128e <NVIC_EncodePriority+0x32>
 800128c:	2300      	movs	r3, #0
 800128e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001290:	f04f 32ff 	mov.w	r2, #4294967295
 8001294:	69bb      	ldr	r3, [r7, #24]
 8001296:	fa02 f303 	lsl.w	r3, r2, r3
 800129a:	43da      	mvns	r2, r3
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	401a      	ands	r2, r3
 80012a0:	697b      	ldr	r3, [r7, #20]
 80012a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012a4:	f04f 31ff 	mov.w	r1, #4294967295
 80012a8:	697b      	ldr	r3, [r7, #20]
 80012aa:	fa01 f303 	lsl.w	r3, r1, r3
 80012ae:	43d9      	mvns	r1, r3
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012b4:	4313      	orrs	r3, r2
         );
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	3724      	adds	r7, #36	; 0x24
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr

080012c2 <LL_LPTIM_SetUpdateMode>:
  *         @arg @ref LL_LPTIM_UPDATE_MODE_IMMEDIATE
  *         @arg @ref LL_LPTIM_UPDATE_MODE_ENDOFPERIOD
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetUpdateMode(LPTIM_TypeDef *LPTIMx, uint32_t UpdateMode)
{
 80012c2:	b480      	push	{r7}
 80012c4:	b083      	sub	sp, #12
 80012c6:	af00      	add	r7, sp, #0
 80012c8:	6078      	str	r0, [r7, #4]
 80012ca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_PRELOAD, UpdateMode);
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	68db      	ldr	r3, [r3, #12]
 80012d0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	431a      	orrs	r2, r3
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	60da      	str	r2, [r3, #12]
}
 80012dc:	bf00      	nop
 80012de:	370c      	adds	r7, #12
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr

080012e8 <LL_LPTIM_SetCounterMode>:
  *         @arg @ref LL_LPTIM_COUNTER_MODE_INTERNAL
  *         @arg @ref LL_LPTIM_COUNTER_MODE_EXTERNAL
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetCounterMode(LPTIM_TypeDef *LPTIMx, uint32_t CounterMode)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b083      	sub	sp, #12
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
 80012f0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_COUNTMODE, CounterMode);
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	68db      	ldr	r3, [r3, #12]
 80012f6:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	431a      	orrs	r2, r3
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	60da      	str	r2, [r3, #12]
}
 8001302:	bf00      	nop
 8001304:	370c      	adds	r7, #12
 8001306:	46bd      	mov	sp, r7
 8001308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130c:	4770      	bx	lr

0800130e <LL_LPTIM_SetPolarity>:
  *         @arg @ref LL_LPTIM_OUTPUT_POLARITY_REGULAR
  *         @arg @ref LL_LPTIM_OUTPUT_POLARITY_INVERSE
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetPolarity(LPTIM_TypeDef *LPTIMx, uint32_t Polarity)
{
 800130e:	b480      	push	{r7}
 8001310:	b083      	sub	sp, #12
 8001312:	af00      	add	r7, sp, #0
 8001314:	6078      	str	r0, [r7, #4]
 8001316:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_WAVPOL, Polarity);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	68db      	ldr	r3, [r3, #12]
 800131c:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	431a      	orrs	r2, r3
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	60da      	str	r2, [r3, #12]
}
 8001328:	bf00      	nop
 800132a:	370c      	adds	r7, #12
 800132c:	46bd      	mov	sp, r7
 800132e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001332:	4770      	bx	lr

08001334 <LL_LPTIM_SetPrescaler>:
  *         @arg @ref LL_LPTIM_PRESCALER_DIV64
  *         @arg @ref LL_LPTIM_PRESCALER_DIV128
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetPrescaler(LPTIM_TypeDef *LPTIMx, uint32_t Prescaler)
{
 8001334:	b480      	push	{r7}
 8001336:	b083      	sub	sp, #12
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
 800133c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_PRESC, Prescaler);
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	68db      	ldr	r3, [r3, #12]
 8001342:	f423 6260 	bic.w	r2, r3, #3584	; 0xe00
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	431a      	orrs	r2, r3
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	60da      	str	r2, [r3, #12]
}
 800134e:	bf00      	nop
 8001350:	370c      	adds	r7, #12
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr

0800135a <LL_LPTIM_SetInput1Src>:
  *         @arg @ref LL_LPTIM_INPUT1_SRC_COMP2
  *         @arg @ref LL_LPTIM_INPUT1_SRC_COMP1_COMP2
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetInput1Src(LPTIM_TypeDef *LPTIMx, uint32_t Src)
{
 800135a:	b480      	push	{r7}
 800135c:	b083      	sub	sp, #12
 800135e:	af00      	add	r7, sp, #0
 8001360:	6078      	str	r0, [r7, #4]
 8001362:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->OR, LPTIM_OR_OR, Src);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	6a1b      	ldr	r3, [r3, #32]
 8001368:	f023 0203 	bic.w	r2, r3, #3
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	431a      	orrs	r2, r3
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	621a      	str	r2, [r3, #32]
}
 8001374:	bf00      	nop
 8001376:	370c      	adds	r7, #12
 8001378:	46bd      	mov	sp, r7
 800137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137e:	4770      	bx	lr

08001380 <LL_LPTIM_TrigSw>:
  * @rmtoll CFGR         TRIGEN        LL_LPTIM_TrigSw
  * @param  LPTIMx Low-Power Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_TrigSw(LPTIM_TypeDef *LPTIMx)
{
 8001380:	b480      	push	{r7}
 8001382:	b083      	sub	sp, #12
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(LPTIMx->CFGR, LPTIM_CFGR_TRIGEN);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	68db      	ldr	r3, [r3, #12]
 800138c:	f423 22c0 	bic.w	r2, r3, #393216	; 0x60000
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	60da      	str	r2, [r3, #12]
}
 8001394:	bf00      	nop
 8001396:	370c      	adds	r7, #12
 8001398:	46bd      	mov	sp, r7
 800139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139e:	4770      	bx	lr

080013a0 <LL_LPTIM_SetClockSource>:
  *         @arg @ref LL_LPTIM_CLK_SOURCE_INTERNAL
  *         @arg @ref LL_LPTIM_CLK_SOURCE_EXTERNAL
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetClockSource(LPTIM_TypeDef *LPTIMx, uint32_t ClockSource)
{
 80013a0:	b480      	push	{r7}
 80013a2:	b083      	sub	sp, #12
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
 80013a8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_CKSEL, ClockSource);
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	68db      	ldr	r3, [r3, #12]
 80013ae:	f023 0201 	bic.w	r2, r3, #1
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	431a      	orrs	r2, r3
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	60da      	str	r2, [r3, #12]
}
 80013ba:	bf00      	nop
 80013bc:	370c      	adds	r7, #12
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr
	...

080013c8 <LL_RCC_SetLPTIMClockSource>:
{
 80013c8:	b480      	push	{r7}
 80013ca:	b083      	sub	sp, #12
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16U));
 80013d0:	4b09      	ldr	r3, [pc, #36]	; (80013f8 <LL_RCC_SetLPTIMClockSource+0x30>)
 80013d2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	0c1b      	lsrs	r3, r3, #16
 80013da:	041b      	lsls	r3, r3, #16
 80013dc:	43db      	mvns	r3, r3
 80013de:	401a      	ands	r2, r3
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	041b      	lsls	r3, r3, #16
 80013e4:	4904      	ldr	r1, [pc, #16]	; (80013f8 <LL_RCC_SetLPTIMClockSource+0x30>)
 80013e6:	4313      	orrs	r3, r2
 80013e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80013ec:	bf00      	nop
 80013ee:	370c      	adds	r7, #12
 80013f0:	46bd      	mov	sp, r7
 80013f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f6:	4770      	bx	lr
 80013f8:	40021000 	.word	0x40021000

080013fc <LL_APB1_GRP2_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b085      	sub	sp, #20
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 8001404:	4b08      	ldr	r3, [pc, #32]	; (8001428 <LL_APB1_GRP2_EnableClock+0x2c>)
 8001406:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001408:	4907      	ldr	r1, [pc, #28]	; (8001428 <LL_APB1_GRP2_EnableClock+0x2c>)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	4313      	orrs	r3, r2
 800140e:	65cb      	str	r3, [r1, #92]	; 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8001410:	4b05      	ldr	r3, [pc, #20]	; (8001428 <LL_APB1_GRP2_EnableClock+0x2c>)
 8001412:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	4013      	ands	r3, r2
 8001418:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800141a:	68fb      	ldr	r3, [r7, #12]
}
 800141c:	bf00      	nop
 800141e:	3714      	adds	r7, #20
 8001420:	46bd      	mov	sp, r7
 8001422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001426:	4770      	bx	lr
 8001428:	40021000 	.word	0x40021000

0800142c <MX_LPTIM2_Init>:

/* USER CODE END 0 */

/* LPTIM2 init function */
void MX_LPTIM2_Init(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LPTIM2_Init 0 */

  /* USER CODE END LPTIM2_Init 0 */

  LL_RCC_SetLPTIMClockSource(LL_RCC_LPTIM2_CLKSOURCE_LSE);
 8001430:	f04f 1030 	mov.w	r0, #3145776	; 0x300030
 8001434:	f7ff ffc8 	bl	80013c8 <LL_RCC_SetLPTIMClockSource>

  /* Peripheral clock enable */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_LPTIM2);
 8001438:	2020      	movs	r0, #32
 800143a:	f7ff ffdf 	bl	80013fc <LL_APB1_GRP2_EnableClock>

  /* LPTIM2 interrupt Init */
  NVIC_SetPriority(LPTIM2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800143e:	f7ff feb7 	bl	80011b0 <__NVIC_GetPriorityGrouping>
 8001442:	4603      	mov	r3, r0
 8001444:	2200      	movs	r2, #0
 8001446:	2100      	movs	r1, #0
 8001448:	4618      	mov	r0, r3
 800144a:	f7ff ff07 	bl	800125c <NVIC_EncodePriority>
 800144e:	4603      	mov	r3, r0
 8001450:	4619      	mov	r1, r3
 8001452:	2042      	movs	r0, #66	; 0x42
 8001454:	f7ff fed8 	bl	8001208 <__NVIC_SetPriority>
  NVIC_EnableIRQ(LPTIM2_IRQn);
 8001458:	2042      	movs	r0, #66	; 0x42
 800145a:	f7ff feb7 	bl	80011cc <__NVIC_EnableIRQ>

  /* USER CODE BEGIN LPTIM2_Init 1 */

  /* USER CODE END LPTIM2_Init 1 */
  LL_LPTIM_SetClockSource(LPTIM2, LL_LPTIM_CLK_SOURCE_INTERNAL);
 800145e:	2100      	movs	r1, #0
 8001460:	480d      	ldr	r0, [pc, #52]	; (8001498 <MX_LPTIM2_Init+0x6c>)
 8001462:	f7ff ff9d 	bl	80013a0 <LL_LPTIM_SetClockSource>
  LL_LPTIM_SetPrescaler(LPTIM2, LL_LPTIM_PRESCALER_DIV1);
 8001466:	2100      	movs	r1, #0
 8001468:	480b      	ldr	r0, [pc, #44]	; (8001498 <MX_LPTIM2_Init+0x6c>)
 800146a:	f7ff ff63 	bl	8001334 <LL_LPTIM_SetPrescaler>
  LL_LPTIM_SetPolarity(LPTIM2, LL_LPTIM_OUTPUT_POLARITY_REGULAR);
 800146e:	2100      	movs	r1, #0
 8001470:	4809      	ldr	r0, [pc, #36]	; (8001498 <MX_LPTIM2_Init+0x6c>)
 8001472:	f7ff ff4c 	bl	800130e <LL_LPTIM_SetPolarity>
  LL_LPTIM_SetUpdateMode(LPTIM2, LL_LPTIM_UPDATE_MODE_IMMEDIATE);
 8001476:	2100      	movs	r1, #0
 8001478:	4807      	ldr	r0, [pc, #28]	; (8001498 <MX_LPTIM2_Init+0x6c>)
 800147a:	f7ff ff22 	bl	80012c2 <LL_LPTIM_SetUpdateMode>
  LL_LPTIM_SetCounterMode(LPTIM2, LL_LPTIM_COUNTER_MODE_INTERNAL);
 800147e:	2100      	movs	r1, #0
 8001480:	4805      	ldr	r0, [pc, #20]	; (8001498 <MX_LPTIM2_Init+0x6c>)
 8001482:	f7ff ff31 	bl	80012e8 <LL_LPTIM_SetCounterMode>
  LL_LPTIM_TrigSw(LPTIM2);
 8001486:	4804      	ldr	r0, [pc, #16]	; (8001498 <MX_LPTIM2_Init+0x6c>)
 8001488:	f7ff ff7a 	bl	8001380 <LL_LPTIM_TrigSw>
  LL_LPTIM_SetInput1Src(LPTIM2, LL_LPTIM_INPUT1_SRC_GPIO);
 800148c:	2100      	movs	r1, #0
 800148e:	4802      	ldr	r0, [pc, #8]	; (8001498 <MX_LPTIM2_Init+0x6c>)
 8001490:	f7ff ff63 	bl	800135a <LL_LPTIM_SetInput1Src>
  /* USER CODE BEGIN LPTIM2_Init 2 */

  /* USER CODE END LPTIM2_Init 2 */

}
 8001494:	bf00      	nop
 8001496:	bd80      	pop	{r7, pc}
 8001498:	40009400 	.word	0x40009400

0800149c <__NVIC_SetPriorityGrouping>:
{
 800149c:	b480      	push	{r7}
 800149e:	b085      	sub	sp, #20
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	f003 0307 	and.w	r3, r3, #7
 80014aa:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014ac:	4b0c      	ldr	r3, [pc, #48]	; (80014e0 <__NVIC_SetPriorityGrouping+0x44>)
 80014ae:	68db      	ldr	r3, [r3, #12]
 80014b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014b2:	68ba      	ldr	r2, [r7, #8]
 80014b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80014b8:	4013      	ands	r3, r2
 80014ba:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014c0:	68bb      	ldr	r3, [r7, #8]
 80014c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80014c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014ce:	4a04      	ldr	r2, [pc, #16]	; (80014e0 <__NVIC_SetPriorityGrouping+0x44>)
 80014d0:	68bb      	ldr	r3, [r7, #8]
 80014d2:	60d3      	str	r3, [r2, #12]
}
 80014d4:	bf00      	nop
 80014d6:	3714      	adds	r7, #20
 80014d8:	46bd      	mov	sp, r7
 80014da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014de:	4770      	bx	lr
 80014e0:	e000ed00 	.word	0xe000ed00

080014e4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b083      	sub	sp, #12
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	689b      	ldr	r3, [r3, #8]
 80014f0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80014f4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80014f8:	f043 0201 	orr.w	r2, r3, #1
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001500:	bf00      	nop
 8001502:	370c      	adds	r7, #12
 8001504:	46bd      	mov	sp, r7
 8001506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150a:	4770      	bx	lr

0800150c <LL_LPTIM_Enable>:
{
 800150c:	b480      	push	{r7}
 800150e:	b083      	sub	sp, #12
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  SET_BIT(LPTIMx->CR, LPTIM_CR_ENABLE);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	691b      	ldr	r3, [r3, #16]
 8001518:	f043 0201 	orr.w	r2, r3, #1
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	611a      	str	r2, [r3, #16]
}
 8001520:	bf00      	nop
 8001522:	370c      	adds	r7, #12
 8001524:	46bd      	mov	sp, r7
 8001526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152a:	4770      	bx	lr

0800152c <LL_LPTIM_StartCounter>:
{
 800152c:	b480      	push	{r7}
 800152e:	b083      	sub	sp, #12
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
 8001534:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CR, LPTIM_CR_CNTSTRT | LPTIM_CR_SNGSTRT, OperatingMode);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	691b      	ldr	r3, [r3, #16]
 800153a:	f023 0206 	bic.w	r2, r3, #6
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	431a      	orrs	r2, r3
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	611a      	str	r2, [r3, #16]
}
 8001546:	bf00      	nop
 8001548:	370c      	adds	r7, #12
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr

08001552 <LL_LPTIM_SetAutoReload>:
{
 8001552:	b480      	push	{r7}
 8001554:	b083      	sub	sp, #12
 8001556:	af00      	add	r7, sp, #0
 8001558:	6078      	str	r0, [r7, #4]
 800155a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->ARR, LPTIM_ARR_ARR, AutoReload);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	699b      	ldr	r3, [r3, #24]
 8001560:	0c1b      	lsrs	r3, r3, #16
 8001562:	041b      	lsls	r3, r3, #16
 8001564:	683a      	ldr	r2, [r7, #0]
 8001566:	431a      	orrs	r2, r3
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	619a      	str	r2, [r3, #24]
}
 800156c:	bf00      	nop
 800156e:	370c      	adds	r7, #12
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr

08001578 <LL_LPTIM_EnableIT_ARRM>:
  * @rmtoll IER          ARRMIE        LL_LPTIM_EnableIT_ARRM
  * @param  LPTIMx Low-Power Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_EnableIT_ARRM(LPTIM_TypeDef *LPTIMx)
{
 8001578:	b480      	push	{r7}
 800157a:	b083      	sub	sp, #12
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  SET_BIT(LPTIMx->IER, LPTIM_IER_ARRMIE);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	689b      	ldr	r3, [r3, #8]
 8001584:	f043 0202 	orr.w	r2, r3, #2
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	609a      	str	r2, [r3, #8]
}
 800158c:	bf00      	nop
 800158e:	370c      	adds	r7, #12
 8001590:	46bd      	mov	sp, r7
 8001592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001596:	4770      	bx	lr

08001598 <LL_RCC_LSE_Enable>:
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800159c:	4b06      	ldr	r3, [pc, #24]	; (80015b8 <LL_RCC_LSE_Enable+0x20>)
 800159e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015a2:	4a05      	ldr	r2, [pc, #20]	; (80015b8 <LL_RCC_LSE_Enable+0x20>)
 80015a4:	f043 0301 	orr.w	r3, r3, #1
 80015a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80015ac:	bf00      	nop
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	40021000 	.word	0x40021000

080015bc <LL_RCC_LSE_SetDriveCapability>:
{
 80015bc:	b480      	push	{r7}
 80015be:	b083      	sub	sp, #12
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 80015c4:	4b07      	ldr	r3, [pc, #28]	; (80015e4 <LL_RCC_LSE_SetDriveCapability+0x28>)
 80015c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015ca:	f023 0218 	bic.w	r2, r3, #24
 80015ce:	4905      	ldr	r1, [pc, #20]	; (80015e4 <LL_RCC_LSE_SetDriveCapability+0x28>)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	4313      	orrs	r3, r2
 80015d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80015d8:	bf00      	nop
 80015da:	370c      	adds	r7, #12
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr
 80015e4:	40021000 	.word	0x40021000

080015e8 <LL_RCC_LSE_IsReady>:
{
 80015e8:	b480      	push	{r7}
 80015ea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY) ? 1UL : 0UL);
 80015ec:	4b07      	ldr	r3, [pc, #28]	; (800160c <LL_RCC_LSE_IsReady+0x24>)
 80015ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015f2:	f003 0302 	and.w	r3, r3, #2
 80015f6:	2b02      	cmp	r3, #2
 80015f8:	d101      	bne.n	80015fe <LL_RCC_LSE_IsReady+0x16>
 80015fa:	2301      	movs	r3, #1
 80015fc:	e000      	b.n	8001600 <LL_RCC_LSE_IsReady+0x18>
 80015fe:	2300      	movs	r3, #0
}
 8001600:	4618      	mov	r0, r3
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr
 800160a:	bf00      	nop
 800160c:	40021000 	.word	0x40021000

08001610 <LL_RCC_MSI_Enable>:
{
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8001614:	4b05      	ldr	r3, [pc, #20]	; (800162c <LL_RCC_MSI_Enable+0x1c>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a04      	ldr	r2, [pc, #16]	; (800162c <LL_RCC_MSI_Enable+0x1c>)
 800161a:	f043 0301 	orr.w	r3, r3, #1
 800161e:	6013      	str	r3, [r2, #0]
}
 8001620:	bf00      	nop
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	40021000 	.word	0x40021000

08001630 <LL_RCC_MSI_IsReady>:
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RCC_CR_MSIRDY) ? 1UL : 0UL);
 8001634:	4b06      	ldr	r3, [pc, #24]	; (8001650 <LL_RCC_MSI_IsReady+0x20>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f003 0302 	and.w	r3, r3, #2
 800163c:	2b02      	cmp	r3, #2
 800163e:	d101      	bne.n	8001644 <LL_RCC_MSI_IsReady+0x14>
 8001640:	2301      	movs	r3, #1
 8001642:	e000      	b.n	8001646 <LL_RCC_MSI_IsReady+0x16>
 8001644:	2300      	movs	r3, #0
}
 8001646:	4618      	mov	r0, r3
 8001648:	46bd      	mov	sp, r7
 800164a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164e:	4770      	bx	lr
 8001650:	40021000 	.word	0x40021000

08001654 <LL_RCC_MSI_EnablePLLMode>:
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 8001658:	4b05      	ldr	r3, [pc, #20]	; (8001670 <LL_RCC_MSI_EnablePLLMode+0x1c>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a04      	ldr	r2, [pc, #16]	; (8001670 <LL_RCC_MSI_EnablePLLMode+0x1c>)
 800165e:	f043 0304 	orr.w	r3, r3, #4
 8001662:	6013      	str	r3, [r2, #0]
}
 8001664:	bf00      	nop
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr
 800166e:	bf00      	nop
 8001670:	40021000 	.word	0x40021000

08001674 <LL_RCC_MSI_EnableRangeSelection>:
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIRGSEL);
 8001678:	4b05      	ldr	r3, [pc, #20]	; (8001690 <LL_RCC_MSI_EnableRangeSelection+0x1c>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a04      	ldr	r2, [pc, #16]	; (8001690 <LL_RCC_MSI_EnableRangeSelection+0x1c>)
 800167e:	f043 0308 	orr.w	r3, r3, #8
 8001682:	6013      	str	r3, [r2, #0]
}
 8001684:	bf00      	nop
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr
 800168e:	bf00      	nop
 8001690:	40021000 	.word	0x40021000

08001694 <LL_RCC_MSI_SetRange>:
{
 8001694:	b480      	push	{r7}
 8001696:	b083      	sub	sp, #12
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 800169c:	4b06      	ldr	r3, [pc, #24]	; (80016b8 <LL_RCC_MSI_SetRange+0x24>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016a4:	4904      	ldr	r1, [pc, #16]	; (80016b8 <LL_RCC_MSI_SetRange+0x24>)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	4313      	orrs	r3, r2
 80016aa:	600b      	str	r3, [r1, #0]
}
 80016ac:	bf00      	nop
 80016ae:	370c      	adds	r7, #12
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr
 80016b8:	40021000 	.word	0x40021000

080016bc <LL_RCC_MSI_SetCalibTrimming>:
{
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80016c4:	4b07      	ldr	r3, [pc, #28]	; (80016e4 <LL_RCC_MSI_SetCalibTrimming+0x28>)
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	021b      	lsls	r3, r3, #8
 80016d0:	4904      	ldr	r1, [pc, #16]	; (80016e4 <LL_RCC_MSI_SetCalibTrimming+0x28>)
 80016d2:	4313      	orrs	r3, r2
 80016d4:	604b      	str	r3, [r1, #4]
}
 80016d6:	bf00      	nop
 80016d8:	370c      	adds	r7, #12
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr
 80016e2:	bf00      	nop
 80016e4:	40021000 	.word	0x40021000

080016e8 <LL_RCC_SetSysClkSource>:
{
 80016e8:	b480      	push	{r7}
 80016ea:	b083      	sub	sp, #12
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80016f0:	4b06      	ldr	r3, [pc, #24]	; (800170c <LL_RCC_SetSysClkSource+0x24>)
 80016f2:	689b      	ldr	r3, [r3, #8]
 80016f4:	f023 0203 	bic.w	r2, r3, #3
 80016f8:	4904      	ldr	r1, [pc, #16]	; (800170c <LL_RCC_SetSysClkSource+0x24>)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	4313      	orrs	r3, r2
 80016fe:	608b      	str	r3, [r1, #8]
}
 8001700:	bf00      	nop
 8001702:	370c      	adds	r7, #12
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr
 800170c:	40021000 	.word	0x40021000

08001710 <LL_RCC_GetSysClkSource>:
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001714:	4b04      	ldr	r3, [pc, #16]	; (8001728 <LL_RCC_GetSysClkSource+0x18>)
 8001716:	689b      	ldr	r3, [r3, #8]
 8001718:	f003 030c 	and.w	r3, r3, #12
}
 800171c:	4618      	mov	r0, r3
 800171e:	46bd      	mov	sp, r7
 8001720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001724:	4770      	bx	lr
 8001726:	bf00      	nop
 8001728:	40021000 	.word	0x40021000

0800172c <LL_RCC_SetAHBPrescaler>:
{
 800172c:	b480      	push	{r7}
 800172e:	b083      	sub	sp, #12
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001734:	4b06      	ldr	r3, [pc, #24]	; (8001750 <LL_RCC_SetAHBPrescaler+0x24>)
 8001736:	689b      	ldr	r3, [r3, #8]
 8001738:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800173c:	4904      	ldr	r1, [pc, #16]	; (8001750 <LL_RCC_SetAHBPrescaler+0x24>)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	4313      	orrs	r3, r2
 8001742:	608b      	str	r3, [r1, #8]
}
 8001744:	bf00      	nop
 8001746:	370c      	adds	r7, #12
 8001748:	46bd      	mov	sp, r7
 800174a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174e:	4770      	bx	lr
 8001750:	40021000 	.word	0x40021000

08001754 <LL_RCC_SetAPB1Prescaler>:
{
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800175c:	4b06      	ldr	r3, [pc, #24]	; (8001778 <LL_RCC_SetAPB1Prescaler+0x24>)
 800175e:	689b      	ldr	r3, [r3, #8]
 8001760:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001764:	4904      	ldr	r1, [pc, #16]	; (8001778 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	4313      	orrs	r3, r2
 800176a:	608b      	str	r3, [r1, #8]
}
 800176c:	bf00      	nop
 800176e:	370c      	adds	r7, #12
 8001770:	46bd      	mov	sp, r7
 8001772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001776:	4770      	bx	lr
 8001778:	40021000 	.word	0x40021000

0800177c <LL_RCC_SetAPB2Prescaler>:
{
 800177c:	b480      	push	{r7}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001784:	4b06      	ldr	r3, [pc, #24]	; (80017a0 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001786:	689b      	ldr	r3, [r3, #8]
 8001788:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800178c:	4904      	ldr	r1, [pc, #16]	; (80017a0 <LL_RCC_SetAPB2Prescaler+0x24>)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	4313      	orrs	r3, r2
 8001792:	608b      	str	r3, [r1, #8]
}
 8001794:	bf00      	nop
 8001796:	370c      	adds	r7, #12
 8001798:	46bd      	mov	sp, r7
 800179a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179e:	4770      	bx	lr
 80017a0:	40021000 	.word	0x40021000

080017a4 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80017a4:	b480      	push	{r7}
 80017a6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80017a8:	4b05      	ldr	r3, [pc, #20]	; (80017c0 <LL_RCC_PLL_Enable+0x1c>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a04      	ldr	r2, [pc, #16]	; (80017c0 <LL_RCC_PLL_Enable+0x1c>)
 80017ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80017b2:	6013      	str	r3, [r2, #0]
}
 80017b4:	bf00      	nop
 80017b6:	46bd      	mov	sp, r7
 80017b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017bc:	4770      	bx	lr
 80017be:	bf00      	nop
 80017c0:	40021000 	.word	0x40021000

080017c4 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
 80017c8:	4b07      	ldr	r3, [pc, #28]	; (80017e8 <LL_RCC_PLL_IsReady+0x24>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017d0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80017d4:	d101      	bne.n	80017da <LL_RCC_PLL_IsReady+0x16>
 80017d6:	2301      	movs	r3, #1
 80017d8:	e000      	b.n	80017dc <LL_RCC_PLL_IsReady+0x18>
 80017da:	2300      	movs	r3, #0
}
 80017dc:	4618      	mov	r0, r3
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr
 80017e6:	bf00      	nop
 80017e8:	40021000 	.word	0x40021000

080017ec <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b085      	sub	sp, #20
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	60f8      	str	r0, [r7, #12]
 80017f4:	60b9      	str	r1, [r7, #8]
 80017f6:	607a      	str	r2, [r7, #4]
 80017f8:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 80017fa:	4b0a      	ldr	r3, [pc, #40]	; (8001824 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 80017fc:	68da      	ldr	r2, [r3, #12]
 80017fe:	4b0a      	ldr	r3, [pc, #40]	; (8001828 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8001800:	4013      	ands	r3, r2
 8001802:	68f9      	ldr	r1, [r7, #12]
 8001804:	68ba      	ldr	r2, [r7, #8]
 8001806:	4311      	orrs	r1, r2
 8001808:	687a      	ldr	r2, [r7, #4]
 800180a:	0212      	lsls	r2, r2, #8
 800180c:	4311      	orrs	r1, r2
 800180e:	683a      	ldr	r2, [r7, #0]
 8001810:	430a      	orrs	r2, r1
 8001812:	4904      	ldr	r1, [pc, #16]	; (8001824 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8001814:	4313      	orrs	r3, r2
 8001816:	60cb      	str	r3, [r1, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 8001818:	bf00      	nop
 800181a:	3714      	adds	r7, #20
 800181c:	46bd      	mov	sp, r7
 800181e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001822:	4770      	bx	lr
 8001824:	40021000 	.word	0x40021000
 8001828:	f9ff808c 	.word	0xf9ff808c

0800182c <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8001830:	4b05      	ldr	r3, [pc, #20]	; (8001848 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8001832:	68db      	ldr	r3, [r3, #12]
 8001834:	4a04      	ldr	r2, [pc, #16]	; (8001848 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8001836:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800183a:	60d3      	str	r3, [r2, #12]
}
 800183c:	bf00      	nop
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr
 8001846:	bf00      	nop
 8001848:	40021000 	.word	0x40021000

0800184c <LL_APB1_GRP1_EnableClock>:
{
 800184c:	b480      	push	{r7}
 800184e:	b085      	sub	sp, #20
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001854:	4b08      	ldr	r3, [pc, #32]	; (8001878 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001856:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001858:	4907      	ldr	r1, [pc, #28]	; (8001878 <LL_APB1_GRP1_EnableClock+0x2c>)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	4313      	orrs	r3, r2
 800185e:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001860:	4b05      	ldr	r3, [pc, #20]	; (8001878 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001862:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	4013      	ands	r3, r2
 8001868:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800186a:	68fb      	ldr	r3, [r7, #12]
}
 800186c:	bf00      	nop
 800186e:	3714      	adds	r7, #20
 8001870:	46bd      	mov	sp, r7
 8001872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001876:	4770      	bx	lr
 8001878:	40021000 	.word	0x40021000

0800187c <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 800187c:	b480      	push	{r7}
 800187e:	b085      	sub	sp, #20
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001884:	4b08      	ldr	r3, [pc, #32]	; (80018a8 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001886:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001888:	4907      	ldr	r1, [pc, #28]	; (80018a8 <LL_APB2_GRP1_EnableClock+0x2c>)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	4313      	orrs	r3, r2
 800188e:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001890:	4b05      	ldr	r3, [pc, #20]	; (80018a8 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001892:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	4013      	ands	r3, r2
 8001898:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800189a:	68fb      	ldr	r3, [r7, #12]
}
 800189c:	bf00      	nop
 800189e:	3714      	adds	r7, #20
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr
 80018a8:	40021000 	.word	0x40021000

080018ac <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b083      	sub	sp, #12
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80018b4:	4b06      	ldr	r3, [pc, #24]	; (80018d0 <LL_FLASH_SetLatency+0x24>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f023 0207 	bic.w	r2, r3, #7
 80018bc:	4904      	ldr	r1, [pc, #16]	; (80018d0 <LL_FLASH_SetLatency+0x24>)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	4313      	orrs	r3, r2
 80018c2:	600b      	str	r3, [r1, #0]
}
 80018c4:	bf00      	nop
 80018c6:	370c      	adds	r7, #12
 80018c8:	46bd      	mov	sp, r7
 80018ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ce:	4770      	bx	lr
 80018d0:	40022000 	.word	0x40022000

080018d4 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_15 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80018d8:	4b04      	ldr	r3, [pc, #16]	; (80018ec <LL_FLASH_GetLatency+0x18>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f003 0307 	and.w	r3, r3, #7
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr
 80018ea:	bf00      	nop
 80018ec:	40022000 	.word	0x40022000

080018f0 <LL_SYSTICK_EnableIT>:
  * @brief  Enable SysTick exception request
  * @rmtoll STK_CTRL     TICKINT       LL_SYSTICK_EnableIT
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_EnableIT(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80018f4:	4b05      	ldr	r3, [pc, #20]	; (800190c <LL_SYSTICK_EnableIT+0x1c>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a04      	ldr	r2, [pc, #16]	; (800190c <LL_SYSTICK_EnableIT+0x1c>)
 80018fa:	f043 0302 	orr.w	r3, r3, #2
 80018fe:	6013      	str	r3, [r2, #0]
}
 8001900:	bf00      	nop
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr
 800190a:	bf00      	nop
 800190c:	e000e010 	.word	0xe000e010

08001910 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8001910:	b480      	push	{r7}
 8001912:	b083      	sub	sp, #12
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001918:	4b06      	ldr	r3, [pc, #24]	; (8001934 <LL_PWR_SetRegulVoltageScaling+0x24>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8001920:	4904      	ldr	r1, [pc, #16]	; (8001934 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	4313      	orrs	r3, r2
 8001926:	600b      	str	r3, [r1, #0]
}
 8001928:	bf00      	nop
 800192a:	370c      	adds	r7, #12
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr
 8001934:	40007000 	.word	0x40007000

08001938 <LL_PWR_EnableBkUpAccess>:
  * @brief  Enable access to the backup domain
  * @rmtoll CR1          DBP           LL_PWR_EnableBkUpAccess
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableBkUpAccess(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800193c:	4b05      	ldr	r3, [pc, #20]	; (8001954 <LL_PWR_EnableBkUpAccess+0x1c>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a04      	ldr	r2, [pc, #16]	; (8001954 <LL_PWR_EnableBkUpAccess+0x1c>)
 8001942:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001946:	6013      	str	r3, [r2, #0]
}
 8001948:	bf00      	nop
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr
 8001952:	bf00      	nop
 8001954:	40007000 	.word	0x40007000

08001958 <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 8001958:	b480      	push	{r7}
 800195a:	b083      	sub	sp, #12
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	601a      	str	r2, [r3, #0]
}
 800196c:	bf00      	nop
 800196e:	370c      	adds	r7, #12
 8001970:	46bd      	mov	sp, r7
 8001972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001976:	4770      	bx	lr

08001978 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8001978:	b480      	push	{r7}
 800197a:	b083      	sub	sp, #12
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f043 0201 	orr.w	r2, r3, #1
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	601a      	str	r2, [r3, #0]
}
 800198c:	bf00      	nop
 800198e:	370c      	adds	r7, #12
 8001990:	46bd      	mov	sp, r7
 8001992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001996:	4770      	bx	lr

08001998 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001998:	b5b0      	push	{r4, r5, r7, lr}
 800199a:	b0ba      	sub	sp, #232	; 0xe8
 800199c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 800199e:	2001      	movs	r0, #1
 80019a0:	f7ff ff6c 	bl	800187c <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 80019a4:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80019a8:	f7ff ff50 	bl	800184c <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019ac:	2003      	movs	r0, #3
 80019ae:	f7ff fd75 	bl	800149c <__NVIC_SetPriorityGrouping>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019b2:	f000 f9bb 	bl	8001d2c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019b6:	f7ff fb93 	bl	80010e0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80019ba:	f001 fd5b 	bl	8003474 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80019be:	f001 fafb 	bl	8002fb8 <MX_SPI1_Init>
  MX_LPTIM2_Init();
 80019c2:	f7ff fd33 	bl	800142c <MX_LPTIM2_Init>
  MX_SPI2_Init();
 80019c6:	f001 fb4d 	bl	8003064 <MX_SPI2_Init>
  MX_ADC2_Init();
 80019ca:	f7ff fa3d 	bl	8000e48 <MX_ADC2_Init>
  MX_ADC1_Init();
 80019ce:	f7ff f995 	bl	8000cfc <MX_ADC1_Init>
  MX_TIM6_Init();
 80019d2:	f001 fcb5 	bl	8003340 <MX_TIM6_Init>
  MX_SPI3_Init();
 80019d6:	f001 fb9d 	bl	8003114 <MX_SPI3_Init>
/*******************************************************************************
* USER ADDED DEFINITIONS
*******************************************************************************/

	AS5145B_Init_t Encoder_Init[AS5145B_NUMBER_OF_DEVICES];
	Encoder_Init[AnkleEncoderIndex].DO_GPIOx = ANKLE_ENCODER_DO_GPIO_Port;
 80019da:	4bc3      	ldr	r3, [pc, #780]	; (8001ce8 <main+0x350>)
 80019dc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	Encoder_Init[AnkleEncoderIndex].CLK_GPIOx = ANKLE_ENCODER_CLK_GPIO_Port;
 80019e0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80019e4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	Encoder_Init[AnkleEncoderIndex].CSn_GPIOx = ANKLE_ENCODER_CSn_GPIO_Port;
 80019e8:	4bbf      	ldr	r3, [pc, #764]	; (8001ce8 <main+0x350>)
 80019ea:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	Encoder_Init[AnkleEncoderIndex].DO_Pin = ANKLE_ENCODER_DO_Pin;
 80019ee:	2320      	movs	r3, #32
 80019f0:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
	Encoder_Init[AnkleEncoderIndex].CLK_Pin = ANKLE_ENCODER_CLK_Pin;
 80019f4:	2310      	movs	r3, #16
 80019f6:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6
	Encoder_Init[AnkleEncoderIndex].CSn_Pin = ANKLE_ENCODER_CSn_Pin;
 80019fa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80019fe:	f8a7 30b8 	strh.w	r3, [r7, #184]	; 0xb8
	Encoder_Init[AnkleEncoderIndex].TIMx = TIM6;
 8001a02:	4bba      	ldr	r3, [pc, #744]	; (8001cec <main+0x354>)
 8001a04:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
	Encoder_Init[AnkleEncoderIndex].timerRateMHz = 10;
 8001a08:	230a      	movs	r3, #10
 8001a0a:	f887 30c0 	strb.w	r3, [r7, #192]	; 0xc0

	memcpy(&Encoder_Init[KneeEncoderIndex], &Encoder_Init[AnkleEncoderIndex], sizeof(Encoder_Init[AnkleEncoderIndex]));
 8001a0e:	f107 04c4 	add.w	r4, r7, #196	; 0xc4
 8001a12:	f107 05a8 	add.w	r5, r7, #168	; 0xa8
 8001a16:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a18:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a1a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001a1e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	Encoder_Init[KneeEncoderIndex].DO_GPIOx = KNEE_ENCODER_DO_GPIO_Port;
 8001a22:	4bb1      	ldr	r3, [pc, #708]	; (8001ce8 <main+0x350>)
 8001a24:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	Encoder_Init[KneeEncoderIndex].CLK_GPIOx = KNEE_ENCODER_CLK_GPIO_Port;
 8001a28:	4bb1      	ldr	r3, [pc, #708]	; (8001cf0 <main+0x358>)
 8001a2a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	Encoder_Init[KneeEncoderIndex].CSn_GPIOx = KNEE_ENCODER_CSn_GPIO_Port;
 8001a2e:	4bae      	ldr	r3, [pc, #696]	; (8001ce8 <main+0x350>)
 8001a30:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	Encoder_Init[KneeEncoderIndex].DO_Pin = KNEE_ENCODER_DO_Pin;
 8001a34:	2380      	movs	r3, #128	; 0x80
 8001a36:	f8a7 30d0 	strh.w	r3, [r7, #208]	; 0xd0
	Encoder_Init[KneeEncoderIndex].CLK_Pin = KNEE_ENCODER_CLK_Pin;
 8001a3a:	2380      	movs	r3, #128	; 0x80
 8001a3c:	f8a7 30d2 	strh.w	r3, [r7, #210]	; 0xd2
	Encoder_Init[KneeEncoderIndex].CSn_Pin = KNEE_ENCODER_CSn_Pin;
 8001a40:	2340      	movs	r3, #64	; 0x40
 8001a42:	f8a7 30d4 	strh.w	r3, [r7, #212]	; 0xd4

	EPOS4_Init_t MotorController_Init[EPOS4_NUMBER_OF_DEVICES];
	MotorController_Init[AnkleMotorControllerIndex].nodeId = 2;
 8001a46:	2302      	movs	r3, #2
 8001a48:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	MotorController_Init[AnkleMotorControllerIndex].mcpIndex = AnkleCAN_ControllerIndex;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
	MotorController_Init[AnkleMotorControllerIndex].Requirements.isFirstStepRequired = 1;
 8001a52:	2301      	movs	r3, #1
 8001a54:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	MotorController_Init[AnkleMotorControllerIndex].Requirements.isModeOfOperationRequired = 1;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	MotorController_Init[AnkleMotorControllerIndex].FirstStep.CAN_BitRate = EPOS4_Rate1000Kbps;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
	MotorController_Init[AnkleMotorControllerIndex].FirstStep.MotorType = EPOS4_TrapezoidalPmBlMotor;
 8001a64:	230b      	movs	r3, #11
 8001a66:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	MotorController_Init[AnkleMotorControllerIndex].FirstStep.nominalCurrent = 8000;
 8001a6a:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8001a6e:	63bb      	str	r3, [r7, #56]	; 0x38
	MotorController_Init[AnkleMotorControllerIndex].FirstStep.outputCurrentLimit = 29300;
 8001a70:	f247 2374 	movw	r3, #29300	; 0x7274
 8001a74:	63fb      	str	r3, [r7, #60]	; 0x3c
	MotorController_Init[AnkleMotorControllerIndex].FirstStep.numberOfPolePairs = 21;
 8001a76:	2315      	movs	r3, #21
 8001a78:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
	MotorController_Init[AnkleMotorControllerIndex].FirstStep.thermalTimeConstantWinding = 400;
 8001a7c:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8001a80:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	MotorController_Init[AnkleMotorControllerIndex].FirstStep.torqueConstant = 60 / (2 * 3.1416f * 100) * 1000000;	// For Kv = 100 rpm/V
 8001a84:	4b9b      	ldr	r3, [pc, #620]	; (8001cf4 <main+0x35c>)
 8001a86:	647b      	str	r3, [r7, #68]	; 0x44
	MotorController_Init[AnkleMotorControllerIndex].FirstStep.maxMotorSpeed = 2384;
 8001a88:	f44f 6315 	mov.w	r3, #2384	; 0x950
 8001a8c:	64bb      	str	r3, [r7, #72]	; 0x48
	MotorController_Init[AnkleMotorControllerIndex].FirstStep.maxGearInputSpeed = 100000;
 8001a8e:	4b9a      	ldr	r3, [pc, #616]	; (8001cf8 <main+0x360>)
 8001a90:	64fb      	str	r3, [r7, #76]	; 0x4c
	MotorController_Init[AnkleMotorControllerIndex].FirstStep.sensorsConfiguration = 0x00100000;
 8001a92:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001a96:	653b      	str	r3, [r7, #80]	; 0x50
	MotorController_Init[AnkleMotorControllerIndex].FirstStep.controlStructure = 0x00030111;
 8001a98:	4b98      	ldr	r3, [pc, #608]	; (8001cfc <main+0x364>)
 8001a9a:	657b      	str	r3, [r7, #84]	; 0x54
	MotorController_Init[AnkleMotorControllerIndex].FirstStep.commutationSensors = 0x00000030;
 8001a9c:	2330      	movs	r3, #48	; 0x30
 8001a9e:	65bb      	str	r3, [r7, #88]	; 0x58
	MotorController_Init[AnkleMotorControllerIndex].FirstStep.axisConfigMiscellaneous = 0x00000000;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	65fb      	str	r3, [r7, #92]	; 0x5c
	MotorController_Init[AnkleMotorControllerIndex].FirstStep.currentControllerP_Gain = 643609;
 8001aa4:	4b96      	ldr	r3, [pc, #600]	; (8001d00 <main+0x368>)
 8001aa6:	663b      	str	r3, [r7, #96]	; 0x60
	MotorController_Init[AnkleMotorControllerIndex].FirstStep.currentControllerI_Gain = 2791837;
 8001aa8:	4b96      	ldr	r3, [pc, #600]	; (8001d04 <main+0x36c>)
 8001aaa:	667b      	str	r3, [r7, #100]	; 0x64
	MotorController_Init[AnkleMotorControllerIndex].ModeOfOperation = EPOS4_CyclicSynchronousTorqueMode;
 8001aac:	2300      	movs	r3, #0
 8001aae:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68

	memcpy(&MotorController_Init[KneeMotorControllerIndex], &MotorController_Init[AnkleMotorControllerIndex], sizeof(MotorController_Init[AnkleMotorControllerIndex]));
 8001ab2:	f107 046c 	add.w	r4, r7, #108	; 0x6c
 8001ab6:	f107 0530 	add.w	r5, r7, #48	; 0x30
 8001aba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001abc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001abe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ac0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ac2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ac4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ac6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001aca:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	MotorController_Init[KneeMotorControllerIndex].nodeId = 1;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
	MotorController_Init[KneeMotorControllerIndex].mcpIndex = KneeCAN_ControllerIndex;
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d

  	MCP25625_Init_t CAN_Controller_Init[MCP25625_NUMBER_OF_DEVICES];
  	memset(&CAN_Controller_Init, 0, sizeof(CAN_Controller_Init));
 8001ada:	f107 0310 	add.w	r3, r7, #16
 8001ade:	2220      	movs	r2, #32
 8001ae0:	2100      	movs	r1, #0
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f004 fc92 	bl	800640c <memset>
  	CAN_Controller_Init[AnkleCAN_ControllerIndex].SPIx = SPI3;
 8001ae8:	4b87      	ldr	r3, [pc, #540]	; (8001d08 <main+0x370>)
 8001aea:	613b      	str	r3, [r7, #16]
  	CAN_Controller_Init[AnkleCAN_ControllerIndex].CS_Port = ANKLE_CAN_CONTROLLER_CS_GPIO_Port;
 8001aec:	4b7e      	ldr	r3, [pc, #504]	; (8001ce8 <main+0x350>)
 8001aee:	617b      	str	r3, [r7, #20]
  	CAN_Controller_Init[AnkleCAN_ControllerIndex].csPin = ANKLE_CAN_CONTROLLER_CS_Pin;
 8001af0:	2310      	movs	r3, #16
 8001af2:	833b      	strh	r3, [r7, #24]
  	CAN_Controller_Init[AnkleCAN_ControllerIndex].CANCTRL_Reg.Bits.CLKEN = MCP25625_ClockoutDisabled;
 8001af4:	7ebb      	ldrb	r3, [r7, #26]
 8001af6:	f36f 0382 	bfc	r3, #2, #1
 8001afa:	76bb      	strb	r3, [r7, #26]
  	CAN_Controller_Init[AnkleCAN_ControllerIndex].CANCTRL_Reg.Bits.OSM = MCP25625_OneShotModeEnabled;
 8001afc:	7ebb      	ldrb	r3, [r7, #26]
 8001afe:	f043 0308 	orr.w	r3, r3, #8
 8001b02:	76bb      	strb	r3, [r7, #26]
  	CAN_Controller_Init[AnkleCAN_ControllerIndex].CANCTRL_Reg.Bits.ABAT = MCP25625_AbortAllTransmissions;
 8001b04:	7ebb      	ldrb	r3, [r7, #26]
 8001b06:	f36f 1304 	bfc	r3, #4, #1
 8001b0a:	76bb      	strb	r3, [r7, #26]
  	CAN_Controller_Init[AnkleCAN_ControllerIndex].CANCTRL_Reg.Bits.REQOP = MCP25625_NormalOperationMode;
 8001b0c:	7ebb      	ldrb	r3, [r7, #26]
 8001b0e:	f36f 1347 	bfc	r3, #5, #3
 8001b12:	76bb      	strb	r3, [r7, #26]
  	CAN_Controller_Init[AnkleCAN_ControllerIndex].CNF1_Reg.Bits.BRP = 0;
 8001b14:	7efb      	ldrb	r3, [r7, #27]
 8001b16:	f36f 0305 	bfc	r3, #0, #6
 8001b1a:	76fb      	strb	r3, [r7, #27]
  	CAN_Controller_Init[AnkleCAN_ControllerIndex].CNF1_Reg.Bits.SJW = MCP25625_Length1xT_Q;
 8001b1c:	7efb      	ldrb	r3, [r7, #27]
 8001b1e:	f36f 1387 	bfc	r3, #6, #2
 8001b22:	76fb      	strb	r3, [r7, #27]
  	CAN_Controller_Init[AnkleCAN_ControllerIndex].CNF2_Reg.Bits.PRSEG = 4;
 8001b24:	7f3b      	ldrb	r3, [r7, #28]
 8001b26:	2204      	movs	r2, #4
 8001b28:	f362 0302 	bfi	r3, r2, #0, #3
 8001b2c:	773b      	strb	r3, [r7, #28]
  	CAN_Controller_Init[AnkleCAN_ControllerIndex].CNF2_Reg.Bits.PHSEG1 = 1;
 8001b2e:	7f3b      	ldrb	r3, [r7, #28]
 8001b30:	2201      	movs	r2, #1
 8001b32:	f362 03c5 	bfi	r3, r2, #3, #3
 8001b36:	773b      	strb	r3, [r7, #28]
  	CAN_Controller_Init[AnkleCAN_ControllerIndex].CNF2_Reg.Bits.SAM = MCP25625_BusSampledOnceAtSamplePoint;
 8001b38:	7f3b      	ldrb	r3, [r7, #28]
 8001b3a:	f36f 1386 	bfc	r3, #6, #1
 8001b3e:	773b      	strb	r3, [r7, #28]
  	CAN_Controller_Init[AnkleCAN_ControllerIndex].CNF2_Reg.Bits.BLTMODE = MCP25625_PS2LengthDeterminedByCNF3;
 8001b40:	7f3b      	ldrb	r3, [r7, #28]
 8001b42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b46:	773b      	strb	r3, [r7, #28]
  	CAN_Controller_Init[AnkleCAN_ControllerIndex].CNF3_Reg.Bits.PHSEG2 = 1;
 8001b48:	7f7b      	ldrb	r3, [r7, #29]
 8001b4a:	2201      	movs	r2, #1
 8001b4c:	f362 0302 	bfi	r3, r2, #0, #3
 8001b50:	777b      	strb	r3, [r7, #29]
  	CAN_Controller_Init[AnkleCAN_ControllerIndex].CNF3_Reg.Bits.WAKFIL = MCP25625_WakeUpFilterIsDisabled;
 8001b52:	7f7b      	ldrb	r3, [r7, #29]
 8001b54:	f36f 1386 	bfc	r3, #6, #1
 8001b58:	777b      	strb	r3, [r7, #29]
  	CAN_Controller_Init[AnkleCAN_ControllerIndex].CNF3_Reg.Bits.SOF = MCP25625_ClockoutPinIsEnabledForClockOutFunction;
 8001b5a:	7f7b      	ldrb	r3, [r7, #29]
 8001b5c:	f36f 13c7 	bfc	r3, #7, #1
 8001b60:	777b      	strb	r3, [r7, #29]

  	memcpy(&CAN_Controller_Init[KneeCAN_ControllerIndex], &CAN_Controller_Init[AnkleCAN_ControllerIndex], sizeof(CAN_Controller_Init[AnkleCAN_ControllerIndex]));
 8001b62:	f107 0420 	add.w	r4, r7, #32
 8001b66:	f107 0310 	add.w	r3, r7, #16
 8001b6a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001b6c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  	CAN_Controller_Init[KneeCAN_ControllerIndex].SPIx = SPI2;
 8001b70:	4b66      	ldr	r3, [pc, #408]	; (8001d0c <main+0x374>)
 8001b72:	623b      	str	r3, [r7, #32]
  	CAN_Controller_Init[KneeCAN_ControllerIndex].CS_Port = KNEE_CAN_CONTROLLER_CS_GPIO_Port;
 8001b74:	4b5e      	ldr	r3, [pc, #376]	; (8001cf0 <main+0x358>)
 8001b76:	627b      	str	r3, [r7, #36]	; 0x24
  	CAN_Controller_Init[KneeCAN_ControllerIndex].csPin = KNEE_CAN_CONTROLLER_CS_Pin;
 8001b78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b7c:	853b      	strh	r3, [r7, #40]	; 0x28

  	MPU925x_Init_t IMU_Init;
  	IMU_Init.SPI_Handle = SPI1;
 8001b7e:	4b64      	ldr	r3, [pc, #400]	; (8001d10 <main+0x378>)
 8001b80:	607b      	str	r3, [r7, #4]
  	IMU_Init.CS_GPIOx = IMU_CS_GPIO_Port;
 8001b82:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001b86:	60bb      	str	r3, [r7, #8]
  	IMU_Init.csPin = IMU_CS_Pin;
 8001b88:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b8c:	81bb      	strh	r3, [r7, #12]

  	Prosthesis_Init.Joint = Combined;
 8001b8e:	4b61      	ldr	r3, [pc, #388]	; (8001d14 <main+0x37c>)
 8001b90:	2201      	movs	r2, #1
 8001b92:	705a      	strb	r2, [r3, #1]
  	Prosthesis_Init.Side = Left;
 8001b94:	4b5f      	ldr	r3, [pc, #380]	; (8001d14 <main+0x37c>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	701a      	strb	r2, [r3, #0]

/*******************************************************************************
* USER ADDED INITIALIZATIONS
*******************************************************************************/

	LL_SYSTICK_EnableIT();
 8001b9a:	f7ff fea9 	bl	80018f0 <LL_SYSTICK_EnableIT>

	LL_LPTIM_Enable(LPTIM2);
 8001b9e:	485e      	ldr	r0, [pc, #376]	; (8001d18 <main+0x380>)
 8001ba0:	f7ff fcb4 	bl	800150c <LL_LPTIM_Enable>
	LL_LPTIM_EnableIT_ARRM(LPTIM2);
 8001ba4:	485c      	ldr	r0, [pc, #368]	; (8001d18 <main+0x380>)
 8001ba6:	f7ff fce7 	bl	8001578 <LL_LPTIM_EnableIT_ARRM>
	LL_LPTIM_SetAutoReload(LPTIM2, LPTIM2_PERIOD);
 8001baa:	213f      	movs	r1, #63	; 0x3f
 8001bac:	485a      	ldr	r0, [pc, #360]	; (8001d18 <main+0x380>)
 8001bae:	f7ff fcd0 	bl	8001552 <LL_LPTIM_SetAutoReload>
	LL_LPTIM_StartCounter(LPTIM2, LL_LPTIM_OPERATING_MODE_CONTINUOUS);
 8001bb2:	2104      	movs	r1, #4
 8001bb4:	4858      	ldr	r0, [pc, #352]	; (8001d18 <main+0x380>)
 8001bb6:	f7ff fcb9 	bl	800152c <LL_LPTIM_StartCounter>

	LL_TIM_EnableCounter(TIM6);
 8001bba:	484c      	ldr	r0, [pc, #304]	; (8001cec <main+0x354>)
 8001bbc:	f7ff fedc 	bl	8001978 <LL_TIM_EnableCounter>

	LL_SPI_Enable(SPI1);
 8001bc0:	4853      	ldr	r0, [pc, #332]	; (8001d10 <main+0x378>)
 8001bc2:	f7ff fec9 	bl	8001958 <LL_SPI_Enable>
	LL_SPI_Enable(SPI2);
 8001bc6:	4851      	ldr	r0, [pc, #324]	; (8001d0c <main+0x374>)
 8001bc8:	f7ff fec6 	bl	8001958 <LL_SPI_Enable>
	LL_SPI_Enable(SPI3);
 8001bcc:	484e      	ldr	r0, [pc, #312]	; (8001d08 <main+0x370>)
 8001bce:	f7ff fec3 	bl	8001958 <LL_SPI_Enable>
	LL_ADC_Enable(ADC1);
 8001bd2:	4852      	ldr	r0, [pc, #328]	; (8001d1c <main+0x384>)
 8001bd4:	f7ff fc86 	bl	80014e4 <LL_ADC_Enable>
	LL_ADC_Enable(ADC2);
 8001bd8:	4851      	ldr	r0, [pc, #324]	; (8001d20 <main+0x388>)
 8001bda:	f7ff fc83 	bl	80014e4 <LL_ADC_Enable>

	LL_mDelay(10);	// Allow startup delays for devices
 8001bde:	200a      	movs	r0, #10
 8001be0:	f004 fbaa 	bl	8006338 <LL_mDelay>

	MPU925x_Error_e imuError = MPU925x_Init(0, &IMU_Init);
 8001be4:	1d3b      	adds	r3, r7, #4
 8001be6:	4619      	mov	r1, r3
 8001be8:	2000      	movs	r0, #0
 8001bea:	f002 ff83 	bl	8004af4 <MPU925x_Init>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7
	if(imuError)
 8001bf4:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d004      	beq.n	8001c06 <main+0x26e>
		ErrorHandler_MPU925x(imuError);
 8001bfc:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
 8001c00:	4618      	mov	r0, r3
 8001c02:	f7ff fa3b 	bl	800107c <ErrorHandler_MPU925x>
	MPU925x_SetAccelSensitivity(0, MPU925x_AccelSensitivity_8g);
 8001c06:	2102      	movs	r1, #2
 8001c08:	2000      	movs	r0, #0
 8001c0a:	f002 ffa7 	bl	8004b5c <MPU925x_SetAccelSensitivity>
	MPU925x_SetGyroSensitivity(0, MPU925x_GyroSensitivity_1000dps);
 8001c0e:	2102      	movs	r1, #2
 8001c10:	2000      	movs	r0, #0
 8001c12:	f003 f835 	bl	8004c80 <MPU925x_SetGyroSensitivity>

	if((Prosthesis_Init.Joint == Ankle) || (Prosthesis_Init.Joint == Combined))
 8001c16:	4b3f      	ldr	r3, [pc, #252]	; (8001d14 <main+0x37c>)
 8001c18:	785b      	ldrb	r3, [r3, #1]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d003      	beq.n	8001c26 <main+0x28e>
 8001c1e:	4b3d      	ldr	r3, [pc, #244]	; (8001d14 <main+0x37c>)
 8001c20:	785b      	ldrb	r3, [r3, #1]
 8001c22:	2b01      	cmp	r3, #1
 8001c24:	d125      	bne.n	8001c72 <main+0x2da>
	{
		AS5145B_Error_e encoderError = AS5145B_Init(AnkleEncoderIndex, &Encoder_Init[AnkleEncoderIndex]);
 8001c26:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	2000      	movs	r0, #0
 8001c2e:	f001 fced 	bl	800360c <AS5145B_Init>
 8001c32:	4603      	mov	r3, r0
 8001c34:	f887 30e6 	strb.w	r3, [r7, #230]	; 0xe6
		if(encoderError)
 8001c38:	f897 30e6 	ldrb.w	r3, [r7, #230]	; 0xe6
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d005      	beq.n	8001c4c <main+0x2b4>
			ErrorHandler_AS5145B(AnkleEncoderIndex, encoderError);
 8001c40:	f897 30e6 	ldrb.w	r3, [r7, #230]	; 0xe6
 8001c44:	4619      	mov	r1, r3
 8001c46:	2000      	movs	r0, #0
 8001c48:	f7ff f9a2 	bl	8000f90 <ErrorHandler_AS5145B>

		MCP25625_Error_e canControllerError = MCP25625_Init(AnkleCAN_ControllerIndex, &CAN_Controller_Init[AnkleCAN_ControllerIndex]);
 8001c4c:	f107 0310 	add.w	r3, r7, #16
 8001c50:	4619      	mov	r1, r3
 8001c52:	2000      	movs	r0, #0
 8001c54:	f002 f9ac 	bl	8003fb0 <MCP25625_Init>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	f887 30e5 	strb.w	r3, [r7, #229]	; 0xe5
		if(canControllerError)
 8001c5e:	f897 30e5 	ldrb.w	r3, [r7, #229]	; 0xe5
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d005      	beq.n	8001c72 <main+0x2da>
			ErrorHandler_MCP25625(AnkleCAN_ControllerIndex, canControllerError);
 8001c66:	f897 30e5 	ldrb.w	r3, [r7, #229]	; 0xe5
 8001c6a:	4619      	mov	r1, r3
 8001c6c:	2000      	movs	r0, #0
 8001c6e:	f7ff f9ef 	bl	8001050 <ErrorHandler_MCP25625>
//		EPOS4_Error_e motorControllerError = EPOS4_Init(AnkleMotorControllerIndex, &MotorController_Init[AnkleMotorControllerIndex]);
//		if(motorControllerError)
//			ErrorHandler_EPOS4(AnkleMotorControllerIndex, motorControllerError);
	}

	if((Prosthesis_Init.Joint == Knee) || (Prosthesis_Init.Joint == Combined))
 8001c72:	4b28      	ldr	r3, [pc, #160]	; (8001d14 <main+0x37c>)
 8001c74:	785b      	ldrb	r3, [r3, #1]
 8001c76:	2b02      	cmp	r3, #2
 8001c78:	d003      	beq.n	8001c82 <main+0x2ea>
 8001c7a:	4b26      	ldr	r3, [pc, #152]	; (8001d14 <main+0x37c>)
 8001c7c:	785b      	ldrb	r3, [r3, #1]
 8001c7e:	2b01      	cmp	r3, #1
 8001c80:	d121      	bne.n	8001cc6 <main+0x32e>
	{
		AS5145B_Error_e encoderError = AS5145B_Init(KneeEncoderIndex, &Encoder_Init[KneeEncoderIndex]);
 8001c82:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8001c86:	331c      	adds	r3, #28
 8001c88:	4619      	mov	r1, r3
 8001c8a:	2001      	movs	r0, #1
 8001c8c:	f001 fcbe 	bl	800360c <AS5145B_Init>
 8001c90:	4603      	mov	r3, r0
 8001c92:	f887 30e4 	strb.w	r3, [r7, #228]	; 0xe4
		if(encoderError)
 8001c96:	f897 30e4 	ldrb.w	r3, [r7, #228]	; 0xe4
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d005      	beq.n	8001caa <main+0x312>
			ErrorHandler_AS5145B(KneeEncoderIndex, encoderError);
 8001c9e:	f897 30e4 	ldrb.w	r3, [r7, #228]	; 0xe4
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	2001      	movs	r0, #1
 8001ca6:	f7ff f973 	bl	8000f90 <ErrorHandler_AS5145B>

		while(1){
			float temp = - (AS5145B_ReadPosition(KneeEncoderIndex) - 2244 * AS5145B_RAW2DEG);}
 8001caa:	2001      	movs	r0, #1
 8001cac:	f001 fce4 	bl	8003678 <AS5145B_ReadPosition>
 8001cb0:	eef0 7a40 	vmov.f32	s15, s0
 8001cb4:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8001d24 <main+0x38c>
 8001cb8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001cbc:	eef1 7a67 	vneg.f32	s15, s15
 8001cc0:	edc7 7a38 	vstr	s15, [r7, #224]	; 0xe0
		while(1){
 8001cc4:	e7f1      	b.n	8001caa <main+0x312>
		EPOS4_Error_e motorControllerError = EPOS4_Init(KneeMotorControllerIndex, &MotorController_Init[KneeMotorControllerIndex]);
		if(motorControllerError)
			ErrorHandler_EPOS4(KneeMotorControllerIndex, motorControllerError);
	}

	InitProsthesisControl(&Prosthesis_Init);
 8001cc6:	4813      	ldr	r0, [pc, #76]	; (8001d14 <main+0x37c>)
 8001cc8:	f000 f8c2 	bl	8001e50 <InitProsthesisControl>

/*******************************************************************************
* USER ADDED TEST PROGRAMS
*******************************************************************************/

	RequireTestProgram(ImpedanceControl);
 8001ccc:	2003      	movs	r0, #3
 8001cce:	f000 f93b 	bl	8001f48 <RequireTestProgram>
* USER ADDED MAIN LOOP
*******************************************************************************/

  while(1)
  {
	  if(isProsthesisControlRequired)
 8001cd2:	4b15      	ldr	r3, [pc, #84]	; (8001d28 <main+0x390>)
 8001cd4:	781b      	ldrb	r3, [r3, #0]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d0fb      	beq.n	8001cd2 <main+0x33a>
	  {
		  RunProsthesisControl();
 8001cda:	f000 f94f 	bl	8001f7c <RunProsthesisControl>
		  isProsthesisControlRequired = 0;
 8001cde:	4b12      	ldr	r3, [pc, #72]	; (8001d28 <main+0x390>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	701a      	strb	r2, [r3, #0]
	  if(isProsthesisControlRequired)
 8001ce4:	e7f5      	b.n	8001cd2 <main+0x33a>
 8001ce6:	bf00      	nop
 8001ce8:	48000800 	.word	0x48000800
 8001cec:	40001000 	.word	0x40001000
 8001cf0:	48000400 	.word	0x48000400
 8001cf4:	00017504 	.word	0x00017504
 8001cf8:	000186a0 	.word	0x000186a0
 8001cfc:	00030111 	.word	0x00030111
 8001d00:	0009d219 	.word	0x0009d219
 8001d04:	002a999d 	.word	0x002a999d
 8001d08:	40003c00 	.word	0x40003c00
 8001d0c:	40003800 	.word	0x40003800
 8001d10:	40013000 	.word	0x40013000
 8001d14:	20000030 	.word	0x20000030
 8001d18:	40009400 	.word	0x40009400
 8001d1c:	50040000 	.word	0x50040000
 8001d20:	50040100 	.word	0x50040100
 8001d24:	43453a00 	.word	0x43453a00
 8001d28:	20000032 	.word	0x20000032

08001d2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);
 8001d30:	2004      	movs	r0, #4
 8001d32:	f7ff fdbb 	bl	80018ac <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_4)
 8001d36:	bf00      	nop
 8001d38:	f7ff fdcc 	bl	80018d4 <LL_FLASH_GetLatency>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b04      	cmp	r3, #4
 8001d40:	d1fa      	bne.n	8001d38 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8001d42:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001d46:	f7ff fde3 	bl	8001910 <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_MSI_Enable();
 8001d4a:	f7ff fc61 	bl	8001610 <LL_RCC_MSI_Enable>

   /* Wait till MSI is ready */
  while(LL_RCC_MSI_IsReady() != 1)
 8001d4e:	bf00      	nop
 8001d50:	f7ff fc6e 	bl	8001630 <LL_RCC_MSI_IsReady>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b01      	cmp	r3, #1
 8001d58:	d1fa      	bne.n	8001d50 <SystemClock_Config+0x24>
  {

  }
  LL_RCC_MSI_EnableRangeSelection();
 8001d5a:	f7ff fc8b 	bl	8001674 <LL_RCC_MSI_EnableRangeSelection>
  LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_11);
 8001d5e:	20b0      	movs	r0, #176	; 0xb0
 8001d60:	f7ff fc98 	bl	8001694 <LL_RCC_MSI_SetRange>
  LL_RCC_MSI_SetCalibTrimming(0);
 8001d64:	2000      	movs	r0, #0
 8001d66:	f7ff fca9 	bl	80016bc <LL_RCC_MSI_SetCalibTrimming>
  LL_PWR_EnableBkUpAccess();
 8001d6a:	f7ff fde5 	bl	8001938 <LL_PWR_EnableBkUpAccess>
  LL_RCC_LSE_SetDriveCapability(LL_RCC_LSEDRIVE_LOW);
 8001d6e:	2000      	movs	r0, #0
 8001d70:	f7ff fc24 	bl	80015bc <LL_RCC_LSE_SetDriveCapability>
  LL_RCC_LSE_Enable();
 8001d74:	f7ff fc10 	bl	8001598 <LL_RCC_LSE_Enable>

   /* Wait till LSE is ready */
  while(LL_RCC_LSE_IsReady() != 1)
 8001d78:	bf00      	nop
 8001d7a:	f7ff fc35 	bl	80015e8 <LL_RCC_LSE_IsReady>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	d1fa      	bne.n	8001d7a <SystemClock_Config+0x4e>
  {

  }
  LL_RCC_MSI_EnablePLLMode();
 8001d84:	f7ff fc66 	bl	8001654 <LL_RCC_MSI_EnablePLLMode>
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_6, 40, LL_RCC_PLLR_DIV_4);
 8001d88:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d8c:	2228      	movs	r2, #40	; 0x28
 8001d8e:	2150      	movs	r1, #80	; 0x50
 8001d90:	2001      	movs	r0, #1
 8001d92:	f7ff fd2b 	bl	80017ec <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_EnableDomain_SYS();
 8001d96:	f7ff fd49 	bl	800182c <LL_RCC_PLL_EnableDomain_SYS>
  LL_RCC_PLL_Enable();
 8001d9a:	f7ff fd03 	bl	80017a4 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8001d9e:	bf00      	nop
 8001da0:	f7ff fd10 	bl	80017c4 <LL_RCC_PLL_IsReady>
 8001da4:	4603      	mov	r3, r0
 8001da6:	2b01      	cmp	r3, #1
 8001da8:	d1fa      	bne.n	8001da0 <SystemClock_Config+0x74>
  {

  }
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8001daa:	2003      	movs	r0, #3
 8001dac:	f7ff fc9c 	bl	80016e8 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8001db0:	bf00      	nop
 8001db2:	f7ff fcad 	bl	8001710 <LL_RCC_GetSysClkSource>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b0c      	cmp	r3, #12
 8001dba:	d1fa      	bne.n	8001db2 <SystemClock_Config+0x86>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001dbc:	2000      	movs	r0, #0
 8001dbe:	f7ff fcb5 	bl	800172c <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 8001dc2:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001dc6:	f7ff fcc5 	bl	8001754 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_2);
 8001dca:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001dce:	f7ff fcd5 	bl	800177c <LL_RCC_SetAPB2Prescaler>

  LL_Init1msTick(80000000);
 8001dd2:	4804      	ldr	r0, [pc, #16]	; (8001de4 <SystemClock_Config+0xb8>)
 8001dd4:	f004 faa2 	bl	800631c <LL_Init1msTick>

  LL_SetSystemCoreClock(80000000);
 8001dd8:	4802      	ldr	r0, [pc, #8]	; (8001de4 <SystemClock_Config+0xb8>)
 8001dda:	f004 fad5 	bl	8006388 <LL_SetSystemCoreClock>
}
 8001dde:	bf00      	nop
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	04c4b400 	.word	0x04c4b400

08001de8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b083      	sub	sp, #12
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001df8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001dfc:	f043 0204 	orr.w	r2, r3, #4
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001e04:	bf00      	nop
 8001e06:	370c      	adds	r7, #12
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0e:	4770      	bx	lr

08001e10 <LL_ADC_REG_ReadConversionData12>:
  * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData12
  * @param  ADCx ADC instance
  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
  */
__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(ADC_TypeDef *ADCx)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e1c:	b29b      	uxth	r3, r3
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	370c      	adds	r7, #12
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr

08001e2a <LL_ADC_IsActiveFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_IsActiveFlag_EOC
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(ADC_TypeDef *ADCx)
{
 8001e2a:	b480      	push	{r7}
 8001e2c:	b083      	sub	sp, #12
 8001e2e:	af00      	add	r7, sp, #0
 8001e30:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f003 0304 	and.w	r3, r3, #4
 8001e3a:	2b04      	cmp	r3, #4
 8001e3c:	d101      	bne.n	8001e42 <LL_ADC_IsActiveFlag_EOC+0x18>
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e000      	b.n	8001e44 <LL_ADC_IsActiveFlag_EOC+0x1a>
 8001e42:	2300      	movs	r3, #0
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	370c      	adds	r7, #12
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4e:	4770      	bx	lr

08001e50 <InitProsthesisControl>:
/*******************************************************************************
* PUBLIC FUNCTIONS
*******************************************************************************/

void InitProsthesisControl(Prosthesis_Init_t *Device_Init)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b086      	sub	sp, #24
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
	memcpy(&Device, Device_Init, sizeof(&Device_Init));
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2204      	movs	r2, #4
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	482f      	ldr	r0, [pc, #188]	; (8001f1c <InitProsthesisControl+0xcc>)
 8001e60:	f004 fac6 	bl	80063f0 <memcpy>

	float startEqPoint = -11.0f;
 8001e64:	4b2e      	ldr	r3, [pc, #184]	; (8001f20 <InitProsthesisControl+0xd0>)
 8001e66:	617b      	str	r3, [r7, #20]
	float startKd = 0.06f;
 8001e68:	4b2e      	ldr	r3, [pc, #184]	; (8001f24 <InitProsthesisControl+0xd4>)
 8001e6a:	613b      	str	r3, [r7, #16]
	float startKp = 5.0f;
 8001e6c:	4b2e      	ldr	r3, [pc, #184]	; (8001f28 <InitProsthesisControl+0xd8>)
 8001e6e:	60fb      	str	r3, [r7, #12]

	if((Device.Joint == Ankle) || (Device.Joint == Combined))
 8001e70:	4b2a      	ldr	r3, [pc, #168]	; (8001f1c <InitProsthesisControl+0xcc>)
 8001e72:	785b      	ldrb	r3, [r3, #1]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d003      	beq.n	8001e80 <InitProsthesisControl+0x30>
 8001e78:	4b28      	ldr	r3, [pc, #160]	; (8001f1c <InitProsthesisControl+0xcc>)
 8001e7a:	785b      	ldrb	r3, [r3, #1]
 8001e7c:	2b01      	cmp	r3, #1
 8001e7e:	d137      	bne.n	8001ef0 <InitProsthesisControl+0xa0>
	{
		CM_Ankle.encoderBias = 1325 * AS5145B_RAW2DEG;
 8001e80:	4b2a      	ldr	r3, [pc, #168]	; (8001f2c <InitProsthesisControl+0xdc>)
 8001e82:	4a2b      	ldr	r2, [pc, #172]	; (8001f30 <InitProsthesisControl+0xe0>)
 8001e84:	621a      	str	r2, [r3, #32]

		CM_Ankle.EarlyStanceCtrl.eqPoint = startEqPoint;
 8001e86:	4a29      	ldr	r2, [pc, #164]	; (8001f2c <InitProsthesisControl+0xdc>)
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	6413      	str	r3, [r2, #64]	; 0x40
		CM_Ankle.EarlyStanceCtrl.kd = startKd;
 8001e8c:	4a27      	ldr	r2, [pc, #156]	; (8001f2c <InitProsthesisControl+0xdc>)
 8001e8e:	693b      	ldr	r3, [r7, #16]
 8001e90:	6453      	str	r3, [r2, #68]	; 0x44
		CM_Ankle.EarlyStanceCtrl.kp = startKp;
 8001e92:	4a26      	ldr	r2, [pc, #152]	; (8001f2c <InitProsthesisControl+0xdc>)
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	6493      	str	r3, [r2, #72]	; 0x48

		CM_Ankle.MidStanceCtrl.eqPoint = startEqPoint;
 8001e98:	4a24      	ldr	r2, [pc, #144]	; (8001f2c <InitProsthesisControl+0xdc>)
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	64d3      	str	r3, [r2, #76]	; 0x4c
		CM_Ankle.MidStanceCtrl.kd = startKd;
 8001e9e:	4a23      	ldr	r2, [pc, #140]	; (8001f2c <InitProsthesisControl+0xdc>)
 8001ea0:	693b      	ldr	r3, [r7, #16]
 8001ea2:	6513      	str	r3, [r2, #80]	; 0x50
		CM_Ankle.MidStanceCtrl.kp = startKp;
 8001ea4:	4a21      	ldr	r2, [pc, #132]	; (8001f2c <InitProsthesisControl+0xdc>)
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	6553      	str	r3, [r2, #84]	; 0x54

		CM_Ankle.LateStanceCtrl.eqPoint = startEqPoint;
 8001eaa:	4a20      	ldr	r2, [pc, #128]	; (8001f2c <InitProsthesisControl+0xdc>)
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	6593      	str	r3, [r2, #88]	; 0x58
		CM_Ankle.LateStanceCtrl.kd = startKd;
 8001eb0:	4a1e      	ldr	r2, [pc, #120]	; (8001f2c <InitProsthesisControl+0xdc>)
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	65d3      	str	r3, [r2, #92]	; 0x5c

		CM_Ankle.SwingFlexCtrl.eqPoint = startEqPoint;
 8001eb6:	4a1d      	ldr	r2, [pc, #116]	; (8001f2c <InitProsthesisControl+0xdc>)
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	6653      	str	r3, [r2, #100]	; 0x64
		CM_Ankle.SwingFlexCtrl.kd = startKd;
 8001ebc:	4a1b      	ldr	r2, [pc, #108]	; (8001f2c <InitProsthesisControl+0xdc>)
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	6693      	str	r3, [r2, #104]	; 0x68
		CM_Ankle.SwingFlexCtrl.kp = startKp;
 8001ec2:	4a1a      	ldr	r2, [pc, #104]	; (8001f2c <InitProsthesisControl+0xdc>)
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	66d3      	str	r3, [r2, #108]	; 0x6c

		CM_Ankle.SwingExtCtrl.eqPoint = startEqPoint;
 8001ec8:	4a18      	ldr	r2, [pc, #96]	; (8001f2c <InitProsthesisControl+0xdc>)
 8001eca:	697b      	ldr	r3, [r7, #20]
 8001ecc:	6713      	str	r3, [r2, #112]	; 0x70
		CM_Ankle.SwingExtCtrl.kd = startKd;
 8001ece:	4a17      	ldr	r2, [pc, #92]	; (8001f2c <InitProsthesisControl+0xdc>)
 8001ed0:	693b      	ldr	r3, [r7, #16]
 8001ed2:	6753      	str	r3, [r2, #116]	; 0x74
		CM_Ankle.SwingExtCtrl.kp = startKp;
 8001ed4:	4a15      	ldr	r2, [pc, #84]	; (8001f2c <InitProsthesisControl+0xdc>)
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	6793      	str	r3, [r2, #120]	; 0x78

		CM_Ankle.SwingDescCtrl.eqPoint = startEqPoint;
 8001eda:	4a14      	ldr	r2, [pc, #80]	; (8001f2c <InitProsthesisControl+0xdc>)
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	67d3      	str	r3, [r2, #124]	; 0x7c
		CM_Ankle.SwingDescCtrl.kd = startKd;
 8001ee0:	4a12      	ldr	r2, [pc, #72]	; (8001f2c <InitProsthesisControl+0xdc>)
 8001ee2:	693b      	ldr	r3, [r7, #16]
 8001ee4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		CM_Ankle.SwingDescCtrl.kp = startKp;
 8001ee8:	4a10      	ldr	r2, [pc, #64]	; (8001f2c <InitProsthesisControl+0xdc>)
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
	}
	if((Device.Joint == Knee) || (Device.Joint == Combined))
 8001ef0:	4b0a      	ldr	r3, [pc, #40]	; (8001f1c <InitProsthesisControl+0xcc>)
 8001ef2:	785b      	ldrb	r3, [r3, #1]
 8001ef4:	2b02      	cmp	r3, #2
 8001ef6:	d003      	beq.n	8001f00 <InitProsthesisControl+0xb0>
 8001ef8:	4b08      	ldr	r3, [pc, #32]	; (8001f1c <InitProsthesisControl+0xcc>)
 8001efa:	785b      	ldrb	r3, [r3, #1]
 8001efc:	2b01      	cmp	r3, #1
 8001efe:	d102      	bne.n	8001f06 <InitProsthesisControl+0xb6>
		CM_Knee.encoderBias = 2244 * AS5145B_RAW2DEG;
 8001f00:	4b0c      	ldr	r3, [pc, #48]	; (8001f34 <InitProsthesisControl+0xe4>)
 8001f02:	4a0d      	ldr	r2, [pc, #52]	; (8001f38 <InitProsthesisControl+0xe8>)
 8001f04:	621a      	str	r2, [r3, #32]

	CM_LoadCell.intoStanceThreshold = 1300;
 8001f06:	4b0d      	ldr	r3, [pc, #52]	; (8001f3c <InitProsthesisControl+0xec>)
 8001f08:	4a0d      	ldr	r2, [pc, #52]	; (8001f40 <InitProsthesisControl+0xf0>)
 8001f0a:	635a      	str	r2, [r3, #52]	; 0x34
	CM_LoadCell.outOfStanceThreshold = 1300 + 50;
 8001f0c:	4b0b      	ldr	r3, [pc, #44]	; (8001f3c <InitProsthesisControl+0xec>)
 8001f0e:	4a0d      	ldr	r2, [pc, #52]	; (8001f44 <InitProsthesisControl+0xf4>)
 8001f10:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001f12:	bf00      	nop
 8001f14:	3718      	adds	r7, #24
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	20000068 	.word	0x20000068
 8001f20:	c1300000 	.word	0xc1300000
 8001f24:	3d75c28f 	.word	0x3d75c28f
 8001f28:	40a00000 	.word	0x40a00000
 8001f2c:	20000070 	.word	0x20000070
 8001f30:	42e8e900 	.word	0x42e8e900
 8001f34:	200000f8 	.word	0x200000f8
 8001f38:	43453a00 	.word	0x43453a00
 8001f3c:	20000180 	.word	0x20000180
 8001f40:	44a28000 	.word	0x44a28000
 8001f44:	44a8c000 	.word	0x44a8c000

08001f48 <RequireTestProgram>:

void RequireTestProgram(TestProgram_e option)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	4603      	mov	r3, r0
 8001f50:	71fb      	strb	r3, [r7, #7]
	testProgram = option;
 8001f52:	4a08      	ldr	r2, [pc, #32]	; (8001f74 <RequireTestProgram+0x2c>)
 8001f54:	79fb      	ldrb	r3, [r7, #7]
 8001f56:	7013      	strb	r3, [r2, #0]
	if(testProgram != None)
 8001f58:	4b06      	ldr	r3, [pc, #24]	; (8001f74 <RequireTestProgram+0x2c>)
 8001f5a:	781b      	ldrb	r3, [r3, #0]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d002      	beq.n	8001f66 <RequireTestProgram+0x1e>
		isTestProgramRequired = 1;
 8001f60:	4b05      	ldr	r3, [pc, #20]	; (8001f78 <RequireTestProgram+0x30>)
 8001f62:	2201      	movs	r2, #1
 8001f64:	701a      	strb	r2, [r3, #0]
}
 8001f66:	bf00      	nop
 8001f68:	370c      	adds	r7, #12
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr
 8001f72:	bf00      	nop
 8001f74:	2000006a 	.word	0x2000006a
 8001f78:	2000006c 	.word	0x2000006c

08001f7c <RunProsthesisControl>:

void RunProsthesisControl(void)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	af00      	add	r7, sp, #0
	GetInputs();
 8001f80:	f000 f826 	bl	8001fd0 <GetInputs>
	ProcessInputs();
 8001f84:	f000 f8b0 	bl	80020e8 <ProcessInputs>

	if(isTestProgramRequired)
 8001f88:	4b0e      	ldr	r3, [pc, #56]	; (8001fc4 <RunProsthesisControl+0x48>)
 8001f8a:	781b      	ldrb	r3, [r3, #0]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d001      	beq.n	8001f94 <RunProsthesisControl+0x18>
		RunTestProgram();
 8001f90:	f000 feb0 	bl	8002cf4 <RunTestProgram>

	RunStateMachine();
 8001f94:	f000 fb5c 	bl	8002650 <RunStateMachine>
	RunImpedanceControl();
 8001f98:	f000 fd46 	bl	8002a28 <RunImpedanceControl>

	// Check for first and second executions, needed for derivatives, filters, etc.
	if(isFirst)
 8001f9c:	4b0a      	ldr	r3, [pc, #40]	; (8001fc8 <RunProsthesisControl+0x4c>)
 8001f9e:	781b      	ldrb	r3, [r3, #0]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d006      	beq.n	8001fb2 <RunProsthesisControl+0x36>
	{
		isFirst = 0;
 8001fa4:	4b08      	ldr	r3, [pc, #32]	; (8001fc8 <RunProsthesisControl+0x4c>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	701a      	strb	r2, [r3, #0]
		isSecond = 1;
 8001faa:	4b08      	ldr	r3, [pc, #32]	; (8001fcc <RunProsthesisControl+0x50>)
 8001fac:	2201      	movs	r2, #1
 8001fae:	701a      	strb	r2, [r3, #0]
	}
	else if(isSecond)
		isSecond = 0;
}
 8001fb0:	e006      	b.n	8001fc0 <RunProsthesisControl+0x44>
	else if(isSecond)
 8001fb2:	4b06      	ldr	r3, [pc, #24]	; (8001fcc <RunProsthesisControl+0x50>)
 8001fb4:	781b      	ldrb	r3, [r3, #0]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d002      	beq.n	8001fc0 <RunProsthesisControl+0x44>
		isSecond = 0;
 8001fba:	4b04      	ldr	r3, [pc, #16]	; (8001fcc <RunProsthesisControl+0x50>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	701a      	strb	r2, [r3, #0]
}
 8001fc0:	bf00      	nop
 8001fc2:	bd80      	pop	{r7, pc}
 8001fc4:	2000006c 	.word	0x2000006c
 8001fc8:	20000000 	.word	0x20000000
 8001fcc:	2000006b 	.word	0x2000006b

08001fd0 <GetInputs>:
/*******************************************************************************
* PRIVATE FUNCTIONS
*******************************************************************************/

static void GetInputs(void)
{
 8001fd0:	b5b0      	push	{r4, r5, r7, lr}
 8001fd2:	b08c      	sub	sp, #48	; 0x30
 8001fd4:	af00      	add	r7, sp, #0
	if((Device.Joint == Ankle) || (Device.Joint == Combined))
 8001fd6:	4b31      	ldr	r3, [pc, #196]	; (800209c <GetInputs+0xcc>)
 8001fd8:	785b      	ldrb	r3, [r3, #1]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d003      	beq.n	8001fe6 <GetInputs+0x16>
 8001fde:	4b2f      	ldr	r3, [pc, #188]	; (800209c <GetInputs+0xcc>)
 8001fe0:	785b      	ldrb	r3, [r3, #1]
 8001fe2:	2b01      	cmp	r3, #1
 8001fe4:	d112      	bne.n	800200c <GetInputs+0x3c>
		CM_Ankle.jointAngle[0] = AS5145B_ReadPosition(AnkleEncoderIndex) - CM_Ankle.encoderBias;
 8001fe6:	2000      	movs	r0, #0
 8001fe8:	f001 fb46 	bl	8003678 <AS5145B_ReadPosition>
 8001fec:	eeb0 7a40 	vmov.f32	s14, s0
 8001ff0:	4b2b      	ldr	r3, [pc, #172]	; (80020a0 <GetInputs+0xd0>)
 8001ff2:	edd3 7a08 	vldr	s15, [r3, #32]
 8001ff6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ffa:	ee17 0a90 	vmov	r0, s15
 8001ffe:	f7fe fa47 	bl	8000490 <__aeabi_f2d>
 8002002:	4602      	mov	r2, r0
 8002004:	460b      	mov	r3, r1
 8002006:	4926      	ldr	r1, [pc, #152]	; (80020a0 <GetInputs+0xd0>)
 8002008:	e9c1 2300 	strd	r2, r3, [r1]

	if((Device.Joint == Knee) || (Device.Joint == Combined))
 800200c:	4b23      	ldr	r3, [pc, #140]	; (800209c <GetInputs+0xcc>)
 800200e:	785b      	ldrb	r3, [r3, #1]
 8002010:	2b02      	cmp	r3, #2
 8002012:	d003      	beq.n	800201c <GetInputs+0x4c>
 8002014:	4b21      	ldr	r3, [pc, #132]	; (800209c <GetInputs+0xcc>)
 8002016:	785b      	ldrb	r3, [r3, #1]
 8002018:	2b01      	cmp	r3, #1
 800201a:	d115      	bne.n	8002048 <GetInputs+0x78>
		CM_Knee.jointAngle[0] = - (AS5145B_ReadPosition(KneeEncoderIndex) - CM_Knee.encoderBias);
 800201c:	2001      	movs	r0, #1
 800201e:	f001 fb2b 	bl	8003678 <AS5145B_ReadPosition>
 8002022:	eeb0 7a40 	vmov.f32	s14, s0
 8002026:	4b1f      	ldr	r3, [pc, #124]	; (80020a4 <GetInputs+0xd4>)
 8002028:	edd3 7a08 	vldr	s15, [r3, #32]
 800202c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002030:	eef1 7a67 	vneg.f32	s15, s15
 8002034:	ee17 3a90 	vmov	r3, s15
 8002038:	4618      	mov	r0, r3
 800203a:	f7fe fa29 	bl	8000490 <__aeabi_f2d>
 800203e:	4602      	mov	r2, r0
 8002040:	460b      	mov	r3, r1
 8002042:	4918      	ldr	r1, [pc, #96]	; (80020a4 <GetInputs+0xd4>)
 8002044:	e9c1 2300 	strd	r2, r3, [r1]

	CM_LoadCell.Raw.bot[0] = ReadLoadCell(ADC1);
 8002048:	4817      	ldr	r0, [pc, #92]	; (80020a8 <GetInputs+0xd8>)
 800204a:	f000 f835 	bl	80020b8 <ReadLoadCell>
 800204e:	4603      	mov	r3, r0
 8002050:	ee07 3a90 	vmov	s15, r3
 8002054:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002058:	4b14      	ldr	r3, [pc, #80]	; (80020ac <GetInputs+0xdc>)
 800205a:	edc3 7a00 	vstr	s15, [r3]
	CM_LoadCell.Raw.top[0] = ReadLoadCell(ADC2);
 800205e:	4814      	ldr	r0, [pc, #80]	; (80020b0 <GetInputs+0xe0>)
 8002060:	f000 f82a 	bl	80020b8 <ReadLoadCell>
 8002064:	4603      	mov	r3, r0
 8002066:	ee07 3a90 	vmov	s15, r3
 800206a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800206e:	4b0f      	ldr	r3, [pc, #60]	; (80020ac <GetInputs+0xdc>)
 8002070:	edc3 7a03 	vstr	s15, [r3, #12]

	IMU_Data = MPU925x_ReadIMU(0);
 8002074:	4c0f      	ldr	r4, [pc, #60]	; (80020b4 <GetInputs+0xe4>)
 8002076:	463b      	mov	r3, r7
 8002078:	2100      	movs	r1, #0
 800207a:	4618      	mov	r0, r3
 800207c:	f002 fe96 	bl	8004dac <MPU925x_ReadIMU>
 8002080:	4625      	mov	r5, r4
 8002082:	463c      	mov	r4, r7
 8002084:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002086:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002088:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800208a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800208c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002090:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 8002094:	bf00      	nop
 8002096:	3730      	adds	r7, #48	; 0x30
 8002098:	46bd      	mov	sp, r7
 800209a:	bdb0      	pop	{r4, r5, r7, pc}
 800209c:	20000068 	.word	0x20000068
 80020a0:	20000070 	.word	0x20000070
 80020a4:	200000f8 	.word	0x200000f8
 80020a8:	50040000 	.word	0x50040000
 80020ac:	20000180 	.word	0x20000180
 80020b0:	50040100 	.word	0x50040100
 80020b4:	20000038 	.word	0x20000038

080020b8 <ReadLoadCell>:

static uint16_t ReadLoadCell(ADC_TypeDef *ADCx)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b084      	sub	sp, #16
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
	LL_ADC_REG_StartConversion(ADCx);
 80020c0:	6878      	ldr	r0, [r7, #4]
 80020c2:	f7ff fe91 	bl	8001de8 <LL_ADC_REG_StartConversion>
	while (!LL_ADC_IsActiveFlag_EOC(ADCx));
 80020c6:	bf00      	nop
 80020c8:	6878      	ldr	r0, [r7, #4]
 80020ca:	f7ff feae 	bl	8001e2a <LL_ADC_IsActiveFlag_EOC>
 80020ce:	4603      	mov	r3, r0
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d0f9      	beq.n	80020c8 <ReadLoadCell+0x10>
	uint16_t data = LL_ADC_REG_ReadConversionData12(ADCx);
 80020d4:	6878      	ldr	r0, [r7, #4]
 80020d6:	f7ff fe9b 	bl	8001e10 <LL_ADC_REG_ReadConversionData12>
 80020da:	4603      	mov	r3, r0
 80020dc:	81fb      	strh	r3, [r7, #14]
	return data;
 80020de:	89fb      	ldrh	r3, [r7, #14]
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	3710      	adds	r7, #16
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}

080020e8 <ProcessInputs>:

static void ProcessInputs(void)
{
 80020e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80020ec:	b084      	sub	sp, #16
 80020ee:	af00      	add	r7, sp, #0
	// Derivative of joint angle (joint speed) and filtering of load cells
	if(isFirst)
 80020f0:	4b65      	ldr	r3, [pc, #404]	; (8002288 <ProcessInputs+0x1a0>)
 80020f2:	781b      	ldrb	r3, [r3, #0]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d032      	beq.n	800215e <ProcessInputs+0x76>
	{
		CM_Ankle.jointSpeed = 0.0;
 80020f8:	4964      	ldr	r1, [pc, #400]	; (800228c <ProcessInputs+0x1a4>)
 80020fa:	f04f 0200 	mov.w	r2, #0
 80020fe:	f04f 0300 	mov.w	r3, #0
 8002102:	e9c1 2304 	strd	r2, r3, [r1, #16]
		CM_Ankle.jointAngle[1] = CM_Ankle.jointAngle[0];
 8002106:	4b61      	ldr	r3, [pc, #388]	; (800228c <ProcessInputs+0x1a4>)
 8002108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800210c:	495f      	ldr	r1, [pc, #380]	; (800228c <ProcessInputs+0x1a4>)
 800210e:	e9c1 2302 	strd	r2, r3, [r1, #8]

		CM_Knee.jointSpeed = 0.0;
 8002112:	495f      	ldr	r1, [pc, #380]	; (8002290 <ProcessInputs+0x1a8>)
 8002114:	f04f 0200 	mov.w	r2, #0
 8002118:	f04f 0300 	mov.w	r3, #0
 800211c:	e9c1 2304 	strd	r2, r3, [r1, #16]
		CM_Knee.jointAngle[1] = CM_Knee.jointAngle[0];
 8002120:	4b5b      	ldr	r3, [pc, #364]	; (8002290 <ProcessInputs+0x1a8>)
 8002122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002126:	495a      	ldr	r1, [pc, #360]	; (8002290 <ProcessInputs+0x1a8>)
 8002128:	e9c1 2302 	strd	r2, r3, [r1, #8]

		CM_LoadCell.Raw.bot[2] = CM_LoadCell.Raw.bot[0];
 800212c:	4b59      	ldr	r3, [pc, #356]	; (8002294 <ProcessInputs+0x1ac>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a58      	ldr	r2, [pc, #352]	; (8002294 <ProcessInputs+0x1ac>)
 8002132:	6093      	str	r3, [r2, #8]
		CM_LoadCell.Raw.top[2] = CM_LoadCell.Raw.top[0];
 8002134:	4b57      	ldr	r3, [pc, #348]	; (8002294 <ProcessInputs+0x1ac>)
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	4a56      	ldr	r2, [pc, #344]	; (8002294 <ProcessInputs+0x1ac>)
 800213a:	6153      	str	r3, [r2, #20]
		CM_LoadCell.Filtered.bot[0] = CM_LoadCell.Raw.bot[0];
 800213c:	4b55      	ldr	r3, [pc, #340]	; (8002294 <ProcessInputs+0x1ac>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a54      	ldr	r2, [pc, #336]	; (8002294 <ProcessInputs+0x1ac>)
 8002142:	6193      	str	r3, [r2, #24]
		CM_LoadCell.Filtered.top[0] = CM_LoadCell.Raw.top[0];
 8002144:	4b53      	ldr	r3, [pc, #332]	; (8002294 <ProcessInputs+0x1ac>)
 8002146:	68db      	ldr	r3, [r3, #12]
 8002148:	4a52      	ldr	r2, [pc, #328]	; (8002294 <ProcessInputs+0x1ac>)
 800214a:	6253      	str	r3, [r2, #36]	; 0x24
		CM_LoadCell.Filtered.bot[2] = CM_LoadCell.Filtered.bot[0];
 800214c:	4b51      	ldr	r3, [pc, #324]	; (8002294 <ProcessInputs+0x1ac>)
 800214e:	699b      	ldr	r3, [r3, #24]
 8002150:	4a50      	ldr	r2, [pc, #320]	; (8002294 <ProcessInputs+0x1ac>)
 8002152:	6213      	str	r3, [r2, #32]
		CM_LoadCell.Filtered.top[2] = CM_LoadCell.Filtered.top[0];
 8002154:	4b4f      	ldr	r3, [pc, #316]	; (8002294 <ProcessInputs+0x1ac>)
 8002156:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002158:	4a4e      	ldr	r2, [pc, #312]	; (8002294 <ProcessInputs+0x1ac>)
 800215a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800215c:	e1f0      	b.n	8002540 <ProcessInputs+0x458>
	}
	else if(isSecond)
 800215e:	4b4e      	ldr	r3, [pc, #312]	; (8002298 <ProcessInputs+0x1b0>)
 8002160:	781b      	ldrb	r3, [r3, #0]
 8002162:	2b00      	cmp	r3, #0
 8002164:	f000 809a 	beq.w	800229c <ProcessInputs+0x1b4>
	{
		// Practical differentiator (bilinear transformation used)
		CM_Ankle.jointSpeed = (2*(CM_Ankle.jointAngle[0] - CM_Ankle.jointAngle[1]) + (2*TAU - DT)*CM_Ankle.jointSpeed) / (DT + 2*TAU);
 8002168:	4b48      	ldr	r3, [pc, #288]	; (800228c <ProcessInputs+0x1a4>)
 800216a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800216e:	4b47      	ldr	r3, [pc, #284]	; (800228c <ProcessInputs+0x1a4>)
 8002170:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002174:	f7fe f82c 	bl	80001d0 <__aeabi_dsub>
 8002178:	4602      	mov	r2, r0
 800217a:	460b      	mov	r3, r1
 800217c:	4610      	mov	r0, r2
 800217e:	4619      	mov	r1, r3
 8002180:	4602      	mov	r2, r0
 8002182:	460b      	mov	r3, r1
 8002184:	f7fe f826 	bl	80001d4 <__adddf3>
 8002188:	4602      	mov	r2, r0
 800218a:	460b      	mov	r3, r1
 800218c:	4614      	mov	r4, r2
 800218e:	461d      	mov	r5, r3
 8002190:	4b3e      	ldr	r3, [pc, #248]	; (800228c <ProcessInputs+0x1a4>)
 8002192:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8002196:	a338      	add	r3, pc, #224	; (adr r3, 8002278 <ProcessInputs+0x190>)
 8002198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800219c:	f7fe f9d0 	bl	8000540 <__aeabi_dmul>
 80021a0:	4602      	mov	r2, r0
 80021a2:	460b      	mov	r3, r1
 80021a4:	4620      	mov	r0, r4
 80021a6:	4629      	mov	r1, r5
 80021a8:	f7fe f814 	bl	80001d4 <__adddf3>
 80021ac:	4602      	mov	r2, r0
 80021ae:	460b      	mov	r3, r1
 80021b0:	4610      	mov	r0, r2
 80021b2:	4619      	mov	r1, r3
 80021b4:	a332      	add	r3, pc, #200	; (adr r3, 8002280 <ProcessInputs+0x198>)
 80021b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021ba:	f7fe faeb 	bl	8000794 <__aeabi_ddiv>
 80021be:	4602      	mov	r2, r0
 80021c0:	460b      	mov	r3, r1
 80021c2:	4932      	ldr	r1, [pc, #200]	; (800228c <ProcessInputs+0x1a4>)
 80021c4:	e9c1 2304 	strd	r2, r3, [r1, #16]
		CM_Ankle.jointAngle[1] = CM_Ankle.jointAngle[0];
 80021c8:	4b30      	ldr	r3, [pc, #192]	; (800228c <ProcessInputs+0x1a4>)
 80021ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021ce:	492f      	ldr	r1, [pc, #188]	; (800228c <ProcessInputs+0x1a4>)
 80021d0:	e9c1 2302 	strd	r2, r3, [r1, #8]

		// Practical differentiator (bilinear transformation used)
		CM_Knee.jointSpeed = (2*(CM_Knee.jointAngle[0] - CM_Knee.jointAngle[1]) + (2*TAU - DT)*CM_Knee.jointSpeed) / (DT + 2*TAU);
 80021d4:	4b2e      	ldr	r3, [pc, #184]	; (8002290 <ProcessInputs+0x1a8>)
 80021d6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80021da:	4b2d      	ldr	r3, [pc, #180]	; (8002290 <ProcessInputs+0x1a8>)
 80021dc:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80021e0:	f7fd fff6 	bl	80001d0 <__aeabi_dsub>
 80021e4:	4602      	mov	r2, r0
 80021e6:	460b      	mov	r3, r1
 80021e8:	4610      	mov	r0, r2
 80021ea:	4619      	mov	r1, r3
 80021ec:	4602      	mov	r2, r0
 80021ee:	460b      	mov	r3, r1
 80021f0:	f7fd fff0 	bl	80001d4 <__adddf3>
 80021f4:	4602      	mov	r2, r0
 80021f6:	460b      	mov	r3, r1
 80021f8:	4614      	mov	r4, r2
 80021fa:	461d      	mov	r5, r3
 80021fc:	4b24      	ldr	r3, [pc, #144]	; (8002290 <ProcessInputs+0x1a8>)
 80021fe:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8002202:	a31d      	add	r3, pc, #116	; (adr r3, 8002278 <ProcessInputs+0x190>)
 8002204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002208:	f7fe f99a 	bl	8000540 <__aeabi_dmul>
 800220c:	4602      	mov	r2, r0
 800220e:	460b      	mov	r3, r1
 8002210:	4620      	mov	r0, r4
 8002212:	4629      	mov	r1, r5
 8002214:	f7fd ffde 	bl	80001d4 <__adddf3>
 8002218:	4602      	mov	r2, r0
 800221a:	460b      	mov	r3, r1
 800221c:	4610      	mov	r0, r2
 800221e:	4619      	mov	r1, r3
 8002220:	a317      	add	r3, pc, #92	; (adr r3, 8002280 <ProcessInputs+0x198>)
 8002222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002226:	f7fe fab5 	bl	8000794 <__aeabi_ddiv>
 800222a:	4602      	mov	r2, r0
 800222c:	460b      	mov	r3, r1
 800222e:	4918      	ldr	r1, [pc, #96]	; (8002290 <ProcessInputs+0x1a8>)
 8002230:	e9c1 2304 	strd	r2, r3, [r1, #16]
		CM_Knee.jointAngle[1] = CM_Knee.jointAngle[0];
 8002234:	4b16      	ldr	r3, [pc, #88]	; (8002290 <ProcessInputs+0x1a8>)
 8002236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800223a:	4915      	ldr	r1, [pc, #84]	; (8002290 <ProcessInputs+0x1a8>)
 800223c:	e9c1 2302 	strd	r2, r3, [r1, #8]

		CM_LoadCell.Raw.bot[1] = CM_LoadCell.Raw.bot[0];
 8002240:	4b14      	ldr	r3, [pc, #80]	; (8002294 <ProcessInputs+0x1ac>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a13      	ldr	r2, [pc, #76]	; (8002294 <ProcessInputs+0x1ac>)
 8002246:	6053      	str	r3, [r2, #4]
		CM_LoadCell.Raw.top[1] = CM_LoadCell.Raw.top[0];
 8002248:	4b12      	ldr	r3, [pc, #72]	; (8002294 <ProcessInputs+0x1ac>)
 800224a:	68db      	ldr	r3, [r3, #12]
 800224c:	4a11      	ldr	r2, [pc, #68]	; (8002294 <ProcessInputs+0x1ac>)
 800224e:	6113      	str	r3, [r2, #16]
		CM_LoadCell.Filtered.bot[0] = CM_LoadCell.Raw.bot[0];
 8002250:	4b10      	ldr	r3, [pc, #64]	; (8002294 <ProcessInputs+0x1ac>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a0f      	ldr	r2, [pc, #60]	; (8002294 <ProcessInputs+0x1ac>)
 8002256:	6193      	str	r3, [r2, #24]
		CM_LoadCell.Filtered.top[0] = CM_LoadCell.Raw.top[0];
 8002258:	4b0e      	ldr	r3, [pc, #56]	; (8002294 <ProcessInputs+0x1ac>)
 800225a:	68db      	ldr	r3, [r3, #12]
 800225c:	4a0d      	ldr	r2, [pc, #52]	; (8002294 <ProcessInputs+0x1ac>)
 800225e:	6253      	str	r3, [r2, #36]	; 0x24
		CM_LoadCell.Filtered.bot[1] = CM_LoadCell.Filtered.bot[0];
 8002260:	4b0c      	ldr	r3, [pc, #48]	; (8002294 <ProcessInputs+0x1ac>)
 8002262:	699b      	ldr	r3, [r3, #24]
 8002264:	4a0b      	ldr	r2, [pc, #44]	; (8002294 <ProcessInputs+0x1ac>)
 8002266:	61d3      	str	r3, [r2, #28]
		CM_LoadCell.Filtered.top[1] = CM_LoadCell.Filtered.top[0];
 8002268:	4b0a      	ldr	r3, [pc, #40]	; (8002294 <ProcessInputs+0x1ac>)
 800226a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800226c:	4a09      	ldr	r2, [pc, #36]	; (8002294 <ProcessInputs+0x1ac>)
 800226e:	6293      	str	r3, [r2, #40]	; 0x28
 8002270:	e166      	b.n	8002540 <ProcessInputs+0x458>
 8002272:	bf00      	nop
 8002274:	f3af 8000 	nop.w
 8002278:	7daf8e50 	.word	0x7daf8e50
 800227c:	3f9e9848 	.word	0x3f9e9848
 8002280:	3ed7c728 	.word	0x3ed7c728
 8002284:	3fa14c24 	.word	0x3fa14c24
 8002288:	20000000 	.word	0x20000000
 800228c:	20000070 	.word	0x20000070
 8002290:	200000f8 	.word	0x200000f8
 8002294:	20000180 	.word	0x20000180
 8002298:	2000006b 	.word	0x2000006b
	}
	else
	{
		// Practical differentiator (bilinear transformation used)
		CM_Ankle.jointSpeed = (2*(CM_Ankle.jointAngle[0] - CM_Ankle.jointAngle[1]) + (2*TAU - DT)*CM_Ankle.jointSpeed) / (DT + 2*TAU);
 800229c:	4bbe      	ldr	r3, [pc, #760]	; (8002598 <ProcessInputs+0x4b0>)
 800229e:	e9d3 0100 	ldrd	r0, r1, [r3]
 80022a2:	4bbd      	ldr	r3, [pc, #756]	; (8002598 <ProcessInputs+0x4b0>)
 80022a4:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80022a8:	f7fd ff92 	bl	80001d0 <__aeabi_dsub>
 80022ac:	4602      	mov	r2, r0
 80022ae:	460b      	mov	r3, r1
 80022b0:	4610      	mov	r0, r2
 80022b2:	4619      	mov	r1, r3
 80022b4:	4602      	mov	r2, r0
 80022b6:	460b      	mov	r3, r1
 80022b8:	f7fd ff8c 	bl	80001d4 <__adddf3>
 80022bc:	4602      	mov	r2, r0
 80022be:	460b      	mov	r3, r1
 80022c0:	4614      	mov	r4, r2
 80022c2:	461d      	mov	r5, r3
 80022c4:	4bb4      	ldr	r3, [pc, #720]	; (8002598 <ProcessInputs+0x4b0>)
 80022c6:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80022ca:	a3a7      	add	r3, pc, #668	; (adr r3, 8002568 <ProcessInputs+0x480>)
 80022cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022d0:	f7fe f936 	bl	8000540 <__aeabi_dmul>
 80022d4:	4602      	mov	r2, r0
 80022d6:	460b      	mov	r3, r1
 80022d8:	4620      	mov	r0, r4
 80022da:	4629      	mov	r1, r5
 80022dc:	f7fd ff7a 	bl	80001d4 <__adddf3>
 80022e0:	4602      	mov	r2, r0
 80022e2:	460b      	mov	r3, r1
 80022e4:	4610      	mov	r0, r2
 80022e6:	4619      	mov	r1, r3
 80022e8:	a3a1      	add	r3, pc, #644	; (adr r3, 8002570 <ProcessInputs+0x488>)
 80022ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022ee:	f7fe fa51 	bl	8000794 <__aeabi_ddiv>
 80022f2:	4602      	mov	r2, r0
 80022f4:	460b      	mov	r3, r1
 80022f6:	49a8      	ldr	r1, [pc, #672]	; (8002598 <ProcessInputs+0x4b0>)
 80022f8:	e9c1 2304 	strd	r2, r3, [r1, #16]
		CM_Ankle.jointAngle[1] = CM_Ankle.jointAngle[0];
 80022fc:	4ba6      	ldr	r3, [pc, #664]	; (8002598 <ProcessInputs+0x4b0>)
 80022fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002302:	49a5      	ldr	r1, [pc, #660]	; (8002598 <ProcessInputs+0x4b0>)
 8002304:	e9c1 2302 	strd	r2, r3, [r1, #8]

		// Practical differentiator (bilinear transformation used)
		CM_Knee.jointSpeed = (2*(CM_Knee.jointAngle[0] - CM_Knee.jointAngle[1]) + (2*TAU - DT)*CM_Knee.jointSpeed) / (DT + 2*TAU);
 8002308:	4ba4      	ldr	r3, [pc, #656]	; (800259c <ProcessInputs+0x4b4>)
 800230a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800230e:	4ba3      	ldr	r3, [pc, #652]	; (800259c <ProcessInputs+0x4b4>)
 8002310:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002314:	f7fd ff5c 	bl	80001d0 <__aeabi_dsub>
 8002318:	4602      	mov	r2, r0
 800231a:	460b      	mov	r3, r1
 800231c:	4610      	mov	r0, r2
 800231e:	4619      	mov	r1, r3
 8002320:	4602      	mov	r2, r0
 8002322:	460b      	mov	r3, r1
 8002324:	f7fd ff56 	bl	80001d4 <__adddf3>
 8002328:	4602      	mov	r2, r0
 800232a:	460b      	mov	r3, r1
 800232c:	4614      	mov	r4, r2
 800232e:	461d      	mov	r5, r3
 8002330:	4b9a      	ldr	r3, [pc, #616]	; (800259c <ProcessInputs+0x4b4>)
 8002332:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8002336:	a38c      	add	r3, pc, #560	; (adr r3, 8002568 <ProcessInputs+0x480>)
 8002338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800233c:	f7fe f900 	bl	8000540 <__aeabi_dmul>
 8002340:	4602      	mov	r2, r0
 8002342:	460b      	mov	r3, r1
 8002344:	4620      	mov	r0, r4
 8002346:	4629      	mov	r1, r5
 8002348:	f7fd ff44 	bl	80001d4 <__adddf3>
 800234c:	4602      	mov	r2, r0
 800234e:	460b      	mov	r3, r1
 8002350:	4610      	mov	r0, r2
 8002352:	4619      	mov	r1, r3
 8002354:	a386      	add	r3, pc, #536	; (adr r3, 8002570 <ProcessInputs+0x488>)
 8002356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800235a:	f7fe fa1b 	bl	8000794 <__aeabi_ddiv>
 800235e:	4602      	mov	r2, r0
 8002360:	460b      	mov	r3, r1
 8002362:	498e      	ldr	r1, [pc, #568]	; (800259c <ProcessInputs+0x4b4>)
 8002364:	e9c1 2304 	strd	r2, r3, [r1, #16]
		CM_Knee.jointAngle[1] = CM_Knee.jointAngle[0];
 8002368:	4b8c      	ldr	r3, [pc, #560]	; (800259c <ProcessInputs+0x4b4>)
 800236a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800236e:	498b      	ldr	r1, [pc, #556]	; (800259c <ProcessInputs+0x4b4>)
 8002370:	e9c1 2302 	strd	r2, r3, [r1, #8]

		// 2nd order low-pass Butterworth (fc = 20 Hz)
		CM_LoadCell.Filtered.bot[0] =   1.6556 * CM_LoadCell.Filtered.bot[1] - 0.7068 * CM_LoadCell.Filtered.bot[2]
 8002374:	4b8a      	ldr	r3, [pc, #552]	; (80025a0 <ProcessInputs+0x4b8>)
 8002376:	69db      	ldr	r3, [r3, #28]
 8002378:	4618      	mov	r0, r3
 800237a:	f7fe f889 	bl	8000490 <__aeabi_f2d>
 800237e:	a37e      	add	r3, pc, #504	; (adr r3, 8002578 <ProcessInputs+0x490>)
 8002380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002384:	f7fe f8dc 	bl	8000540 <__aeabi_dmul>
 8002388:	4602      	mov	r2, r0
 800238a:	460b      	mov	r3, r1
 800238c:	4614      	mov	r4, r2
 800238e:	461d      	mov	r5, r3
 8002390:	4b83      	ldr	r3, [pc, #524]	; (80025a0 <ProcessInputs+0x4b8>)
 8002392:	6a1b      	ldr	r3, [r3, #32]
 8002394:	4618      	mov	r0, r3
 8002396:	f7fe f87b 	bl	8000490 <__aeabi_f2d>
 800239a:	a379      	add	r3, pc, #484	; (adr r3, 8002580 <ProcessInputs+0x498>)
 800239c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023a0:	f7fe f8ce 	bl	8000540 <__aeabi_dmul>
 80023a4:	4602      	mov	r2, r0
 80023a6:	460b      	mov	r3, r1
 80023a8:	4620      	mov	r0, r4
 80023aa:	4629      	mov	r1, r5
 80023ac:	f7fd ff10 	bl	80001d0 <__aeabi_dsub>
 80023b0:	4602      	mov	r2, r0
 80023b2:	460b      	mov	r3, r1
 80023b4:	4614      	mov	r4, r2
 80023b6:	461d      	mov	r5, r3
									  + 0.0128 * CM_LoadCell.Raw.bot[0] + 0.0256 * CM_LoadCell.Raw.bot[1] + 0.0128 * CM_LoadCell.Raw.bot[2];
 80023b8:	4b79      	ldr	r3, [pc, #484]	; (80025a0 <ProcessInputs+0x4b8>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4618      	mov	r0, r3
 80023be:	f7fe f867 	bl	8000490 <__aeabi_f2d>
 80023c2:	a371      	add	r3, pc, #452	; (adr r3, 8002588 <ProcessInputs+0x4a0>)
 80023c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023c8:	f7fe f8ba 	bl	8000540 <__aeabi_dmul>
 80023cc:	4602      	mov	r2, r0
 80023ce:	460b      	mov	r3, r1
 80023d0:	4620      	mov	r0, r4
 80023d2:	4629      	mov	r1, r5
 80023d4:	f7fd fefe 	bl	80001d4 <__adddf3>
 80023d8:	4602      	mov	r2, r0
 80023da:	460b      	mov	r3, r1
 80023dc:	4614      	mov	r4, r2
 80023de:	461d      	mov	r5, r3
 80023e0:	4b6f      	ldr	r3, [pc, #444]	; (80025a0 <ProcessInputs+0x4b8>)
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	4618      	mov	r0, r3
 80023e6:	f7fe f853 	bl	8000490 <__aeabi_f2d>
 80023ea:	a369      	add	r3, pc, #420	; (adr r3, 8002590 <ProcessInputs+0x4a8>)
 80023ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023f0:	f7fe f8a6 	bl	8000540 <__aeabi_dmul>
 80023f4:	4602      	mov	r2, r0
 80023f6:	460b      	mov	r3, r1
 80023f8:	4620      	mov	r0, r4
 80023fa:	4629      	mov	r1, r5
 80023fc:	f7fd feea 	bl	80001d4 <__adddf3>
 8002400:	4602      	mov	r2, r0
 8002402:	460b      	mov	r3, r1
 8002404:	4614      	mov	r4, r2
 8002406:	461d      	mov	r5, r3
 8002408:	4b65      	ldr	r3, [pc, #404]	; (80025a0 <ProcessInputs+0x4b8>)
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	4618      	mov	r0, r3
 800240e:	f7fe f83f 	bl	8000490 <__aeabi_f2d>
 8002412:	a35d      	add	r3, pc, #372	; (adr r3, 8002588 <ProcessInputs+0x4a0>)
 8002414:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002418:	f7fe f892 	bl	8000540 <__aeabi_dmul>
 800241c:	4602      	mov	r2, r0
 800241e:	460b      	mov	r3, r1
 8002420:	4620      	mov	r0, r4
 8002422:	4629      	mov	r1, r5
 8002424:	f7fd fed6 	bl	80001d4 <__adddf3>
 8002428:	4602      	mov	r2, r0
 800242a:	460b      	mov	r3, r1
 800242c:	4610      	mov	r0, r2
 800242e:	4619      	mov	r1, r3
 8002430:	f7fe fb20 	bl	8000a74 <__aeabi_d2f>
 8002434:	4603      	mov	r3, r0
		CM_LoadCell.Filtered.bot[0] =   1.6556 * CM_LoadCell.Filtered.bot[1] - 0.7068 * CM_LoadCell.Filtered.bot[2]
 8002436:	4a5a      	ldr	r2, [pc, #360]	; (80025a0 <ProcessInputs+0x4b8>)
 8002438:	6193      	str	r3, [r2, #24]
		CM_LoadCell.Filtered.top[0] =   1.6556 * CM_LoadCell.Filtered.top[1] - 0.7068 * CM_LoadCell.Filtered.top[2]
 800243a:	4b59      	ldr	r3, [pc, #356]	; (80025a0 <ProcessInputs+0x4b8>)
 800243c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800243e:	4618      	mov	r0, r3
 8002440:	f7fe f826 	bl	8000490 <__aeabi_f2d>
 8002444:	a34c      	add	r3, pc, #304	; (adr r3, 8002578 <ProcessInputs+0x490>)
 8002446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800244a:	f7fe f879 	bl	8000540 <__aeabi_dmul>
 800244e:	4602      	mov	r2, r0
 8002450:	460b      	mov	r3, r1
 8002452:	4614      	mov	r4, r2
 8002454:	461d      	mov	r5, r3
 8002456:	4b52      	ldr	r3, [pc, #328]	; (80025a0 <ProcessInputs+0x4b8>)
 8002458:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800245a:	4618      	mov	r0, r3
 800245c:	f7fe f818 	bl	8000490 <__aeabi_f2d>
 8002460:	a347      	add	r3, pc, #284	; (adr r3, 8002580 <ProcessInputs+0x498>)
 8002462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002466:	f7fe f86b 	bl	8000540 <__aeabi_dmul>
 800246a:	4602      	mov	r2, r0
 800246c:	460b      	mov	r3, r1
 800246e:	4620      	mov	r0, r4
 8002470:	4629      	mov	r1, r5
 8002472:	f7fd fead 	bl	80001d0 <__aeabi_dsub>
 8002476:	4602      	mov	r2, r0
 8002478:	460b      	mov	r3, r1
 800247a:	4614      	mov	r4, r2
 800247c:	461d      	mov	r5, r3
									  + 0.0128 * CM_LoadCell.Raw.top[0] + 0.0256 * CM_LoadCell.Raw.top[1] + 0.0128 * CM_LoadCell.Raw.top[2];
 800247e:	4b48      	ldr	r3, [pc, #288]	; (80025a0 <ProcessInputs+0x4b8>)
 8002480:	68db      	ldr	r3, [r3, #12]
 8002482:	4618      	mov	r0, r3
 8002484:	f7fe f804 	bl	8000490 <__aeabi_f2d>
 8002488:	a33f      	add	r3, pc, #252	; (adr r3, 8002588 <ProcessInputs+0x4a0>)
 800248a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800248e:	f7fe f857 	bl	8000540 <__aeabi_dmul>
 8002492:	4602      	mov	r2, r0
 8002494:	460b      	mov	r3, r1
 8002496:	4620      	mov	r0, r4
 8002498:	4629      	mov	r1, r5
 800249a:	f7fd fe9b 	bl	80001d4 <__adddf3>
 800249e:	4602      	mov	r2, r0
 80024a0:	460b      	mov	r3, r1
 80024a2:	4614      	mov	r4, r2
 80024a4:	461d      	mov	r5, r3
 80024a6:	4b3e      	ldr	r3, [pc, #248]	; (80025a0 <ProcessInputs+0x4b8>)
 80024a8:	691b      	ldr	r3, [r3, #16]
 80024aa:	4618      	mov	r0, r3
 80024ac:	f7fd fff0 	bl	8000490 <__aeabi_f2d>
 80024b0:	a337      	add	r3, pc, #220	; (adr r3, 8002590 <ProcessInputs+0x4a8>)
 80024b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024b6:	f7fe f843 	bl	8000540 <__aeabi_dmul>
 80024ba:	4602      	mov	r2, r0
 80024bc:	460b      	mov	r3, r1
 80024be:	4620      	mov	r0, r4
 80024c0:	4629      	mov	r1, r5
 80024c2:	f7fd fe87 	bl	80001d4 <__adddf3>
 80024c6:	4602      	mov	r2, r0
 80024c8:	460b      	mov	r3, r1
 80024ca:	4614      	mov	r4, r2
 80024cc:	461d      	mov	r5, r3
 80024ce:	4b34      	ldr	r3, [pc, #208]	; (80025a0 <ProcessInputs+0x4b8>)
 80024d0:	695b      	ldr	r3, [r3, #20]
 80024d2:	4618      	mov	r0, r3
 80024d4:	f7fd ffdc 	bl	8000490 <__aeabi_f2d>
 80024d8:	a32b      	add	r3, pc, #172	; (adr r3, 8002588 <ProcessInputs+0x4a0>)
 80024da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024de:	f7fe f82f 	bl	8000540 <__aeabi_dmul>
 80024e2:	4602      	mov	r2, r0
 80024e4:	460b      	mov	r3, r1
 80024e6:	4620      	mov	r0, r4
 80024e8:	4629      	mov	r1, r5
 80024ea:	f7fd fe73 	bl	80001d4 <__adddf3>
 80024ee:	4602      	mov	r2, r0
 80024f0:	460b      	mov	r3, r1
 80024f2:	4610      	mov	r0, r2
 80024f4:	4619      	mov	r1, r3
 80024f6:	f7fe fabd 	bl	8000a74 <__aeabi_d2f>
 80024fa:	4603      	mov	r3, r0
		CM_LoadCell.Filtered.top[0] =   1.6556 * CM_LoadCell.Filtered.top[1] - 0.7068 * CM_LoadCell.Filtered.top[2]
 80024fc:	4a28      	ldr	r2, [pc, #160]	; (80025a0 <ProcessInputs+0x4b8>)
 80024fe:	6253      	str	r3, [r2, #36]	; 0x24

		CM_LoadCell.Raw.bot[2] = CM_LoadCell.Raw.bot[1];
 8002500:	4b27      	ldr	r3, [pc, #156]	; (80025a0 <ProcessInputs+0x4b8>)
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	4a26      	ldr	r2, [pc, #152]	; (80025a0 <ProcessInputs+0x4b8>)
 8002506:	6093      	str	r3, [r2, #8]
		CM_LoadCell.Raw.bot[1] = CM_LoadCell.Raw.bot[0];
 8002508:	4b25      	ldr	r3, [pc, #148]	; (80025a0 <ProcessInputs+0x4b8>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a24      	ldr	r2, [pc, #144]	; (80025a0 <ProcessInputs+0x4b8>)
 800250e:	6053      	str	r3, [r2, #4]
		CM_LoadCell.Raw.top[2] = CM_LoadCell.Raw.top[1];
 8002510:	4b23      	ldr	r3, [pc, #140]	; (80025a0 <ProcessInputs+0x4b8>)
 8002512:	691b      	ldr	r3, [r3, #16]
 8002514:	4a22      	ldr	r2, [pc, #136]	; (80025a0 <ProcessInputs+0x4b8>)
 8002516:	6153      	str	r3, [r2, #20]
		CM_LoadCell.Raw.top[1] = CM_LoadCell.Raw.top[0];
 8002518:	4b21      	ldr	r3, [pc, #132]	; (80025a0 <ProcessInputs+0x4b8>)
 800251a:	68db      	ldr	r3, [r3, #12]
 800251c:	4a20      	ldr	r2, [pc, #128]	; (80025a0 <ProcessInputs+0x4b8>)
 800251e:	6113      	str	r3, [r2, #16]
		CM_LoadCell.Filtered.bot[2] = CM_LoadCell.Filtered.bot[1];
 8002520:	4b1f      	ldr	r3, [pc, #124]	; (80025a0 <ProcessInputs+0x4b8>)
 8002522:	69db      	ldr	r3, [r3, #28]
 8002524:	4a1e      	ldr	r2, [pc, #120]	; (80025a0 <ProcessInputs+0x4b8>)
 8002526:	6213      	str	r3, [r2, #32]
		CM_LoadCell.Filtered.bot[1] = CM_LoadCell.Filtered.bot[0];
 8002528:	4b1d      	ldr	r3, [pc, #116]	; (80025a0 <ProcessInputs+0x4b8>)
 800252a:	699b      	ldr	r3, [r3, #24]
 800252c:	4a1c      	ldr	r2, [pc, #112]	; (80025a0 <ProcessInputs+0x4b8>)
 800252e:	61d3      	str	r3, [r2, #28]
		CM_LoadCell.Filtered.top[2] = CM_LoadCell.Filtered.top[1];
 8002530:	4b1b      	ldr	r3, [pc, #108]	; (80025a0 <ProcessInputs+0x4b8>)
 8002532:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002534:	4a1a      	ldr	r2, [pc, #104]	; (80025a0 <ProcessInputs+0x4b8>)
 8002536:	62d3      	str	r3, [r2, #44]	; 0x2c
		CM_LoadCell.Filtered.top[1] = CM_LoadCell.Filtered.top[0];
 8002538:	4b19      	ldr	r3, [pc, #100]	; (80025a0 <ProcessInputs+0x4b8>)
 800253a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800253c:	4a18      	ldr	r2, [pc, #96]	; (80025a0 <ProcessInputs+0x4b8>)
 800253e:	6293      	str	r3, [r2, #40]	; 0x28
	}

	if(Device.Side == Left)
 8002540:	4b18      	ldr	r3, [pc, #96]	; (80025a4 <ProcessInputs+0x4bc>)
 8002542:	781b      	ldrb	r3, [r3, #0]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d15e      	bne.n	8002606 <ProcessInputs+0x51e>
	{
		CM_IMU_Data.Struct.ax = -IMU_Data.Struct.ax;
 8002548:	4b17      	ldr	r3, [pc, #92]	; (80025a8 <ProcessInputs+0x4c0>)
 800254a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800254e:	60ba      	str	r2, [r7, #8]
 8002550:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002554:	60fb      	str	r3, [r7, #12]
 8002556:	4b15      	ldr	r3, [pc, #84]	; (80025ac <ProcessInputs+0x4c4>)
 8002558:	ed97 7b02 	vldr	d7, [r7, #8]
 800255c:	ed83 7b00 	vstr	d7, [r3]
 8002560:	e026      	b.n	80025b0 <ProcessInputs+0x4c8>
 8002562:	bf00      	nop
 8002564:	f3af 8000 	nop.w
 8002568:	7daf8e50 	.word	0x7daf8e50
 800256c:	3f9e9848 	.word	0x3f9e9848
 8002570:	3ed7c728 	.word	0x3ed7c728
 8002574:	3fa14c24 	.word	0x3fa14c24
 8002578:	6cf41f21 	.word	0x6cf41f21
 800257c:	3ffa7d56 	.word	0x3ffa7d56
 8002580:	089a0275 	.word	0x089a0275
 8002584:	3fe69e1b 	.word	0x3fe69e1b
 8002588:	eb1c432d 	.word	0xeb1c432d
 800258c:	3f8a36e2 	.word	0x3f8a36e2
 8002590:	eb1c432d 	.word	0xeb1c432d
 8002594:	3f9a36e2 	.word	0x3f9a36e2
 8002598:	20000070 	.word	0x20000070
 800259c:	200000f8 	.word	0x200000f8
 80025a0:	20000180 	.word	0x20000180
 80025a4:	20000068 	.word	0x20000068
 80025a8:	20000038 	.word	0x20000038
 80025ac:	200001b8 	.word	0x200001b8
		CM_IMU_Data.Struct.ay = IMU_Data.Struct.ay;
 80025b0:	4b24      	ldr	r3, [pc, #144]	; (8002644 <ProcessInputs+0x55c>)
 80025b2:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80025b6:	4924      	ldr	r1, [pc, #144]	; (8002648 <ProcessInputs+0x560>)
 80025b8:	e9c1 2302 	strd	r2, r3, [r1, #8]
		CM_IMU_Data.Struct.az = -IMU_Data.Struct.az;
 80025bc:	4b21      	ldr	r3, [pc, #132]	; (8002644 <ProcessInputs+0x55c>)
 80025be:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80025c2:	603a      	str	r2, [r7, #0]
 80025c4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80025c8:	607b      	str	r3, [r7, #4]
 80025ca:	4b1f      	ldr	r3, [pc, #124]	; (8002648 <ProcessInputs+0x560>)
 80025cc:	ed97 7b00 	vldr	d7, [r7]
 80025d0:	ed83 7b04 	vstr	d7, [r3, #16]
		CM_IMU_Data.Struct.gx = -IMU_Data.Struct.gx;
 80025d4:	4b1b      	ldr	r3, [pc, #108]	; (8002644 <ProcessInputs+0x55c>)
 80025d6:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80025da:	4692      	mov	sl, r2
 80025dc:	f083 4b00 	eor.w	fp, r3, #2147483648	; 0x80000000
 80025e0:	4b19      	ldr	r3, [pc, #100]	; (8002648 <ProcessInputs+0x560>)
 80025e2:	e9c3 ab06 	strd	sl, fp, [r3, #24]
		CM_IMU_Data.Struct.gy = IMU_Data.Struct.gy;
 80025e6:	4b17      	ldr	r3, [pc, #92]	; (8002644 <ProcessInputs+0x55c>)
 80025e8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80025ec:	4916      	ldr	r1, [pc, #88]	; (8002648 <ProcessInputs+0x560>)
 80025ee:	e9c1 2308 	strd	r2, r3, [r1, #32]
		CM_IMU_Data.Struct.gz = -IMU_Data.Struct.gz;
 80025f2:	4b14      	ldr	r3, [pc, #80]	; (8002644 <ProcessInputs+0x55c>)
 80025f4:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80025f8:	4690      	mov	r8, r2
 80025fa:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 80025fe:	4b12      	ldr	r3, [pc, #72]	; (8002648 <ProcessInputs+0x560>)
 8002600:	e9c3 890a 	strd	r8, r9, [r3, #40]	; 0x28
 8002604:	e00b      	b.n	800261e <ProcessInputs+0x536>
	}
	else
		memcpy(&CM_IMU_Data, &IMU_Data, sizeof(IMU_Data));
 8002606:	4a10      	ldr	r2, [pc, #64]	; (8002648 <ProcessInputs+0x560>)
 8002608:	4b0e      	ldr	r3, [pc, #56]	; (8002644 <ProcessInputs+0x55c>)
 800260a:	4614      	mov	r4, r2
 800260c:	461d      	mov	r5, r3
 800260e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002610:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002612:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002614:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002616:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800261a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	CM_Ankle.limbSpeed = CM_IMU_Data.Struct.gz + CM_Ankle.jointSpeed;
 800261e:	4b0a      	ldr	r3, [pc, #40]	; (8002648 <ProcessInputs+0x560>)
 8002620:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8002624:	4b09      	ldr	r3, [pc, #36]	; (800264c <ProcessInputs+0x564>)
 8002626:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800262a:	f7fd fdd3 	bl	80001d4 <__adddf3>
 800262e:	4602      	mov	r2, r0
 8002630:	460b      	mov	r3, r1
 8002632:	4906      	ldr	r1, [pc, #24]	; (800264c <ProcessInputs+0x564>)
 8002634:	e9c1 2306 	strd	r2, r3, [r1, #24]
}
 8002638:	bf00      	nop
 800263a:	3710      	adds	r7, #16
 800263c:	46bd      	mov	sp, r7
 800263e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002642:	bf00      	nop
 8002644:	20000038 	.word	0x20000038
 8002648:	200001b8 	.word	0x200001b8
 800264c:	20000070 	.word	0x20000070

08002650 <RunStateMachine>:

static void RunStateMachine(void)
{
 8002650:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002654:	af00      	add	r7, sp, #0
	static StateMachine_e state = EarlyStance;
	static uint8_t isFirstCallForLateStance = 1;
	switch(state)
 8002656:	4b87      	ldr	r3, [pc, #540]	; (8002874 <RunStateMachine+0x224>)
 8002658:	781b      	ldrb	r3, [r3, #0]
 800265a:	2b05      	cmp	r3, #5
 800265c:	f200 81d0 	bhi.w	8002a00 <RunStateMachine+0x3b0>
 8002660:	a201      	add	r2, pc, #4	; (adr r2, 8002668 <RunStateMachine+0x18>)
 8002662:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002666:	bf00      	nop
 8002668:	08002681 	.word	0x08002681
 800266c:	080026fb 	.word	0x080026fb
 8002670:	08002775 	.word	0x08002775
 8002674:	08002895 	.word	0x08002895
 8002678:	08002903 	.word	0x08002903
 800267c:	08002971 	.word	0x08002971
	{
	case EarlyStance:
		CM_stateLc = 1100;
 8002680:	4b7d      	ldr	r3, [pc, #500]	; (8002878 <RunStateMachine+0x228>)
 8002682:	f240 424c 	movw	r2, #1100	; 0x44c
 8002686:	801a      	strh	r2, [r3, #0]
		CM_stateSpeed = -200;
 8002688:	4b7c      	ldr	r3, [pc, #496]	; (800287c <RunStateMachine+0x22c>)
 800268a:	f64f 7238 	movw	r2, #65336	; 0xff38
 800268e:	801a      	strh	r2, [r3, #0]
		isFirstCallForLateStance = 1;
 8002690:	4b7b      	ldr	r3, [pc, #492]	; (8002880 <RunStateMachine+0x230>)
 8002692:	2201      	movs	r2, #1
 8002694:	701a      	strb	r2, [r3, #0]

		if(testProgram != ImpedanceControl)
 8002696:	4b7b      	ldr	r3, [pc, #492]	; (8002884 <RunStateMachine+0x234>)
 8002698:	781b      	ldrb	r3, [r3, #0]
 800269a:	2b03      	cmp	r3, #3
 800269c:	d017      	beq.n	80026ce <RunStateMachine+0x7e>
		{
			CM_Ankle.ProsCtrl.eqPoint = CM_Ankle.EarlyStanceCtrl.eqPoint;
 800269e:	4b7a      	ldr	r3, [pc, #488]	; (8002888 <RunStateMachine+0x238>)
 80026a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a2:	4a79      	ldr	r2, [pc, #484]	; (8002888 <RunStateMachine+0x238>)
 80026a4:	6353      	str	r3, [r2, #52]	; 0x34
			CM_Ankle.ProsCtrl.kd = CM_Ankle.EarlyStanceCtrl.kd;
 80026a6:	4b78      	ldr	r3, [pc, #480]	; (8002888 <RunStateMachine+0x238>)
 80026a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026aa:	4a77      	ldr	r2, [pc, #476]	; (8002888 <RunStateMachine+0x238>)
 80026ac:	6393      	str	r3, [r2, #56]	; 0x38
			CM_Ankle.ProsCtrl.kp = CM_Ankle.EarlyStanceCtrl.kp;
 80026ae:	4b76      	ldr	r3, [pc, #472]	; (8002888 <RunStateMachine+0x238>)
 80026b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026b2:	4a75      	ldr	r2, [pc, #468]	; (8002888 <RunStateMachine+0x238>)
 80026b4:	63d3      	str	r3, [r2, #60]	; 0x3c

			CM_Knee.ProsCtrl.eqPoint = CM_Knee.EarlyStanceCtrl.eqPoint;
 80026b6:	4b75      	ldr	r3, [pc, #468]	; (800288c <RunStateMachine+0x23c>)
 80026b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ba:	4a74      	ldr	r2, [pc, #464]	; (800288c <RunStateMachine+0x23c>)
 80026bc:	6353      	str	r3, [r2, #52]	; 0x34
			CM_Knee.ProsCtrl.kd = CM_Knee.EarlyStanceCtrl.kd;
 80026be:	4b73      	ldr	r3, [pc, #460]	; (800288c <RunStateMachine+0x23c>)
 80026c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026c2:	4a72      	ldr	r2, [pc, #456]	; (800288c <RunStateMachine+0x23c>)
 80026c4:	6393      	str	r3, [r2, #56]	; 0x38
			CM_Knee.ProsCtrl.kp = CM_Knee.EarlyStanceCtrl.kp;
 80026c6:	4b71      	ldr	r3, [pc, #452]	; (800288c <RunStateMachine+0x23c>)
 80026c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026ca:	4a70      	ldr	r2, [pc, #448]	; (800288c <RunStateMachine+0x23c>)
 80026cc:	63d3      	str	r3, [r2, #60]	; 0x3c
		}

		if(CM_Ankle.limbSpeed > CM_Ankle.limbSpeedThreshold)
 80026ce:	4b6e      	ldr	r3, [pc, #440]	; (8002888 <RunStateMachine+0x238>)
 80026d0:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80026d4:	4b6c      	ldr	r3, [pc, #432]	; (8002888 <RunStateMachine+0x238>)
 80026d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d8:	4618      	mov	r0, r3
 80026da:	f7fd fed9 	bl	8000490 <__aeabi_f2d>
 80026de:	4602      	mov	r2, r0
 80026e0:	460b      	mov	r3, r1
 80026e2:	4620      	mov	r0, r4
 80026e4:	4629      	mov	r1, r5
 80026e6:	f7fe f9bb 	bl	8000a60 <__aeabi_dcmpgt>
 80026ea:	4603      	mov	r3, r0
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d100      	bne.n	80026f2 <RunStateMachine+0xa2>
			state = MidStance;

		break;
 80026f0:	e186      	b.n	8002a00 <RunStateMachine+0x3b0>
			state = MidStance;
 80026f2:	4b60      	ldr	r3, [pc, #384]	; (8002874 <RunStateMachine+0x224>)
 80026f4:	2201      	movs	r2, #1
 80026f6:	701a      	strb	r2, [r3, #0]
		break;
 80026f8:	e182      	b.n	8002a00 <RunStateMachine+0x3b0>

	case MidStance:
		CM_stateLc = 1200;
 80026fa:	4b5f      	ldr	r3, [pc, #380]	; (8002878 <RunStateMachine+0x228>)
 80026fc:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8002700:	801a      	strh	r2, [r3, #0]
		CM_stateSpeed = -120;
 8002702:	4b5e      	ldr	r3, [pc, #376]	; (800287c <RunStateMachine+0x22c>)
 8002704:	f64f 7288 	movw	r2, #65416	; 0xff88
 8002708:	801a      	strh	r2, [r3, #0]
		isFirstCallForLateStance = 1;
 800270a:	4b5d      	ldr	r3, [pc, #372]	; (8002880 <RunStateMachine+0x230>)
 800270c:	2201      	movs	r2, #1
 800270e:	701a      	strb	r2, [r3, #0]

		if(testProgram != ImpedanceControl)
 8002710:	4b5c      	ldr	r3, [pc, #368]	; (8002884 <RunStateMachine+0x234>)
 8002712:	781b      	ldrb	r3, [r3, #0]
 8002714:	2b03      	cmp	r3, #3
 8002716:	d017      	beq.n	8002748 <RunStateMachine+0xf8>
		{
			CM_Ankle.ProsCtrl.eqPoint = CM_Ankle.MidStanceCtrl.eqPoint;
 8002718:	4b5b      	ldr	r3, [pc, #364]	; (8002888 <RunStateMachine+0x238>)
 800271a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800271c:	4a5a      	ldr	r2, [pc, #360]	; (8002888 <RunStateMachine+0x238>)
 800271e:	6353      	str	r3, [r2, #52]	; 0x34
			CM_Ankle.ProsCtrl.kd = CM_Ankle.MidStanceCtrl.kd;
 8002720:	4b59      	ldr	r3, [pc, #356]	; (8002888 <RunStateMachine+0x238>)
 8002722:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002724:	4a58      	ldr	r2, [pc, #352]	; (8002888 <RunStateMachine+0x238>)
 8002726:	6393      	str	r3, [r2, #56]	; 0x38
			CM_Ankle.ProsCtrl.kp = CM_Ankle.MidStanceCtrl.kp;
 8002728:	4b57      	ldr	r3, [pc, #348]	; (8002888 <RunStateMachine+0x238>)
 800272a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800272c:	4a56      	ldr	r2, [pc, #344]	; (8002888 <RunStateMachine+0x238>)
 800272e:	63d3      	str	r3, [r2, #60]	; 0x3c

			CM_Knee.ProsCtrl.eqPoint = CM_Knee.MidStanceCtrl.eqPoint;
 8002730:	4b56      	ldr	r3, [pc, #344]	; (800288c <RunStateMachine+0x23c>)
 8002732:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002734:	4a55      	ldr	r2, [pc, #340]	; (800288c <RunStateMachine+0x23c>)
 8002736:	6353      	str	r3, [r2, #52]	; 0x34
			CM_Knee.ProsCtrl.kd = CM_Knee.MidStanceCtrl.kd;
 8002738:	4b54      	ldr	r3, [pc, #336]	; (800288c <RunStateMachine+0x23c>)
 800273a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800273c:	4a53      	ldr	r2, [pc, #332]	; (800288c <RunStateMachine+0x23c>)
 800273e:	6393      	str	r3, [r2, #56]	; 0x38
			CM_Knee.ProsCtrl.kp = CM_Knee.MidStanceCtrl.kp;
 8002740:	4b52      	ldr	r3, [pc, #328]	; (800288c <RunStateMachine+0x23c>)
 8002742:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002744:	4a51      	ldr	r2, [pc, #324]	; (800288c <RunStateMachine+0x23c>)
 8002746:	63d3      	str	r3, [r2, #60]	; 0x3c
		}

		if(CM_Ankle.jointSpeed < CM_Ankle.jointSpeedThreshold)
 8002748:	4b4f      	ldr	r3, [pc, #316]	; (8002888 <RunStateMachine+0x238>)
 800274a:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 800274e:	4b4e      	ldr	r3, [pc, #312]	; (8002888 <RunStateMachine+0x238>)
 8002750:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002752:	4618      	mov	r0, r3
 8002754:	f7fd fe9c 	bl	8000490 <__aeabi_f2d>
 8002758:	4602      	mov	r2, r0
 800275a:	460b      	mov	r3, r1
 800275c:	4620      	mov	r0, r4
 800275e:	4629      	mov	r1, r5
 8002760:	f7fe f960 	bl	8000a24 <__aeabi_dcmplt>
 8002764:	4603      	mov	r3, r0
 8002766:	2b00      	cmp	r3, #0
 8002768:	d100      	bne.n	800276c <RunStateMachine+0x11c>
			state = LateStance;

		break;
 800276a:	e149      	b.n	8002a00 <RunStateMachine+0x3b0>
			state = LateStance;
 800276c:	4b41      	ldr	r3, [pc, #260]	; (8002874 <RunStateMachine+0x224>)
 800276e:	2202      	movs	r2, #2
 8002770:	701a      	strb	r2, [r3, #0]
		break;
 8002772:	e145      	b.n	8002a00 <RunStateMachine+0x3b0>

	case LateStance:
		CM_stateLc = 1300;
 8002774:	4b40      	ldr	r3, [pc, #256]	; (8002878 <RunStateMachine+0x228>)
 8002776:	f240 5214 	movw	r2, #1300	; 0x514
 800277a:	801a      	strh	r2, [r3, #0]
		CM_stateSpeed = -40;
 800277c:	4b3f      	ldr	r3, [pc, #252]	; (800287c <RunStateMachine+0x22c>)
 800277e:	f64f 72d8 	movw	r2, #65496	; 0xffd8
 8002782:	801a      	strh	r2, [r3, #0]

		// Compute kp to start with previous torque when first called
		if(isFirstCallForLateStance)
 8002784:	4b3e      	ldr	r3, [pc, #248]	; (8002880 <RunStateMachine+0x230>)
 8002786:	781b      	ldrb	r3, [r3, #0]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d046      	beq.n	800281a <RunStateMachine+0x1ca>
		{
			CM_Ankle.LateStanceCtrl.kp = (CM_Ankle.jointTargetTorque + CM_Ankle.jointSpeed*CM_Ankle.LateStanceCtrl.kd) / (CM_Ankle.LateStanceCtrl.eqPoint - CM_Ankle.jointAngle[0]);
 800278c:	4b3e      	ldr	r3, [pc, #248]	; (8002888 <RunStateMachine+0x238>)
 800278e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002790:	4618      	mov	r0, r3
 8002792:	f7fd fe7d 	bl	8000490 <__aeabi_f2d>
 8002796:	4680      	mov	r8, r0
 8002798:	4689      	mov	r9, r1
 800279a:	4b3b      	ldr	r3, [pc, #236]	; (8002888 <RunStateMachine+0x238>)
 800279c:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 80027a0:	4b39      	ldr	r3, [pc, #228]	; (8002888 <RunStateMachine+0x238>)
 80027a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027a4:	4618      	mov	r0, r3
 80027a6:	f7fd fe73 	bl	8000490 <__aeabi_f2d>
 80027aa:	4602      	mov	r2, r0
 80027ac:	460b      	mov	r3, r1
 80027ae:	4620      	mov	r0, r4
 80027b0:	4629      	mov	r1, r5
 80027b2:	f7fd fec5 	bl	8000540 <__aeabi_dmul>
 80027b6:	4602      	mov	r2, r0
 80027b8:	460b      	mov	r3, r1
 80027ba:	4640      	mov	r0, r8
 80027bc:	4649      	mov	r1, r9
 80027be:	f7fd fd09 	bl	80001d4 <__adddf3>
 80027c2:	4602      	mov	r2, r0
 80027c4:	460b      	mov	r3, r1
 80027c6:	4614      	mov	r4, r2
 80027c8:	461d      	mov	r5, r3
 80027ca:	4b2f      	ldr	r3, [pc, #188]	; (8002888 <RunStateMachine+0x238>)
 80027cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027ce:	4618      	mov	r0, r3
 80027d0:	f7fd fe5e 	bl	8000490 <__aeabi_f2d>
 80027d4:	4b2c      	ldr	r3, [pc, #176]	; (8002888 <RunStateMachine+0x238>)
 80027d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027da:	f7fd fcf9 	bl	80001d0 <__aeabi_dsub>
 80027de:	4602      	mov	r2, r0
 80027e0:	460b      	mov	r3, r1
 80027e2:	4620      	mov	r0, r4
 80027e4:	4629      	mov	r1, r5
 80027e6:	f7fd ffd5 	bl	8000794 <__aeabi_ddiv>
 80027ea:	4602      	mov	r2, r0
 80027ec:	460b      	mov	r3, r1
 80027ee:	4610      	mov	r0, r2
 80027f0:	4619      	mov	r1, r3
 80027f2:	f7fe f93f 	bl	8000a74 <__aeabi_d2f>
 80027f6:	4603      	mov	r3, r0
 80027f8:	4a23      	ldr	r2, [pc, #140]	; (8002888 <RunStateMachine+0x238>)
 80027fa:	6613      	str	r3, [r2, #96]	; 0x60
			if(CM_Ankle.LateStanceCtrl.kp < 0)
 80027fc:	4b22      	ldr	r3, [pc, #136]	; (8002888 <RunStateMachine+0x238>)
 80027fe:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8002802:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002806:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800280a:	d503      	bpl.n	8002814 <RunStateMachine+0x1c4>
			{
				state = MidStance;
 800280c:	4b19      	ldr	r3, [pc, #100]	; (8002874 <RunStateMachine+0x224>)
 800280e:	2201      	movs	r2, #1
 8002810:	701a      	strb	r2, [r3, #0]
				break;
 8002812:	e0f5      	b.n	8002a00 <RunStateMachine+0x3b0>
			}
			else
				isFirstCallForLateStance = 0;
 8002814:	4b1a      	ldr	r3, [pc, #104]	; (8002880 <RunStateMachine+0x230>)
 8002816:	2200      	movs	r2, #0
 8002818:	701a      	strb	r2, [r3, #0]
		}

		if(testProgram != ImpedanceControl)
 800281a:	4b1a      	ldr	r3, [pc, #104]	; (8002884 <RunStateMachine+0x234>)
 800281c:	781b      	ldrb	r3, [r3, #0]
 800281e:	2b03      	cmp	r3, #3
 8002820:	d017      	beq.n	8002852 <RunStateMachine+0x202>
		{
			CM_Ankle.ProsCtrl.eqPoint = CM_Ankle.LateStanceCtrl.eqPoint;
 8002822:	4b19      	ldr	r3, [pc, #100]	; (8002888 <RunStateMachine+0x238>)
 8002824:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002826:	4a18      	ldr	r2, [pc, #96]	; (8002888 <RunStateMachine+0x238>)
 8002828:	6353      	str	r3, [r2, #52]	; 0x34
			CM_Ankle.ProsCtrl.kd = CM_Ankle.LateStanceCtrl.kd;
 800282a:	4b17      	ldr	r3, [pc, #92]	; (8002888 <RunStateMachine+0x238>)
 800282c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800282e:	4a16      	ldr	r2, [pc, #88]	; (8002888 <RunStateMachine+0x238>)
 8002830:	6393      	str	r3, [r2, #56]	; 0x38
			CM_Ankle.ProsCtrl.kp = CM_Ankle.LateStanceCtrl.kp;
 8002832:	4b15      	ldr	r3, [pc, #84]	; (8002888 <RunStateMachine+0x238>)
 8002834:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002836:	4a14      	ldr	r2, [pc, #80]	; (8002888 <RunStateMachine+0x238>)
 8002838:	63d3      	str	r3, [r2, #60]	; 0x3c

			CM_Knee.ProsCtrl.eqPoint = CM_Knee.LateStanceCtrl.eqPoint;
 800283a:	4b14      	ldr	r3, [pc, #80]	; (800288c <RunStateMachine+0x23c>)
 800283c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800283e:	4a13      	ldr	r2, [pc, #76]	; (800288c <RunStateMachine+0x23c>)
 8002840:	6353      	str	r3, [r2, #52]	; 0x34
			CM_Knee.ProsCtrl.kd = CM_Knee.LateStanceCtrl.kd;
 8002842:	4b12      	ldr	r3, [pc, #72]	; (800288c <RunStateMachine+0x23c>)
 8002844:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002846:	4a11      	ldr	r2, [pc, #68]	; (800288c <RunStateMachine+0x23c>)
 8002848:	6393      	str	r3, [r2, #56]	; 0x38
			CM_Knee.ProsCtrl.kp = CM_Knee.LateStanceCtrl.kp;
 800284a:	4b10      	ldr	r3, [pc, #64]	; (800288c <RunStateMachine+0x23c>)
 800284c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800284e:	4a0f      	ldr	r2, [pc, #60]	; (800288c <RunStateMachine+0x23c>)
 8002850:	63d3      	str	r3, [r2, #60]	; 0x3c
		}

		if(CM_LoadCell.Filtered.bot[0] > CM_LoadCell.outOfStanceThreshold)
 8002852:	4b0f      	ldr	r3, [pc, #60]	; (8002890 <RunStateMachine+0x240>)
 8002854:	ed93 7a06 	vldr	s14, [r3, #24]
 8002858:	4b0d      	ldr	r3, [pc, #52]	; (8002890 <RunStateMachine+0x240>)
 800285a:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800285e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002862:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002866:	dc00      	bgt.n	800286a <RunStateMachine+0x21a>
			state = SwingFlexion;

		break;
 8002868:	e0ca      	b.n	8002a00 <RunStateMachine+0x3b0>
			state = SwingFlexion;
 800286a:	4b02      	ldr	r3, [pc, #8]	; (8002874 <RunStateMachine+0x224>)
 800286c:	2203      	movs	r2, #3
 800286e:	701a      	strb	r2, [r3, #0]
		break;
 8002870:	e0c6      	b.n	8002a00 <RunStateMachine+0x3b0>
 8002872:	bf00      	nop
 8002874:	200001ee 	.word	0x200001ee
 8002878:	200001ec 	.word	0x200001ec
 800287c:	2000006e 	.word	0x2000006e
 8002880:	20000001 	.word	0x20000001
 8002884:	2000006a 	.word	0x2000006a
 8002888:	20000070 	.word	0x20000070
 800288c:	200000f8 	.word	0x200000f8
 8002890:	20000180 	.word	0x20000180

	case SwingFlexion:
		CM_stateLc = 1400;
 8002894:	4b5c      	ldr	r3, [pc, #368]	; (8002a08 <RunStateMachine+0x3b8>)
 8002896:	f44f 62af 	mov.w	r2, #1400	; 0x578
 800289a:	801a      	strh	r2, [r3, #0]
		CM_stateSpeed = 40;
 800289c:	4b5b      	ldr	r3, [pc, #364]	; (8002a0c <RunStateMachine+0x3bc>)
 800289e:	2228      	movs	r2, #40	; 0x28
 80028a0:	801a      	strh	r2, [r3, #0]
		isFirstCallForLateStance = 1;
 80028a2:	4b5b      	ldr	r3, [pc, #364]	; (8002a10 <RunStateMachine+0x3c0>)
 80028a4:	2201      	movs	r2, #1
 80028a6:	701a      	strb	r2, [r3, #0]

		if(testProgram != ImpedanceControl)
 80028a8:	4b5a      	ldr	r3, [pc, #360]	; (8002a14 <RunStateMachine+0x3c4>)
 80028aa:	781b      	ldrb	r3, [r3, #0]
 80028ac:	2b03      	cmp	r3, #3
 80028ae:	d017      	beq.n	80028e0 <RunStateMachine+0x290>
		{
			CM_Ankle.ProsCtrl.eqPoint = CM_Ankle.SwingFlexCtrl.eqPoint;
 80028b0:	4b59      	ldr	r3, [pc, #356]	; (8002a18 <RunStateMachine+0x3c8>)
 80028b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80028b4:	4a58      	ldr	r2, [pc, #352]	; (8002a18 <RunStateMachine+0x3c8>)
 80028b6:	6353      	str	r3, [r2, #52]	; 0x34
			CM_Ankle.ProsCtrl.kd = CM_Ankle.SwingFlexCtrl.kd;
 80028b8:	4b57      	ldr	r3, [pc, #348]	; (8002a18 <RunStateMachine+0x3c8>)
 80028ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80028bc:	4a56      	ldr	r2, [pc, #344]	; (8002a18 <RunStateMachine+0x3c8>)
 80028be:	6393      	str	r3, [r2, #56]	; 0x38
			CM_Ankle.ProsCtrl.kp = CM_Ankle.SwingFlexCtrl.kp;
 80028c0:	4b55      	ldr	r3, [pc, #340]	; (8002a18 <RunStateMachine+0x3c8>)
 80028c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80028c4:	4a54      	ldr	r2, [pc, #336]	; (8002a18 <RunStateMachine+0x3c8>)
 80028c6:	63d3      	str	r3, [r2, #60]	; 0x3c

			CM_Knee.ProsCtrl.eqPoint = CM_Knee.SwingFlexCtrl.eqPoint;
 80028c8:	4b54      	ldr	r3, [pc, #336]	; (8002a1c <RunStateMachine+0x3cc>)
 80028ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80028cc:	4a53      	ldr	r2, [pc, #332]	; (8002a1c <RunStateMachine+0x3cc>)
 80028ce:	6353      	str	r3, [r2, #52]	; 0x34
			CM_Knee.ProsCtrl.kd = CM_Knee.SwingFlexCtrl.kd;
 80028d0:	4b52      	ldr	r3, [pc, #328]	; (8002a1c <RunStateMachine+0x3cc>)
 80028d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80028d4:	4a51      	ldr	r2, [pc, #324]	; (8002a1c <RunStateMachine+0x3cc>)
 80028d6:	6393      	str	r3, [r2, #56]	; 0x38
			CM_Knee.ProsCtrl.kp = CM_Knee.SwingFlexCtrl.kp;
 80028d8:	4b50      	ldr	r3, [pc, #320]	; (8002a1c <RunStateMachine+0x3cc>)
 80028da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80028dc:	4a4f      	ldr	r2, [pc, #316]	; (8002a1c <RunStateMachine+0x3cc>)
 80028de:	63d3      	str	r3, [r2, #60]	; 0x3c
		}

		if(CM_Knee.jointSpeed > 0)
 80028e0:	4b4e      	ldr	r3, [pc, #312]	; (8002a1c <RunStateMachine+0x3cc>)
 80028e2:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80028e6:	f04f 0200 	mov.w	r2, #0
 80028ea:	f04f 0300 	mov.w	r3, #0
 80028ee:	f7fe f8b7 	bl	8000a60 <__aeabi_dcmpgt>
 80028f2:	4603      	mov	r3, r0
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d100      	bne.n	80028fa <RunStateMachine+0x2aa>
			state = SwingExtension;

		break;
 80028f8:	e082      	b.n	8002a00 <RunStateMachine+0x3b0>
			state = SwingExtension;
 80028fa:	4b49      	ldr	r3, [pc, #292]	; (8002a20 <RunStateMachine+0x3d0>)
 80028fc:	2204      	movs	r2, #4
 80028fe:	701a      	strb	r2, [r3, #0]
		break;
 8002900:	e07e      	b.n	8002a00 <RunStateMachine+0x3b0>

	case SwingExtension:
		CM_stateLc = 1500;
 8002902:	4b41      	ldr	r3, [pc, #260]	; (8002a08 <RunStateMachine+0x3b8>)
 8002904:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002908:	801a      	strh	r2, [r3, #0]
		CM_stateSpeed = 120;
 800290a:	4b40      	ldr	r3, [pc, #256]	; (8002a0c <RunStateMachine+0x3bc>)
 800290c:	2278      	movs	r2, #120	; 0x78
 800290e:	801a      	strh	r2, [r3, #0]
		isFirstCallForLateStance = 1;
 8002910:	4b3f      	ldr	r3, [pc, #252]	; (8002a10 <RunStateMachine+0x3c0>)
 8002912:	2201      	movs	r2, #1
 8002914:	701a      	strb	r2, [r3, #0]

		if(testProgram != ImpedanceControl)
 8002916:	4b3f      	ldr	r3, [pc, #252]	; (8002a14 <RunStateMachine+0x3c4>)
 8002918:	781b      	ldrb	r3, [r3, #0]
 800291a:	2b03      	cmp	r3, #3
 800291c:	d017      	beq.n	800294e <RunStateMachine+0x2fe>
		{
			CM_Ankle.ProsCtrl.eqPoint = CM_Ankle.SwingExtCtrl.eqPoint;
 800291e:	4b3e      	ldr	r3, [pc, #248]	; (8002a18 <RunStateMachine+0x3c8>)
 8002920:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002922:	4a3d      	ldr	r2, [pc, #244]	; (8002a18 <RunStateMachine+0x3c8>)
 8002924:	6353      	str	r3, [r2, #52]	; 0x34
			CM_Ankle.ProsCtrl.kd = CM_Ankle.SwingExtCtrl.kd;
 8002926:	4b3c      	ldr	r3, [pc, #240]	; (8002a18 <RunStateMachine+0x3c8>)
 8002928:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800292a:	4a3b      	ldr	r2, [pc, #236]	; (8002a18 <RunStateMachine+0x3c8>)
 800292c:	6393      	str	r3, [r2, #56]	; 0x38
			CM_Ankle.ProsCtrl.kp = CM_Ankle.SwingExtCtrl.kp;
 800292e:	4b3a      	ldr	r3, [pc, #232]	; (8002a18 <RunStateMachine+0x3c8>)
 8002930:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002932:	4a39      	ldr	r2, [pc, #228]	; (8002a18 <RunStateMachine+0x3c8>)
 8002934:	63d3      	str	r3, [r2, #60]	; 0x3c

			CM_Knee.ProsCtrl.eqPoint = CM_Knee.SwingExtCtrl.eqPoint;
 8002936:	4b39      	ldr	r3, [pc, #228]	; (8002a1c <RunStateMachine+0x3cc>)
 8002938:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800293a:	4a38      	ldr	r2, [pc, #224]	; (8002a1c <RunStateMachine+0x3cc>)
 800293c:	6353      	str	r3, [r2, #52]	; 0x34
			CM_Knee.ProsCtrl.kd = CM_Knee.SwingExtCtrl.kd;
 800293e:	4b37      	ldr	r3, [pc, #220]	; (8002a1c <RunStateMachine+0x3cc>)
 8002940:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002942:	4a36      	ldr	r2, [pc, #216]	; (8002a1c <RunStateMachine+0x3cc>)
 8002944:	6393      	str	r3, [r2, #56]	; 0x38
			CM_Knee.ProsCtrl.kp = CM_Knee.SwingExtCtrl.kp;
 8002946:	4b35      	ldr	r3, [pc, #212]	; (8002a1c <RunStateMachine+0x3cc>)
 8002948:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800294a:	4a34      	ldr	r2, [pc, #208]	; (8002a1c <RunStateMachine+0x3cc>)
 800294c:	63d3      	str	r3, [r2, #60]	; 0x3c
		}

		if(CM_Ankle.limbSpeed < 0)
 800294e:	4b32      	ldr	r3, [pc, #200]	; (8002a18 <RunStateMachine+0x3c8>)
 8002950:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8002954:	f04f 0200 	mov.w	r2, #0
 8002958:	f04f 0300 	mov.w	r3, #0
 800295c:	f7fe f862 	bl	8000a24 <__aeabi_dcmplt>
 8002960:	4603      	mov	r3, r0
 8002962:	2b00      	cmp	r3, #0
 8002964:	d100      	bne.n	8002968 <RunStateMachine+0x318>
			state = SwingDescension;

		break;
 8002966:	e04b      	b.n	8002a00 <RunStateMachine+0x3b0>
			state = SwingDescension;
 8002968:	4b2d      	ldr	r3, [pc, #180]	; (8002a20 <RunStateMachine+0x3d0>)
 800296a:	2205      	movs	r2, #5
 800296c:	701a      	strb	r2, [r3, #0]
		break;
 800296e:	e047      	b.n	8002a00 <RunStateMachine+0x3b0>

	case SwingDescension:
		CM_stateLc = 1600;
 8002970:	4b25      	ldr	r3, [pc, #148]	; (8002a08 <RunStateMachine+0x3b8>)
 8002972:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8002976:	801a      	strh	r2, [r3, #0]
		CM_stateSpeed = 200;
 8002978:	4b24      	ldr	r3, [pc, #144]	; (8002a0c <RunStateMachine+0x3bc>)
 800297a:	22c8      	movs	r2, #200	; 0xc8
 800297c:	801a      	strh	r2, [r3, #0]
		isFirstCallForLateStance = 1;
 800297e:	4b24      	ldr	r3, [pc, #144]	; (8002a10 <RunStateMachine+0x3c0>)
 8002980:	2201      	movs	r2, #1
 8002982:	701a      	strb	r2, [r3, #0]

		if(testProgram != ImpedanceControl)
 8002984:	4b23      	ldr	r3, [pc, #140]	; (8002a14 <RunStateMachine+0x3c4>)
 8002986:	781b      	ldrb	r3, [r3, #0]
 8002988:	2b03      	cmp	r3, #3
 800298a:	d029      	beq.n	80029e0 <RunStateMachine+0x390>
		{
			CM_Ankle.ProsCtrl.eqPoint = CM_Ankle.SwingDescCtrl.eqPoint;
 800298c:	4b22      	ldr	r3, [pc, #136]	; (8002a18 <RunStateMachine+0x3c8>)
 800298e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002990:	4a21      	ldr	r2, [pc, #132]	; (8002a18 <RunStateMachine+0x3c8>)
 8002992:	6353      	str	r3, [r2, #52]	; 0x34
			CM_Ankle.ProsCtrl.kd = CM_Ankle.SwingDescCtrl.kd;
 8002994:	4b20      	ldr	r3, [pc, #128]	; (8002a18 <RunStateMachine+0x3c8>)
 8002996:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800299a:	4a1f      	ldr	r2, [pc, #124]	; (8002a18 <RunStateMachine+0x3c8>)
 800299c:	6393      	str	r3, [r2, #56]	; 0x38
			CM_Ankle.ProsCtrl.kp = CM_Ankle.SwingDescCtrl.kp;
 800299e:	4b1e      	ldr	r3, [pc, #120]	; (8002a18 <RunStateMachine+0x3c8>)
 80029a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80029a4:	4a1c      	ldr	r2, [pc, #112]	; (8002a18 <RunStateMachine+0x3c8>)
 80029a6:	63d3      	str	r3, [r2, #60]	; 0x3c

			CM_Knee.SwingDescCtrl.eqPoint = CM_Knee.SwingExtCtrl.eqPoint;
 80029a8:	4b1c      	ldr	r3, [pc, #112]	; (8002a1c <RunStateMachine+0x3cc>)
 80029aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029ac:	4a1b      	ldr	r2, [pc, #108]	; (8002a1c <RunStateMachine+0x3cc>)
 80029ae:	67d3      	str	r3, [r2, #124]	; 0x7c
			CM_Knee.SwingDescCtrl.kd = CM_Knee.SwingExtCtrl.kd;
 80029b0:	4b1a      	ldr	r3, [pc, #104]	; (8002a1c <RunStateMachine+0x3cc>)
 80029b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80029b4:	4a19      	ldr	r2, [pc, #100]	; (8002a1c <RunStateMachine+0x3cc>)
 80029b6:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
			CM_Knee.SwingDescCtrl.kp = CM_Knee.SwingExtCtrl.kp;
 80029ba:	4b18      	ldr	r3, [pc, #96]	; (8002a1c <RunStateMachine+0x3cc>)
 80029bc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80029be:	4a17      	ldr	r2, [pc, #92]	; (8002a1c <RunStateMachine+0x3cc>)
 80029c0:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

			CM_Knee.ProsCtrl.eqPoint = CM_Knee.SwingDescCtrl.eqPoint;
 80029c4:	4b15      	ldr	r3, [pc, #84]	; (8002a1c <RunStateMachine+0x3cc>)
 80029c6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80029c8:	4a14      	ldr	r2, [pc, #80]	; (8002a1c <RunStateMachine+0x3cc>)
 80029ca:	6353      	str	r3, [r2, #52]	; 0x34
			CM_Knee.ProsCtrl.kd = CM_Knee.SwingDescCtrl.kd;
 80029cc:	4b13      	ldr	r3, [pc, #76]	; (8002a1c <RunStateMachine+0x3cc>)
 80029ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80029d2:	4a12      	ldr	r2, [pc, #72]	; (8002a1c <RunStateMachine+0x3cc>)
 80029d4:	6393      	str	r3, [r2, #56]	; 0x38
			CM_Knee.ProsCtrl.kp = CM_Knee.SwingDescCtrl.kp;
 80029d6:	4b11      	ldr	r3, [pc, #68]	; (8002a1c <RunStateMachine+0x3cc>)
 80029d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80029dc:	4a0f      	ldr	r2, [pc, #60]	; (8002a1c <RunStateMachine+0x3cc>)
 80029de:	63d3      	str	r3, [r2, #60]	; 0x3c
		}

		if(CM_LoadCell.Filtered.bot[0] < CM_LoadCell.intoStanceThreshold)
 80029e0:	4b10      	ldr	r3, [pc, #64]	; (8002a24 <RunStateMachine+0x3d4>)
 80029e2:	ed93 7a06 	vldr	s14, [r3, #24]
 80029e6:	4b0f      	ldr	r3, [pc, #60]	; (8002a24 <RunStateMachine+0x3d4>)
 80029e8:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80029ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80029f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029f4:	d400      	bmi.n	80029f8 <RunStateMachine+0x3a8>
			state = EarlyStance;

		break;
 80029f6:	e002      	b.n	80029fe <RunStateMachine+0x3ae>
			state = EarlyStance;
 80029f8:	4b09      	ldr	r3, [pc, #36]	; (8002a20 <RunStateMachine+0x3d0>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	701a      	strb	r2, [r3, #0]
		break;
 80029fe:	bf00      	nop
	}
}
 8002a00:	bf00      	nop
 8002a02:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002a06:	bf00      	nop
 8002a08:	200001ec 	.word	0x200001ec
 8002a0c:	2000006e 	.word	0x2000006e
 8002a10:	20000001 	.word	0x20000001
 8002a14:	2000006a 	.word	0x2000006a
 8002a18:	20000070 	.word	0x20000070
 8002a1c:	200000f8 	.word	0x200000f8
 8002a20:	200001ee 	.word	0x200001ee
 8002a24:	20000180 	.word	0x20000180

08002a28 <RunImpedanceControl>:

static void RunImpedanceControl(void)
{
 8002a28:	b5b0      	push	{r4, r5, r7, lr}
 8002a2a:	b088      	sub	sp, #32
 8002a2c:	af00      	add	r7, sp, #0
	if((Device.Joint == Ankle) || (Device.Joint == Combined))
 8002a2e:	4ba7      	ldr	r3, [pc, #668]	; (8002ccc <RunImpedanceControl+0x2a4>)
 8002a30:	785b      	ldrb	r3, [r3, #1]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d004      	beq.n	8002a40 <RunImpedanceControl+0x18>
 8002a36:	4ba5      	ldr	r3, [pc, #660]	; (8002ccc <RunImpedanceControl+0x2a4>)
 8002a38:	785b      	ldrb	r3, [r3, #1]
 8002a3a:	2b01      	cmp	r3, #1
 8002a3c:	f040 809c 	bne.w	8002b78 <RunImpedanceControl+0x150>
	{
		float errorPos = CM_Ankle.ProsCtrl.eqPoint - CM_Ankle.jointAngle[0];
 8002a40:	4ba3      	ldr	r3, [pc, #652]	; (8002cd0 <RunImpedanceControl+0x2a8>)
 8002a42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a44:	4618      	mov	r0, r3
 8002a46:	f7fd fd23 	bl	8000490 <__aeabi_f2d>
 8002a4a:	4ba1      	ldr	r3, [pc, #644]	; (8002cd0 <RunImpedanceControl+0x2a8>)
 8002a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a50:	f7fd fbbe 	bl	80001d0 <__aeabi_dsub>
 8002a54:	4602      	mov	r2, r0
 8002a56:	460b      	mov	r3, r1
 8002a58:	4610      	mov	r0, r2
 8002a5a:	4619      	mov	r1, r3
 8002a5c:	f7fe f80a 	bl	8000a74 <__aeabi_d2f>
 8002a60:	4603      	mov	r3, r0
 8002a62:	61fb      	str	r3, [r7, #28]

		float jointTargetTorque = (CM_Ankle.ProsCtrl.kp*errorPos - CM_Ankle.ProsCtrl.kd*CM_Ankle.jointSpeed);
 8002a64:	4b9a      	ldr	r3, [pc, #616]	; (8002cd0 <RunImpedanceControl+0x2a8>)
 8002a66:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8002a6a:	edd7 7a07 	vldr	s15, [r7, #28]
 8002a6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a72:	ee17 0a90 	vmov	r0, s15
 8002a76:	f7fd fd0b 	bl	8000490 <__aeabi_f2d>
 8002a7a:	4604      	mov	r4, r0
 8002a7c:	460d      	mov	r5, r1
 8002a7e:	4b94      	ldr	r3, [pc, #592]	; (8002cd0 <RunImpedanceControl+0x2a8>)
 8002a80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a82:	4618      	mov	r0, r3
 8002a84:	f7fd fd04 	bl	8000490 <__aeabi_f2d>
 8002a88:	4b91      	ldr	r3, [pc, #580]	; (8002cd0 <RunImpedanceControl+0x2a8>)
 8002a8a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002a8e:	f7fd fd57 	bl	8000540 <__aeabi_dmul>
 8002a92:	4602      	mov	r2, r0
 8002a94:	460b      	mov	r3, r1
 8002a96:	4620      	mov	r0, r4
 8002a98:	4629      	mov	r1, r5
 8002a9a:	f7fd fb99 	bl	80001d0 <__aeabi_dsub>
 8002a9e:	4602      	mov	r2, r0
 8002aa0:	460b      	mov	r3, r1
 8002aa2:	4610      	mov	r0, r2
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	f7fd ffe5 	bl	8000a74 <__aeabi_d2f>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	61bb      	str	r3, [r7, #24]
		if(jointTargetTorque > MAX_JOINT_TORQUE)
 8002aae:	edd7 7a06 	vldr	s15, [r7, #24]
 8002ab2:	ed9f 7a88 	vldr	s14, [pc, #544]	; 8002cd4 <RunImpedanceControl+0x2ac>
 8002ab6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002aba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002abe:	dd03      	ble.n	8002ac8 <RunImpedanceControl+0xa0>
			CM_Ankle.jointTargetTorque = MAX_JOINT_TORQUE;
 8002ac0:	4b83      	ldr	r3, [pc, #524]	; (8002cd0 <RunImpedanceControl+0x2a8>)
 8002ac2:	4a85      	ldr	r2, [pc, #532]	; (8002cd8 <RunImpedanceControl+0x2b0>)
 8002ac4:	625a      	str	r2, [r3, #36]	; 0x24
 8002ac6:	e00f      	b.n	8002ae8 <RunImpedanceControl+0xc0>
		else if(jointTargetTorque < -MAX_JOINT_TORQUE)
 8002ac8:	edd7 7a06 	vldr	s15, [r7, #24]
 8002acc:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8002cdc <RunImpedanceControl+0x2b4>
 8002ad0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ad4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ad8:	d503      	bpl.n	8002ae2 <RunImpedanceControl+0xba>
			CM_Ankle.jointTargetTorque = -MAX_JOINT_TORQUE;
 8002ada:	4b7d      	ldr	r3, [pc, #500]	; (8002cd0 <RunImpedanceControl+0x2a8>)
 8002adc:	4a80      	ldr	r2, [pc, #512]	; (8002ce0 <RunImpedanceControl+0x2b8>)
 8002ade:	625a      	str	r2, [r3, #36]	; 0x24
 8002ae0:	e002      	b.n	8002ae8 <RunImpedanceControl+0xc0>
		else
			CM_Ankle.jointTargetTorque = jointTargetTorque;
 8002ae2:	4a7b      	ldr	r2, [pc, #492]	; (8002cd0 <RunImpedanceControl+0x2a8>)
 8002ae4:	69bb      	ldr	r3, [r7, #24]
 8002ae6:	6253      	str	r3, [r2, #36]	; 0x24

		if((testProgram == None) || (testProgram == ImpedanceControl))
 8002ae8:	4b7e      	ldr	r3, [pc, #504]	; (8002ce4 <RunImpedanceControl+0x2bc>)
 8002aea:	781b      	ldrb	r3, [r3, #0]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d003      	beq.n	8002af8 <RunImpedanceControl+0xd0>
 8002af0:	4b7c      	ldr	r3, [pc, #496]	; (8002ce4 <RunImpedanceControl+0x2bc>)
 8002af2:	781b      	ldrb	r3, [r3, #0]
 8002af4:	2b03      	cmp	r3, #3
 8002af6:	d13f      	bne.n	8002b78 <RunImpedanceControl+0x150>
		{
			int16_t targetTorque = CM_Ankle.jointTargetTorque / (TORQUE_CONSTANT * GEAR_RATIO * NOMINAL_CURRENT) * 1000;
 8002af8:	4b75      	ldr	r3, [pc, #468]	; (8002cd0 <RunImpedanceControl+0x2a8>)
 8002afa:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8002afe:	eddf 6a7a 	vldr	s13, [pc, #488]	; 8002ce8 <RunImpedanceControl+0x2c0>
 8002b02:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b06:	ed9f 7a79 	vldr	s14, [pc, #484]	; 8002cec <RunImpedanceControl+0x2c4>
 8002b0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b0e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b12:	ee17 3a90 	vmov	r3, s15
 8002b16:	82fb      	strh	r3, [r7, #22]
			EPOS4_Error_e error = EPOS4_WriteTargetTorqueValue(AnkleMotorControllerIndex, targetTorque);
 8002b18:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002b1c:	4619      	mov	r1, r3
 8002b1e:	2000      	movs	r0, #0
 8002b20:	f000 ff5a 	bl	80039d8 <EPOS4_WriteTargetTorqueValue>
 8002b24:	4603      	mov	r3, r0
 8002b26:	757b      	strb	r3, [r7, #21]
			if(error)
 8002b28:	7d7b      	ldrb	r3, [r7, #21]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d004      	beq.n	8002b38 <RunImpedanceControl+0x110>
				ErrorHandler_EPOS4(AnkleMotorControllerIndex, error);
 8002b2e:	7d7b      	ldrb	r3, [r7, #21]
 8002b30:	4619      	mov	r1, r3
 8002b32:	2000      	movs	r0, #0
 8002b34:	f7fe fa42 	bl	8000fbc <ErrorHandler_EPOS4>

			int16_t torqueActual;
			error = EPOS4_ReadTorqueActualValue(AnkleMotorControllerIndex, &torqueActual);
 8002b38:	1dbb      	adds	r3, r7, #6
 8002b3a:	4619      	mov	r1, r3
 8002b3c:	2000      	movs	r0, #0
 8002b3e:	f000 ff73 	bl	8003a28 <EPOS4_ReadTorqueActualValue>
 8002b42:	4603      	mov	r3, r0
 8002b44:	757b      	strb	r3, [r7, #21]
			if(error)
 8002b46:	7d7b      	ldrb	r3, [r7, #21]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d004      	beq.n	8002b56 <RunImpedanceControl+0x12e>
				ErrorHandler_EPOS4(AnkleMotorControllerIndex, error);
 8002b4c:	7d7b      	ldrb	r3, [r7, #21]
 8002b4e:	4619      	mov	r1, r3
 8002b50:	2000      	movs	r0, #0
 8002b52:	f7fe fa33 	bl	8000fbc <ErrorHandler_EPOS4>

			CM_Ankle.jointTorqueActual = (float) torqueActual * (TORQUE_CONSTANT * GEAR_RATIO * NOMINAL_CURRENT) / 1000;
 8002b56:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002b5a:	ee07 3a90 	vmov	s15, r3
 8002b5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b62:	ed9f 7a61 	vldr	s14, [pc, #388]	; 8002ce8 <RunImpedanceControl+0x2c0>
 8002b66:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002b6a:	eddf 6a60 	vldr	s13, [pc, #384]	; 8002cec <RunImpedanceControl+0x2c4>
 8002b6e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b72:	4b57      	ldr	r3, [pc, #348]	; (8002cd0 <RunImpedanceControl+0x2a8>)
 8002b74:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
		}
	}

	if((Device.Joint == Knee) || (Device.Joint == Combined))
 8002b78:	4b54      	ldr	r3, [pc, #336]	; (8002ccc <RunImpedanceControl+0x2a4>)
 8002b7a:	785b      	ldrb	r3, [r3, #1]
 8002b7c:	2b02      	cmp	r3, #2
 8002b7e:	d004      	beq.n	8002b8a <RunImpedanceControl+0x162>
 8002b80:	4b52      	ldr	r3, [pc, #328]	; (8002ccc <RunImpedanceControl+0x2a4>)
 8002b82:	785b      	ldrb	r3, [r3, #1]
 8002b84:	2b01      	cmp	r3, #1
 8002b86:	f040 809c 	bne.w	8002cc2 <RunImpedanceControl+0x29a>
	{
		float errorPos = CM_Knee.ProsCtrl.eqPoint - CM_Knee.jointAngle[0];
 8002b8a:	4b59      	ldr	r3, [pc, #356]	; (8002cf0 <RunImpedanceControl+0x2c8>)
 8002b8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f7fd fc7e 	bl	8000490 <__aeabi_f2d>
 8002b94:	4b56      	ldr	r3, [pc, #344]	; (8002cf0 <RunImpedanceControl+0x2c8>)
 8002b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b9a:	f7fd fb19 	bl	80001d0 <__aeabi_dsub>
 8002b9e:	4602      	mov	r2, r0
 8002ba0:	460b      	mov	r3, r1
 8002ba2:	4610      	mov	r0, r2
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	f7fd ff65 	bl	8000a74 <__aeabi_d2f>
 8002baa:	4603      	mov	r3, r0
 8002bac:	613b      	str	r3, [r7, #16]

		float jointTargetTorque = (CM_Knee.ProsCtrl.kp*errorPos - CM_Knee.ProsCtrl.kd*CM_Knee.jointSpeed);
 8002bae:	4b50      	ldr	r3, [pc, #320]	; (8002cf0 <RunImpedanceControl+0x2c8>)
 8002bb0:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8002bb4:	edd7 7a04 	vldr	s15, [r7, #16]
 8002bb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bbc:	ee17 0a90 	vmov	r0, s15
 8002bc0:	f7fd fc66 	bl	8000490 <__aeabi_f2d>
 8002bc4:	4604      	mov	r4, r0
 8002bc6:	460d      	mov	r5, r1
 8002bc8:	4b49      	ldr	r3, [pc, #292]	; (8002cf0 <RunImpedanceControl+0x2c8>)
 8002bca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bcc:	4618      	mov	r0, r3
 8002bce:	f7fd fc5f 	bl	8000490 <__aeabi_f2d>
 8002bd2:	4b47      	ldr	r3, [pc, #284]	; (8002cf0 <RunImpedanceControl+0x2c8>)
 8002bd4:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002bd8:	f7fd fcb2 	bl	8000540 <__aeabi_dmul>
 8002bdc:	4602      	mov	r2, r0
 8002bde:	460b      	mov	r3, r1
 8002be0:	4620      	mov	r0, r4
 8002be2:	4629      	mov	r1, r5
 8002be4:	f7fd faf4 	bl	80001d0 <__aeabi_dsub>
 8002be8:	4602      	mov	r2, r0
 8002bea:	460b      	mov	r3, r1
 8002bec:	4610      	mov	r0, r2
 8002bee:	4619      	mov	r1, r3
 8002bf0:	f7fd ff40 	bl	8000a74 <__aeabi_d2f>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	60fb      	str	r3, [r7, #12]
		if(jointTargetTorque > MAX_JOINT_TORQUE)
 8002bf8:	edd7 7a03 	vldr	s15, [r7, #12]
 8002bfc:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8002cd4 <RunImpedanceControl+0x2ac>
 8002c00:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c08:	dd03      	ble.n	8002c12 <RunImpedanceControl+0x1ea>
			CM_Knee.jointTargetTorque = MAX_JOINT_TORQUE;
 8002c0a:	4b39      	ldr	r3, [pc, #228]	; (8002cf0 <RunImpedanceControl+0x2c8>)
 8002c0c:	4a32      	ldr	r2, [pc, #200]	; (8002cd8 <RunImpedanceControl+0x2b0>)
 8002c0e:	625a      	str	r2, [r3, #36]	; 0x24
 8002c10:	e00f      	b.n	8002c32 <RunImpedanceControl+0x20a>
		else if(jointTargetTorque < -MAX_JOINT_TORQUE)
 8002c12:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c16:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8002cdc <RunImpedanceControl+0x2b4>
 8002c1a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c22:	d503      	bpl.n	8002c2c <RunImpedanceControl+0x204>
			CM_Knee.jointTargetTorque = -MAX_JOINT_TORQUE;
 8002c24:	4b32      	ldr	r3, [pc, #200]	; (8002cf0 <RunImpedanceControl+0x2c8>)
 8002c26:	4a2e      	ldr	r2, [pc, #184]	; (8002ce0 <RunImpedanceControl+0x2b8>)
 8002c28:	625a      	str	r2, [r3, #36]	; 0x24
 8002c2a:	e002      	b.n	8002c32 <RunImpedanceControl+0x20a>
		else
			CM_Knee.jointTargetTorque = jointTargetTorque;
 8002c2c:	4a30      	ldr	r2, [pc, #192]	; (8002cf0 <RunImpedanceControl+0x2c8>)
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	6253      	str	r3, [r2, #36]	; 0x24

		if((testProgram == None) || (testProgram == ImpedanceControl))
 8002c32:	4b2c      	ldr	r3, [pc, #176]	; (8002ce4 <RunImpedanceControl+0x2bc>)
 8002c34:	781b      	ldrb	r3, [r3, #0]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d003      	beq.n	8002c42 <RunImpedanceControl+0x21a>
 8002c3a:	4b2a      	ldr	r3, [pc, #168]	; (8002ce4 <RunImpedanceControl+0x2bc>)
 8002c3c:	781b      	ldrb	r3, [r3, #0]
 8002c3e:	2b03      	cmp	r3, #3
 8002c40:	d13f      	bne.n	8002cc2 <RunImpedanceControl+0x29a>
		{
			int16_t targetTorque = CM_Knee.jointTargetTorque / (TORQUE_CONSTANT * GEAR_RATIO * NOMINAL_CURRENT) * 1000;
 8002c42:	4b2b      	ldr	r3, [pc, #172]	; (8002cf0 <RunImpedanceControl+0x2c8>)
 8002c44:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8002c48:	eddf 6a27 	vldr	s13, [pc, #156]	; 8002ce8 <RunImpedanceControl+0x2c0>
 8002c4c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002c50:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8002cec <RunImpedanceControl+0x2c4>
 8002c54:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c58:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c5c:	ee17 3a90 	vmov	r3, s15
 8002c60:	817b      	strh	r3, [r7, #10]
			EPOS4_Error_e error = EPOS4_WriteTargetTorqueValue(KneeMotorControllerIndex, targetTorque);
 8002c62:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002c66:	4619      	mov	r1, r3
 8002c68:	2001      	movs	r0, #1
 8002c6a:	f000 feb5 	bl	80039d8 <EPOS4_WriteTargetTorqueValue>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	727b      	strb	r3, [r7, #9]
			if(error)
 8002c72:	7a7b      	ldrb	r3, [r7, #9]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d004      	beq.n	8002c82 <RunImpedanceControl+0x25a>
				ErrorHandler_EPOS4(KneeMotorControllerIndex, error);
 8002c78:	7a7b      	ldrb	r3, [r7, #9]
 8002c7a:	4619      	mov	r1, r3
 8002c7c:	2001      	movs	r0, #1
 8002c7e:	f7fe f99d 	bl	8000fbc <ErrorHandler_EPOS4>

			int16_t torqueActual;
			error = EPOS4_ReadTorqueActualValue(KneeMotorControllerIndex, &torqueActual);
 8002c82:	1d3b      	adds	r3, r7, #4
 8002c84:	4619      	mov	r1, r3
 8002c86:	2001      	movs	r0, #1
 8002c88:	f000 fece 	bl	8003a28 <EPOS4_ReadTorqueActualValue>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	727b      	strb	r3, [r7, #9]
			if(error)
 8002c90:	7a7b      	ldrb	r3, [r7, #9]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d004      	beq.n	8002ca0 <RunImpedanceControl+0x278>
				ErrorHandler_EPOS4(KneeMotorControllerIndex, error);
 8002c96:	7a7b      	ldrb	r3, [r7, #9]
 8002c98:	4619      	mov	r1, r3
 8002c9a:	2001      	movs	r0, #1
 8002c9c:	f7fe f98e 	bl	8000fbc <ErrorHandler_EPOS4>

			CM_Knee.jointTorqueActual = (float) torqueActual * (TORQUE_CONSTANT * GEAR_RATIO * NOMINAL_CURRENT) / 1000;
 8002ca0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002ca4:	ee07 3a90 	vmov	s15, r3
 8002ca8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002cac:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8002ce8 <RunImpedanceControl+0x2c0>
 8002cb0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002cb4:	eddf 6a0d 	vldr	s13, [pc, #52]	; 8002cec <RunImpedanceControl+0x2c4>
 8002cb8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002cbc:	4b0c      	ldr	r3, [pc, #48]	; (8002cf0 <RunImpedanceControl+0x2c8>)
 8002cbe:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
		}
	}
}
 8002cc2:	bf00      	nop
 8002cc4:	3720      	adds	r7, #32
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bdb0      	pop	{r4, r5, r7, pc}
 8002cca:	bf00      	nop
 8002ccc:	20000068 	.word	0x20000068
 8002cd0:	20000070 	.word	0x20000070
 8002cd4:	42dfd5c2 	.word	0x42dfd5c2
 8002cd8:	42dfd5c2 	.word	0x42dfd5c2
 8002cdc:	c2dfd5c2 	.word	0xc2dfd5c2
 8002ce0:	c2dfd5c2 	.word	0xc2dfd5c2
 8002ce4:	2000006a 	.word	0x2000006a
 8002ce8:	425fd5c2 	.word	0x425fd5c2
 8002cec:	447a0000 	.word	0x447a0000
 8002cf0:	200000f8 	.word	0x200000f8

08002cf4 <RunTestProgram>:

static void RunTestProgram(void)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b086      	sub	sp, #24
 8002cf8:	af00      	add	r7, sp, #0
	switch (testProgram)
 8002cfa:	4b6e      	ldr	r3, [pc, #440]	; (8002eb4 <RunTestProgram+0x1c0>)
 8002cfc:	781b      	ldrb	r3, [r3, #0]
 8002cfe:	2b03      	cmp	r3, #3
 8002d00:	f200 80d4 	bhi.w	8002eac <RunTestProgram+0x1b8>
 8002d04:	a201      	add	r2, pc, #4	; (adr r2, 8002d0c <RunTestProgram+0x18>)
 8002d06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d0a:	bf00      	nop
 8002d0c:	08002ea3 	.word	0x08002ea3
 8002d10:	08002ea3 	.word	0x08002ea3
 8002d14:	08002d1d 	.word	0x08002d1d
 8002d18:	08002dcd 	.word	0x08002dcd

	case ReadOnly:
		break;

	case EncoderBias:
		if((Device.Joint == Ankle) || (Device.Joint == Combined))
 8002d1c:	4b66      	ldr	r3, [pc, #408]	; (8002eb8 <RunTestProgram+0x1c4>)
 8002d1e:	785b      	ldrb	r3, [r3, #1]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d003      	beq.n	8002d2c <RunTestProgram+0x38>
 8002d24:	4b64      	ldr	r3, [pc, #400]	; (8002eb8 <RunTestProgram+0x1c4>)
 8002d26:	785b      	ldrb	r3, [r3, #1]
 8002d28:	2b01      	cmp	r3, #1
 8002d2a:	d122      	bne.n	8002d72 <RunTestProgram+0x7e>
		{
			static uint32_t sum = 0;
			static uint16_t count = 0;
			sum += AS5145B_ReadPosition_Raw(AnkleEncoderIndex);
 8002d2c:	2000      	movs	r0, #0
 8002d2e:	f000 fcd1 	bl	80036d4 <AS5145B_ReadPosition_Raw>
 8002d32:	4603      	mov	r3, r0
 8002d34:	461a      	mov	r2, r3
 8002d36:	4b61      	ldr	r3, [pc, #388]	; (8002ebc <RunTestProgram+0x1c8>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4413      	add	r3, r2
 8002d3c:	4a5f      	ldr	r2, [pc, #380]	; (8002ebc <RunTestProgram+0x1c8>)
 8002d3e:	6013      	str	r3, [r2, #0]
			count++;
 8002d40:	4b5f      	ldr	r3, [pc, #380]	; (8002ec0 <RunTestProgram+0x1cc>)
 8002d42:	881b      	ldrh	r3, [r3, #0]
 8002d44:	3301      	adds	r3, #1
 8002d46:	b29a      	uxth	r2, r3
 8002d48:	4b5d      	ldr	r3, [pc, #372]	; (8002ec0 <RunTestProgram+0x1cc>)
 8002d4a:	801a      	strh	r2, [r3, #0]
			if(count == 10)
 8002d4c:	4b5c      	ldr	r3, [pc, #368]	; (8002ec0 <RunTestProgram+0x1cc>)
 8002d4e:	881b      	ldrh	r3, [r3, #0]
 8002d50:	2b0a      	cmp	r3, #10
 8002d52:	d10e      	bne.n	8002d72 <RunTestProgram+0x7e>
			{
				CM_ankleRawEncoderBias = sum/count;
 8002d54:	4b59      	ldr	r3, [pc, #356]	; (8002ebc <RunTestProgram+0x1c8>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a59      	ldr	r2, [pc, #356]	; (8002ec0 <RunTestProgram+0x1cc>)
 8002d5a:	8812      	ldrh	r2, [r2, #0]
 8002d5c:	fbb3 f3f2 	udiv	r3, r3, r2
 8002d60:	b29a      	uxth	r2, r3
 8002d62:	4b58      	ldr	r3, [pc, #352]	; (8002ec4 <RunTestProgram+0x1d0>)
 8002d64:	801a      	strh	r2, [r3, #0]
				sum = 0;
 8002d66:	4b55      	ldr	r3, [pc, #340]	; (8002ebc <RunTestProgram+0x1c8>)
 8002d68:	2200      	movs	r2, #0
 8002d6a:	601a      	str	r2, [r3, #0]
				count = 0;
 8002d6c:	4b54      	ldr	r3, [pc, #336]	; (8002ec0 <RunTestProgram+0x1cc>)
 8002d6e:	2200      	movs	r2, #0
 8002d70:	801a      	strh	r2, [r3, #0]
			}
		}

		if((Device.Joint == Knee) || (Device.Joint == Combined))
 8002d72:	4b51      	ldr	r3, [pc, #324]	; (8002eb8 <RunTestProgram+0x1c4>)
 8002d74:	785b      	ldrb	r3, [r3, #1]
 8002d76:	2b02      	cmp	r3, #2
 8002d78:	d004      	beq.n	8002d84 <RunTestProgram+0x90>
 8002d7a:	4b4f      	ldr	r3, [pc, #316]	; (8002eb8 <RunTestProgram+0x1c4>)
 8002d7c:	785b      	ldrb	r3, [r3, #1]
 8002d7e:	2b01      	cmp	r3, #1
 8002d80:	f040 8091 	bne.w	8002ea6 <RunTestProgram+0x1b2>
		{
			static uint32_t sum = 0;
			static uint16_t count = 0;
			sum += AS5145B_ReadPosition_Raw(AnkleEncoderIndex);
 8002d84:	2000      	movs	r0, #0
 8002d86:	f000 fca5 	bl	80036d4 <AS5145B_ReadPosition_Raw>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	461a      	mov	r2, r3
 8002d8e:	4b4e      	ldr	r3, [pc, #312]	; (8002ec8 <RunTestProgram+0x1d4>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4413      	add	r3, r2
 8002d94:	4a4c      	ldr	r2, [pc, #304]	; (8002ec8 <RunTestProgram+0x1d4>)
 8002d96:	6013      	str	r3, [r2, #0]
			count++;
 8002d98:	4b4c      	ldr	r3, [pc, #304]	; (8002ecc <RunTestProgram+0x1d8>)
 8002d9a:	881b      	ldrh	r3, [r3, #0]
 8002d9c:	3301      	adds	r3, #1
 8002d9e:	b29a      	uxth	r2, r3
 8002da0:	4b4a      	ldr	r3, [pc, #296]	; (8002ecc <RunTestProgram+0x1d8>)
 8002da2:	801a      	strh	r2, [r3, #0]
			if(count == 10)
 8002da4:	4b49      	ldr	r3, [pc, #292]	; (8002ecc <RunTestProgram+0x1d8>)
 8002da6:	881b      	ldrh	r3, [r3, #0]
 8002da8:	2b0a      	cmp	r3, #10
 8002daa:	d17c      	bne.n	8002ea6 <RunTestProgram+0x1b2>
			{
				CM_kneeRawEncoderBias = sum/count;
 8002dac:	4b46      	ldr	r3, [pc, #280]	; (8002ec8 <RunTestProgram+0x1d4>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a46      	ldr	r2, [pc, #280]	; (8002ecc <RunTestProgram+0x1d8>)
 8002db2:	8812      	ldrh	r2, [r2, #0]
 8002db4:	fbb3 f3f2 	udiv	r3, r3, r2
 8002db8:	b29a      	uxth	r2, r3
 8002dba:	4b45      	ldr	r3, [pc, #276]	; (8002ed0 <RunTestProgram+0x1dc>)
 8002dbc:	801a      	strh	r2, [r3, #0]
				sum = 0;
 8002dbe:	4b42      	ldr	r3, [pc, #264]	; (8002ec8 <RunTestProgram+0x1d4>)
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	601a      	str	r2, [r3, #0]
				count = 0;
 8002dc4:	4b41      	ldr	r3, [pc, #260]	; (8002ecc <RunTestProgram+0x1d8>)
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	801a      	strh	r2, [r3, #0]
			}
		}

		break;
 8002dca:	e06c      	b.n	8002ea6 <RunTestProgram+0x1b2>

	case ImpedanceControl:
		if(isFirst)
 8002dcc:	4b41      	ldr	r3, [pc, #260]	; (8002ed4 <RunTestProgram+0x1e0>)
 8002dce:	781b      	ldrb	r3, [r3, #0]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d06a      	beq.n	8002eaa <RunTestProgram+0x1b6>
		{
			if((Device.Joint == Ankle) || (Device.Joint == Combined))
 8002dd4:	4b38      	ldr	r3, [pc, #224]	; (8002eb8 <RunTestProgram+0x1c4>)
 8002dd6:	785b      	ldrb	r3, [r3, #1]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d003      	beq.n	8002de4 <RunTestProgram+0xf0>
 8002ddc:	4b36      	ldr	r3, [pc, #216]	; (8002eb8 <RunTestProgram+0x1c4>)
 8002dde:	785b      	ldrb	r3, [r3, #1]
 8002de0:	2b01      	cmp	r3, #1
 8002de2:	d12a      	bne.n	8002e3a <RunTestProgram+0x146>
			{
				uint16_t i;
				float sum = 0.0f;
 8002de4:	f04f 0300 	mov.w	r3, #0
 8002de8:	613b      	str	r3, [r7, #16]
				for(i = 0; i < 1000; i++)
 8002dea:	2300      	movs	r3, #0
 8002dec:	82fb      	strh	r3, [r7, #22]
 8002dee:	e00f      	b.n	8002e10 <RunTestProgram+0x11c>
				{
					float position = AS5145B_ReadPosition(AnkleEncoderIndex);
 8002df0:	2000      	movs	r0, #0
 8002df2:	f000 fc41 	bl	8003678 <AS5145B_ReadPosition>
 8002df6:	ed87 0a01 	vstr	s0, [r7, #4]
					sum += position;
 8002dfa:	ed97 7a04 	vldr	s14, [r7, #16]
 8002dfe:	edd7 7a01 	vldr	s15, [r7, #4]
 8002e02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e06:	edc7 7a04 	vstr	s15, [r7, #16]
				for(i = 0; i < 1000; i++)
 8002e0a:	8afb      	ldrh	r3, [r7, #22]
 8002e0c:	3301      	adds	r3, #1
 8002e0e:	82fb      	strh	r3, [r7, #22]
 8002e10:	8afb      	ldrh	r3, [r7, #22]
 8002e12:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002e16:	d3eb      	bcc.n	8002df0 <RunTestProgram+0xfc>
				}

				CM_Ankle.ProsCtrl.eqPoint = sum / i - CM_Ankle.encoderBias;
 8002e18:	8afb      	ldrh	r3, [r7, #22]
 8002e1a:	ee07 3a90 	vmov	s15, r3
 8002e1e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002e22:	edd7 6a04 	vldr	s13, [r7, #16]
 8002e26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002e2a:	4b2b      	ldr	r3, [pc, #172]	; (8002ed8 <RunTestProgram+0x1e4>)
 8002e2c:	edd3 7a08 	vldr	s15, [r3, #32]
 8002e30:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e34:	4b28      	ldr	r3, [pc, #160]	; (8002ed8 <RunTestProgram+0x1e4>)
 8002e36:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
			}

			if((Device.Joint == Knee) || (Device.Joint == Combined))
 8002e3a:	4b1f      	ldr	r3, [pc, #124]	; (8002eb8 <RunTestProgram+0x1c4>)
 8002e3c:	785b      	ldrb	r3, [r3, #1]
 8002e3e:	2b02      	cmp	r3, #2
 8002e40:	d003      	beq.n	8002e4a <RunTestProgram+0x156>
 8002e42:	4b1d      	ldr	r3, [pc, #116]	; (8002eb8 <RunTestProgram+0x1c4>)
 8002e44:	785b      	ldrb	r3, [r3, #1]
 8002e46:	2b01      	cmp	r3, #1
 8002e48:	d12f      	bne.n	8002eaa <RunTestProgram+0x1b6>
			{
				uint16_t i;
				float sum = 0.0f;
 8002e4a:	f04f 0300 	mov.w	r3, #0
 8002e4e:	60bb      	str	r3, [r7, #8]
				for(i = 0; i < 1000; i++)
 8002e50:	2300      	movs	r3, #0
 8002e52:	81fb      	strh	r3, [r7, #14]
 8002e54:	e00f      	b.n	8002e76 <RunTestProgram+0x182>
				{
					float position = AS5145B_ReadPosition(KneeEncoderIndex);
 8002e56:	2001      	movs	r0, #1
 8002e58:	f000 fc0e 	bl	8003678 <AS5145B_ReadPosition>
 8002e5c:	ed87 0a00 	vstr	s0, [r7]
					sum += position;
 8002e60:	ed97 7a02 	vldr	s14, [r7, #8]
 8002e64:	edd7 7a00 	vldr	s15, [r7]
 8002e68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e6c:	edc7 7a02 	vstr	s15, [r7, #8]
				for(i = 0; i < 1000; i++)
 8002e70:	89fb      	ldrh	r3, [r7, #14]
 8002e72:	3301      	adds	r3, #1
 8002e74:	81fb      	strh	r3, [r7, #14]
 8002e76:	89fb      	ldrh	r3, [r7, #14]
 8002e78:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002e7c:	d3eb      	bcc.n	8002e56 <RunTestProgram+0x162>
				}

				CM_Knee.ProsCtrl.eqPoint = sum / i - CM_Knee.encoderBias;
 8002e7e:	89fb      	ldrh	r3, [r7, #14]
 8002e80:	ee07 3a90 	vmov	s15, r3
 8002e84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002e88:	edd7 6a02 	vldr	s13, [r7, #8]
 8002e8c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002e90:	4b12      	ldr	r3, [pc, #72]	; (8002edc <RunTestProgram+0x1e8>)
 8002e92:	edd3 7a08 	vldr	s15, [r3, #32]
 8002e96:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e9a:	4b10      	ldr	r3, [pc, #64]	; (8002edc <RunTestProgram+0x1e8>)
 8002e9c:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
			}
		}

		break;
 8002ea0:	e003      	b.n	8002eaa <RunTestProgram+0x1b6>
		break;
 8002ea2:	bf00      	nop
 8002ea4:	e002      	b.n	8002eac <RunTestProgram+0x1b8>
		break;
 8002ea6:	bf00      	nop
 8002ea8:	e000      	b.n	8002eac <RunTestProgram+0x1b8>
		break;
 8002eaa:	bf00      	nop
	}
}
 8002eac:	bf00      	nop
 8002eae:	3718      	adds	r7, #24
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}
 8002eb4:	2000006a 	.word	0x2000006a
 8002eb8:	20000068 	.word	0x20000068
 8002ebc:	200001f0 	.word	0x200001f0
 8002ec0:	200001f4 	.word	0x200001f4
 8002ec4:	200001e8 	.word	0x200001e8
 8002ec8:	200001f8 	.word	0x200001f8
 8002ecc:	200001fc 	.word	0x200001fc
 8002ed0:	200001ea 	.word	0x200001ea
 8002ed4:	20000000 	.word	0x20000000
 8002ed8:	20000070 	.word	0x20000070
 8002edc:	200000f8 	.word	0x200000f8

08002ee0 <LL_AHB2_GRP1_EnableClock>:
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b085      	sub	sp, #20
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002ee8:	4b08      	ldr	r3, [pc, #32]	; (8002f0c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8002eea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002eec:	4907      	ldr	r1, [pc, #28]	; (8002f0c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002ef4:	4b05      	ldr	r3, [pc, #20]	; (8002f0c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8002ef6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	4013      	ands	r3, r2
 8002efc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002efe:	68fb      	ldr	r3, [r7, #12]
}
 8002f00:	bf00      	nop
 8002f02:	3714      	adds	r7, #20
 8002f04:	46bd      	mov	sp, r7
 8002f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0a:	4770      	bx	lr
 8002f0c:	40021000 	.word	0x40021000

08002f10 <LL_APB1_GRP1_EnableClock>:
{
 8002f10:	b480      	push	{r7}
 8002f12:	b085      	sub	sp, #20
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002f18:	4b08      	ldr	r3, [pc, #32]	; (8002f3c <LL_APB1_GRP1_EnableClock+0x2c>)
 8002f1a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002f1c:	4907      	ldr	r1, [pc, #28]	; (8002f3c <LL_APB1_GRP1_EnableClock+0x2c>)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	4313      	orrs	r3, r2
 8002f22:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002f24:	4b05      	ldr	r3, [pc, #20]	; (8002f3c <LL_APB1_GRP1_EnableClock+0x2c>)
 8002f26:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
}
 8002f30:	bf00      	nop
 8002f32:	3714      	adds	r7, #20
 8002f34:	46bd      	mov	sp, r7
 8002f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3a:	4770      	bx	lr
 8002f3c:	40021000 	.word	0x40021000

08002f40 <LL_APB2_GRP1_EnableClock>:
{
 8002f40:	b480      	push	{r7}
 8002f42:	b085      	sub	sp, #20
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002f48:	4b08      	ldr	r3, [pc, #32]	; (8002f6c <LL_APB2_GRP1_EnableClock+0x2c>)
 8002f4a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002f4c:	4907      	ldr	r1, [pc, #28]	; (8002f6c <LL_APB2_GRP1_EnableClock+0x2c>)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	4313      	orrs	r3, r2
 8002f52:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002f54:	4b05      	ldr	r3, [pc, #20]	; (8002f6c <LL_APB2_GRP1_EnableClock+0x2c>)
 8002f56:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	4013      	ands	r3, r2
 8002f5c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
}
 8002f60:	bf00      	nop
 8002f62:	3714      	adds	r7, #20
 8002f64:	46bd      	mov	sp, r7
 8002f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6a:	4770      	bx	lr
 8002f6c:	40021000 	.word	0x40021000

08002f70 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 8002f70:	b480      	push	{r7}
 8002f72:	b083      	sub	sp, #12
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
 8002f78:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	f023 0210 	bic.w	r2, r3, #16
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	431a      	orrs	r2, r3
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	605a      	str	r2, [r3, #4]
}
 8002f8a:	bf00      	nop
 8002f8c:	370c      	adds	r7, #12
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f94:	4770      	bx	lr

08002f96 <LL_SPI_DisableNSSPulseMgt>:
  * @rmtoll CR2          NSSP          LL_SPI_DisableNSSPulseMgt
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_DisableNSSPulseMgt(SPI_TypeDef *SPIx)
{
 8002f96:	b480      	push	{r7}
 8002f98:	b083      	sub	sp, #12
 8002f9a:	af00      	add	r7, sp, #0
 8002f9c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	f023 0208 	bic.w	r2, r3, #8
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	605a      	str	r2, [r3, #4]
}
 8002faa:	bf00      	nop
 8002fac:	370c      	adds	r7, #12
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb4:	4770      	bx	lr
	...

08002fb8 <MX_SPI1_Init>:

/* USER CODE END 0 */

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b090      	sub	sp, #64	; 0x40
 8002fbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8002fbe:	f107 0318 	add.w	r3, r7, #24
 8002fc2:	2228      	movs	r2, #40	; 0x28
 8002fc4:	2100      	movs	r1, #0
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	f003 fa20 	bl	800640c <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fcc:	463b      	mov	r3, r7
 8002fce:	2200      	movs	r2, #0
 8002fd0:	601a      	str	r2, [r3, #0]
 8002fd2:	605a      	str	r2, [r3, #4]
 8002fd4:	609a      	str	r2, [r3, #8]
 8002fd6:	60da      	str	r2, [r3, #12]
 8002fd8:	611a      	str	r2, [r3, #16]
 8002fda:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8002fdc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002fe0:	f7ff ffae 	bl	8002f40 <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8002fe4:	2001      	movs	r0, #1
 8002fe6:	f7ff ff7b 	bl	8002ee0 <LL_AHB2_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = IMU_SCK_Pin|IMU_MISO_Pin|IMU_MOSI_Pin;
 8002fea:	23e0      	movs	r3, #224	; 0xe0
 8002fec:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002fee:	2302      	movs	r3, #2
 8002ff0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002ff2:	2303      	movs	r3, #3
 8002ff4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002ffe:	2305      	movs	r3, #5
 8003000:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003002:	463b      	mov	r3, r7
 8003004:	4619      	mov	r1, r3
 8003006:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800300a:	f002 faf2 	bl	80055f2 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 800300e:	2300      	movs	r3, #0
 8003010:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8003012:	f44f 7382 	mov.w	r3, #260	; 0x104
 8003016:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8003018:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800301c:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 800301e:	2302      	movs	r3, #2
 8003020:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8003022:	2301      	movs	r3, #1
 8003024:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8003026:	f44f 7300 	mov.w	r3, #512	; 0x200
 800302a:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV4;
 800302c:	2308      	movs	r3, #8
 800302e:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8003030:	2300      	movs	r3, #0
 8003032:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8003034:	2300      	movs	r3, #0
 8003036:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 7;
 8003038:	2307      	movs	r3, #7
 800303a:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 800303c:	f107 0318 	add.w	r3, r7, #24
 8003040:	4619      	mov	r1, r3
 8003042:	4807      	ldr	r0, [pc, #28]	; (8003060 <MX_SPI1_Init+0xa8>)
 8003044:	f002 ff3e 	bl	8005ec4 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8003048:	2100      	movs	r1, #0
 800304a:	4805      	ldr	r0, [pc, #20]	; (8003060 <MX_SPI1_Init+0xa8>)
 800304c:	f7ff ff90 	bl	8002f70 <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI1);
 8003050:	4803      	ldr	r0, [pc, #12]	; (8003060 <MX_SPI1_Init+0xa8>)
 8003052:	f7ff ffa0 	bl	8002f96 <LL_SPI_DisableNSSPulseMgt>
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003056:	bf00      	nop
 8003058:	3740      	adds	r7, #64	; 0x40
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}
 800305e:	bf00      	nop
 8003060:	40013000 	.word	0x40013000

08003064 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b090      	sub	sp, #64	; 0x40
 8003068:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800306a:	f107 0318 	add.w	r3, r7, #24
 800306e:	2228      	movs	r2, #40	; 0x28
 8003070:	2100      	movs	r1, #0
 8003072:	4618      	mov	r0, r3
 8003074:	f003 f9ca 	bl	800640c <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003078:	463b      	mov	r3, r7
 800307a:	2200      	movs	r2, #0
 800307c:	601a      	str	r2, [r3, #0]
 800307e:	605a      	str	r2, [r3, #4]
 8003080:	609a      	str	r2, [r3, #8]
 8003082:	60da      	str	r2, [r3, #12]
 8003084:	611a      	str	r2, [r3, #16]
 8003086:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8003088:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800308c:	f7ff ff40 	bl	8002f10 <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8003090:	2002      	movs	r0, #2
 8003092:	f7ff ff25 	bl	8002ee0 <LL_AHB2_GRP1_EnableClock>
  /**SPI2 GPIO Configuration
  PB13   ------> SPI2_SCK
  PB14   ------> SPI2_MISO
  PB15   ------> SPI2_MOSI
  */
  GPIO_InitStruct.Pin = KNEE_CAN_CONTROLLER_SCK_Pin|KNEE_CAN_CONTROLLER_MISO_Pin|KNEE_CAN_CONTROLLER_MOSI_Pin;
 8003096:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800309a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800309c:	2302      	movs	r3, #2
 800309e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80030a0:	2303      	movs	r3, #3
 80030a2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80030a4:	2300      	movs	r3, #0
 80030a6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80030a8:	2300      	movs	r3, #0
 80030aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80030ac:	2305      	movs	r3, #5
 80030ae:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030b0:	463b      	mov	r3, r7
 80030b2:	4619      	mov	r1, r3
 80030b4:	4815      	ldr	r0, [pc, #84]	; (800310c <MX_SPI2_Init+0xa8>)
 80030b6:	f002 fa9c 	bl	80055f2 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 80030ba:	2300      	movs	r3, #0
 80030bc:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80030be:	f44f 7382 	mov.w	r3, #260	; 0x104
 80030c2:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80030c4:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80030c8:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 80030ca:	2302      	movs	r3, #2
 80030cc:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 80030ce:	2301      	movs	r3, #1
 80030d0:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80030d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80030d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV4;
 80030d8:	2308      	movs	r3, #8
 80030da:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80030dc:	2300      	movs	r3, #0
 80030de:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80030e0:	2300      	movs	r3, #0
 80030e2:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 7;
 80030e4:	2307      	movs	r3, #7
 80030e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 80030e8:	f107 0318 	add.w	r3, r7, #24
 80030ec:	4619      	mov	r1, r3
 80030ee:	4808      	ldr	r0, [pc, #32]	; (8003110 <MX_SPI2_Init+0xac>)
 80030f0:	f002 fee8 	bl	8005ec4 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 80030f4:	2100      	movs	r1, #0
 80030f6:	4806      	ldr	r0, [pc, #24]	; (8003110 <MX_SPI2_Init+0xac>)
 80030f8:	f7ff ff3a 	bl	8002f70 <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI2);
 80030fc:	4804      	ldr	r0, [pc, #16]	; (8003110 <MX_SPI2_Init+0xac>)
 80030fe:	f7ff ff4a 	bl	8002f96 <LL_SPI_DisableNSSPulseMgt>
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003102:	bf00      	nop
 8003104:	3740      	adds	r7, #64	; 0x40
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	48000400 	.word	0x48000400
 8003110:	40003800 	.word	0x40003800

08003114 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b090      	sub	sp, #64	; 0x40
 8003118:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 0 */

  /* USER CODE END SPI3_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800311a:	f107 0318 	add.w	r3, r7, #24
 800311e:	2228      	movs	r2, #40	; 0x28
 8003120:	2100      	movs	r1, #0
 8003122:	4618      	mov	r0, r3
 8003124:	f003 f972 	bl	800640c <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003128:	463b      	mov	r3, r7
 800312a:	2200      	movs	r2, #0
 800312c:	601a      	str	r2, [r3, #0]
 800312e:	605a      	str	r2, [r3, #4]
 8003130:	609a      	str	r2, [r3, #8]
 8003132:	60da      	str	r2, [r3, #12]
 8003134:	611a      	str	r2, [r3, #16]
 8003136:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI3);
 8003138:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800313c:	f7ff fee8 	bl	8002f10 <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8003140:	2002      	movs	r0, #2
 8003142:	f7ff fecd 	bl	8002ee0 <LL_AHB2_GRP1_EnableClock>
  /**SPI3 GPIO Configuration
  PB3 (JTDO-TRACESWO)   ------> SPI3_SCK
  PB4 (NJTRST)   ------> SPI3_MISO
  PB5   ------> SPI3_MOSI
  */
  GPIO_InitStruct.Pin = ANKLE_CAN_CONTROLLER_SCK_Pin|ANKLE_CAN_CONTROLLER_MISO_Pin|ANKLE_CAN_CONTROLLER_MOSI_Pin;
 8003146:	2338      	movs	r3, #56	; 0x38
 8003148:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800314a:	2302      	movs	r3, #2
 800314c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800314e:	2303      	movs	r3, #3
 8003150:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003152:	2300      	movs	r3, #0
 8003154:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003156:	2300      	movs	r3, #0
 8003158:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 800315a:	2306      	movs	r3, #6
 800315c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800315e:	463b      	mov	r3, r7
 8003160:	4619      	mov	r1, r3
 8003162:	4815      	ldr	r0, [pc, #84]	; (80031b8 <MX_SPI3_Init+0xa4>)
 8003164:	f002 fa45 	bl	80055f2 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8003168:	2300      	movs	r3, #0
 800316a:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 800316c:	f44f 7382 	mov.w	r3, #260	; 0x104
 8003170:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8003172:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8003176:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8003178:	2302      	movs	r3, #2
 800317a:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 800317c:	2301      	movs	r3, #1
 800317e:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8003180:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003184:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV4;
 8003186:	2308      	movs	r3, #8
 8003188:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 800318a:	2300      	movs	r3, #0
 800318c:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 800318e:	2300      	movs	r3, #0
 8003190:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 7;
 8003192:	2307      	movs	r3, #7
 8003194:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI3, &SPI_InitStruct);
 8003196:	f107 0318 	add.w	r3, r7, #24
 800319a:	4619      	mov	r1, r3
 800319c:	4807      	ldr	r0, [pc, #28]	; (80031bc <MX_SPI3_Init+0xa8>)
 800319e:	f002 fe91 	bl	8005ec4 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI3, LL_SPI_PROTOCOL_MOTOROLA);
 80031a2:	2100      	movs	r1, #0
 80031a4:	4805      	ldr	r0, [pc, #20]	; (80031bc <MX_SPI3_Init+0xa8>)
 80031a6:	f7ff fee3 	bl	8002f70 <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI3);
 80031aa:	4804      	ldr	r0, [pc, #16]	; (80031bc <MX_SPI3_Init+0xa8>)
 80031ac:	f7ff fef3 	bl	8002f96 <LL_SPI_DisableNSSPulseMgt>
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80031b0:	bf00      	nop
 80031b2:	3740      	adds	r7, #64	; 0x40
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}
 80031b8:	48000400 	.word	0x48000400
 80031bc:	40003c00 	.word	0x40003c00

080031c0 <LL_LPTIM_ClearFLAG_ARRM>:
{
 80031c0:	b480      	push	{r7}
 80031c2:	b083      	sub	sp, #12
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  SET_BIT(LPTIMx->ICR, LPTIM_ICR_ARRMCF);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	f043 0202 	orr.w	r2, r3, #2
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	605a      	str	r2, [r3, #4]
}
 80031d4:	bf00      	nop
 80031d6:	370c      	adds	r7, #12
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr

080031e0 <LL_LPTIM_IsActiveFlag_ARRM>:
{
 80031e0:	b480      	push	{r7}
 80031e2:	b083      	sub	sp, #12
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  return (((READ_BIT(LPTIMx->ISR, LPTIM_ISR_ARRM) == LPTIM_ISR_ARRM) ? 1UL : 0UL));
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f003 0302 	and.w	r3, r3, #2
 80031f0:	2b02      	cmp	r3, #2
 80031f2:	d101      	bne.n	80031f8 <LL_LPTIM_IsActiveFlag_ARRM+0x18>
 80031f4:	2301      	movs	r3, #1
 80031f6:	e000      	b.n	80031fa <LL_LPTIM_IsActiveFlag_ARRM+0x1a>
 80031f8:	2300      	movs	r3, #0
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	370c      	adds	r7, #12
 80031fe:	46bd      	mov	sp, r7
 8003200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003204:	4770      	bx	lr

08003206 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003206:	b480      	push	{r7}
 8003208:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800320a:	e7fe      	b.n	800320a <NMI_Handler+0x4>

0800320c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800320c:	b480      	push	{r7}
 800320e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003210:	e7fe      	b.n	8003210 <HardFault_Handler+0x4>

08003212 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003212:	b480      	push	{r7}
 8003214:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003216:	e7fe      	b.n	8003216 <MemManage_Handler+0x4>

08003218 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003218:	b480      	push	{r7}
 800321a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800321c:	e7fe      	b.n	800321c <BusFault_Handler+0x4>

0800321e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800321e:	b480      	push	{r7}
 8003220:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003222:	e7fe      	b.n	8003222 <UsageFault_Handler+0x4>

08003224 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003224:	b480      	push	{r7}
 8003226:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003228:	bf00      	nop
 800322a:	46bd      	mov	sp, r7
 800322c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003230:	4770      	bx	lr

08003232 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003232:	b480      	push	{r7}
 8003234:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003236:	bf00      	nop
 8003238:	46bd      	mov	sp, r7
 800323a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323e:	4770      	bx	lr

08003240 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003240:	b480      	push	{r7}
 8003242:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003244:	bf00      	nop
 8003246:	46bd      	mov	sp, r7
 8003248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324c:	4770      	bx	lr

0800324e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800324e:	b480      	push	{r7}
 8003250:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003252:	bf00      	nop
 8003254:	46bd      	mov	sp, r7
 8003256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325a:	4770      	bx	lr

0800325c <LPTIM2_IRQHandler>:

/**
  * @brief This function handles LPTIM2 global interrupt.
  */
void LPTIM2_IRQHandler(void)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	af00      	add	r7, sp, #0

/******************************************************************************
* USER ADDED LPTIM2_IRQHANDLER
******************************************************************************/

	if(LL_LPTIM_IsActiveFlag_ARRM(LPTIM2) == 1)
 8003260:	4806      	ldr	r0, [pc, #24]	; (800327c <LPTIM2_IRQHandler+0x20>)
 8003262:	f7ff ffbd 	bl	80031e0 <LL_LPTIM_IsActiveFlag_ARRM>
 8003266:	4603      	mov	r3, r0
 8003268:	2b01      	cmp	r3, #1
 800326a:	d105      	bne.n	8003278 <LPTIM2_IRQHandler+0x1c>
	{
		isProsthesisControlRequired = 1;
 800326c:	4b04      	ldr	r3, [pc, #16]	; (8003280 <LPTIM2_IRQHandler+0x24>)
 800326e:	2201      	movs	r2, #1
 8003270:	701a      	strb	r2, [r3, #0]
		LL_LPTIM_ClearFLAG_ARRM(LPTIM2);
 8003272:	4802      	ldr	r0, [pc, #8]	; (800327c <LPTIM2_IRQHandler+0x20>)
 8003274:	f7ff ffa4 	bl	80031c0 <LL_LPTIM_ClearFLAG_ARRM>

  /* USER CODE END LPTIM2_IRQn 0 */
  /* USER CODE BEGIN LPTIM2_IRQn 1 */

  /* USER CODE END LPTIM2_IRQn 1 */
}
 8003278:	bf00      	nop
 800327a:	bd80      	pop	{r7, pc}
 800327c:	40009400 	.word	0x40009400
 8003280:	20000032 	.word	0x20000032

08003284 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003284:	b480      	push	{r7}
 8003286:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003288:	4b06      	ldr	r3, [pc, #24]	; (80032a4 <SystemInit+0x20>)
 800328a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800328e:	4a05      	ldr	r2, [pc, #20]	; (80032a4 <SystemInit+0x20>)
 8003290:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003294:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8003298:	bf00      	nop
 800329a:	46bd      	mov	sp, r7
 800329c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a0:	4770      	bx	lr
 80032a2:	bf00      	nop
 80032a4:	e000ed00 	.word	0xe000ed00

080032a8 <LL_APB1_GRP1_EnableClock>:
{
 80032a8:	b480      	push	{r7}
 80032aa:	b085      	sub	sp, #20
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80032b0:	4b08      	ldr	r3, [pc, #32]	; (80032d4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80032b2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80032b4:	4907      	ldr	r1, [pc, #28]	; (80032d4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	4313      	orrs	r3, r2
 80032ba:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80032bc:	4b05      	ldr	r3, [pc, #20]	; (80032d4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80032be:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	4013      	ands	r3, r2
 80032c4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80032c6:	68fb      	ldr	r3, [r7, #12]
}
 80032c8:	bf00      	nop
 80032ca:	3714      	adds	r7, #20
 80032cc:	46bd      	mov	sp, r7
 80032ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d2:	4770      	bx	lr
 80032d4:	40021000 	.word	0x40021000

080032d8 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 80032d8:	b480      	push	{r7}
 80032da:	b083      	sub	sp, #12
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	601a      	str	r2, [r3, #0]
}
 80032ec:	bf00      	nop
 80032ee:	370c      	adds	r7, #12
 80032f0:	46bd      	mov	sp, r7
 80032f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f6:	4770      	bx	lr

080032f8 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b083      	sub	sp, #12
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
 8003300:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	431a      	orrs	r2, r3
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	605a      	str	r2, [r3, #4]
}
 8003312:	bf00      	nop
 8003314:	370c      	adds	r7, #12
 8003316:	46bd      	mov	sp, r7
 8003318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331c:	4770      	bx	lr

0800331e <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 800331e:	b480      	push	{r7}
 8003320:	b083      	sub	sp, #12
 8003322:	af00      	add	r7, sp, #0
 8003324:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	689b      	ldr	r3, [r3, #8]
 800332a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	609a      	str	r2, [r3, #8]
}
 8003332:	bf00      	nop
 8003334:	370c      	adds	r7, #12
 8003336:	46bd      	mov	sp, r7
 8003338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333c:	4770      	bx	lr
	...

08003340 <MX_TIM6_Init>:

/* USER CODE END 0 */

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b086      	sub	sp, #24
 8003344:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8003346:	1d3b      	adds	r3, r7, #4
 8003348:	2200      	movs	r2, #0
 800334a:	601a      	str	r2, [r3, #0]
 800334c:	605a      	str	r2, [r3, #4]
 800334e:	609a      	str	r2, [r3, #8]
 8003350:	60da      	str	r2, [r3, #12]
 8003352:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM6);
 8003354:	2010      	movs	r0, #16
 8003356:	f7ff ffa7 	bl	80032a8 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  TIM_InitStruct.Prescaler = 7;
 800335a:	2307      	movs	r3, #7
 800335c:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800335e:	2300      	movs	r3, #0
 8003360:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 65535;
 8003362:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003366:	60fb      	str	r3, [r7, #12]
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 8003368:	1d3b      	adds	r3, r7, #4
 800336a:	4619      	mov	r1, r3
 800336c:	4808      	ldr	r0, [pc, #32]	; (8003390 <MX_TIM6_Init+0x50>)
 800336e:	f002 fe3b 	bl	8005fe8 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM6);
 8003372:	4807      	ldr	r0, [pc, #28]	; (8003390 <MX_TIM6_Init+0x50>)
 8003374:	f7ff ffb0 	bl	80032d8 <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM6, LL_TIM_TRGO_RESET);
 8003378:	2100      	movs	r1, #0
 800337a:	4805      	ldr	r0, [pc, #20]	; (8003390 <MX_TIM6_Init+0x50>)
 800337c:	f7ff ffbc 	bl	80032f8 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM6);
 8003380:	4803      	ldr	r0, [pc, #12]	; (8003390 <MX_TIM6_Init+0x50>)
 8003382:	f7ff ffcc 	bl	800331e <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003386:	bf00      	nop
 8003388:	3718      	adds	r7, #24
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
 800338e:	bf00      	nop
 8003390:	40001000 	.word	0x40001000

08003394 <LL_RCC_SetUSARTClockSource>:
{
 8003394:	b480      	push	{r7}
 8003396:	b083      	sub	sp, #12
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
 800339c:	4b09      	ldr	r3, [pc, #36]	; (80033c4 <LL_RCC_SetUSARTClockSource+0x30>)
 800339e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	0c1b      	lsrs	r3, r3, #16
 80033a6:	43db      	mvns	r3, r3
 80033a8:	401a      	ands	r2, r3
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	b29b      	uxth	r3, r3
 80033ae:	4905      	ldr	r1, [pc, #20]	; (80033c4 <LL_RCC_SetUSARTClockSource+0x30>)
 80033b0:	4313      	orrs	r3, r2
 80033b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80033b6:	bf00      	nop
 80033b8:	370c      	adds	r7, #12
 80033ba:	46bd      	mov	sp, r7
 80033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c0:	4770      	bx	lr
 80033c2:	bf00      	nop
 80033c4:	40021000 	.word	0x40021000

080033c8 <LL_AHB2_GRP1_EnableClock>:
{
 80033c8:	b480      	push	{r7}
 80033ca:	b085      	sub	sp, #20
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80033d0:	4b08      	ldr	r3, [pc, #32]	; (80033f4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80033d2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80033d4:	4907      	ldr	r1, [pc, #28]	; (80033f4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	4313      	orrs	r3, r2
 80033da:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80033dc:	4b05      	ldr	r3, [pc, #20]	; (80033f4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80033de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	4013      	ands	r3, r2
 80033e4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80033e6:	68fb      	ldr	r3, [r7, #12]
}
 80033e8:	bf00      	nop
 80033ea:	3714      	adds	r7, #20
 80033ec:	46bd      	mov	sp, r7
 80033ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f2:	4770      	bx	lr
 80033f4:	40021000 	.word	0x40021000

080033f8 <LL_APB1_GRP1_EnableClock>:
{
 80033f8:	b480      	push	{r7}
 80033fa:	b085      	sub	sp, #20
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003400:	4b08      	ldr	r3, [pc, #32]	; (8003424 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003402:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003404:	4907      	ldr	r1, [pc, #28]	; (8003424 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	4313      	orrs	r3, r2
 800340a:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800340c:	4b05      	ldr	r3, [pc, #20]	; (8003424 <LL_APB1_GRP1_EnableClock+0x2c>)
 800340e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	4013      	ands	r3, r2
 8003414:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003416:	68fb      	ldr	r3, [r7, #12]
}
 8003418:	bf00      	nop
 800341a:	3714      	adds	r7, #20
 800341c:	46bd      	mov	sp, r7
 800341e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003422:	4770      	bx	lr
 8003424:	40021000 	.word	0x40021000

08003428 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8003428:	b480      	push	{r7}
 800342a:	b083      	sub	sp, #12
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f043 0201 	orr.w	r2, r3, #1
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	601a      	str	r2, [r3, #0]
}
 800343c:	bf00      	nop
 800343e:	370c      	adds	r7, #12
 8003440:	46bd      	mov	sp, r7
 8003442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003446:	4770      	bx	lr

08003448 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8003448:	b480      	push	{r7}
 800344a:	b083      	sub	sp, #12
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	689b      	ldr	r3, [r3, #8]
 8003460:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	609a      	str	r2, [r3, #8]
}
 8003468:	bf00      	nop
 800346a:	370c      	adds	r7, #12
 800346c:	46bd      	mov	sp, r7
 800346e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003472:	4770      	bx	lr

08003474 <MX_USART2_UART_Init>:
/* USER CODE END 0 */

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b08e      	sub	sp, #56	; 0x38
 8003478:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 800347a:	f107 031c 	add.w	r3, r7, #28
 800347e:	2200      	movs	r2, #0
 8003480:	601a      	str	r2, [r3, #0]
 8003482:	605a      	str	r2, [r3, #4]
 8003484:	609a      	str	r2, [r3, #8]
 8003486:	60da      	str	r2, [r3, #12]
 8003488:	611a      	str	r2, [r3, #16]
 800348a:	615a      	str	r2, [r3, #20]
 800348c:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800348e:	1d3b      	adds	r3, r7, #4
 8003490:	2200      	movs	r2, #0
 8003492:	601a      	str	r2, [r3, #0]
 8003494:	605a      	str	r2, [r3, #4]
 8003496:	609a      	str	r2, [r3, #8]
 8003498:	60da      	str	r2, [r3, #12]
 800349a:	611a      	str	r2, [r3, #16]
 800349c:	615a      	str	r2, [r3, #20]

  LL_RCC_SetUSARTClockSource(LL_RCC_USART2_CLKSOURCE_PCLK1);
 800349e:	f44f 2040 	mov.w	r0, #786432	; 0xc0000
 80034a2:	f7ff ff77 	bl	8003394 <LL_RCC_SetUSARTClockSource>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 80034a6:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80034aa:	f7ff ffa5 	bl	80033f8 <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 80034ae:	2001      	movs	r0, #1
 80034b0:	f7ff ff8a 	bl	80033c8 <LL_AHB2_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80034b4:	230c      	movs	r3, #12
 80034b6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80034b8:	2302      	movs	r3, #2
 80034ba:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80034bc:	2303      	movs	r3, #3
 80034be:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80034c0:	2300      	movs	r3, #0
 80034c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80034c4:	2300      	movs	r3, #0
 80034c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80034c8:	2307      	movs	r3, #7
 80034ca:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034cc:	1d3b      	adds	r3, r7, #4
 80034ce:	4619      	mov	r1, r3
 80034d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80034d4:	f002 f88d 	bl	80055f2 <LL_GPIO_Init>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 80034d8:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80034dc:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80034de:	2300      	movs	r3, #0
 80034e0:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80034e2:	2300      	movs	r3, #0
 80034e4:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80034e6:	2300      	movs	r3, #0
 80034e8:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80034ea:	230c      	movs	r3, #12
 80034ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80034ee:	2300      	movs	r3, #0
 80034f0:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80034f2:	2300      	movs	r3, #0
 80034f4:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 80034f6:	f107 031c 	add.w	r3, r7, #28
 80034fa:	4619      	mov	r1, r3
 80034fc:	4806      	ldr	r0, [pc, #24]	; (8003518 <MX_USART2_UART_Init+0xa4>)
 80034fe:	f002 fe77 	bl	80061f0 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8003502:	4805      	ldr	r0, [pc, #20]	; (8003518 <MX_USART2_UART_Init+0xa4>)
 8003504:	f7ff ffa0 	bl	8003448 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8003508:	4803      	ldr	r0, [pc, #12]	; (8003518 <MX_USART2_UART_Init+0xa4>)
 800350a:	f7ff ff8d 	bl	8003428 <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800350e:	bf00      	nop
 8003510:	3738      	adds	r7, #56	; 0x38
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}
 8003516:	bf00      	nop
 8003518:	40004400 	.word	0x40004400

0800351c <DelayUs>:
 *  100			~100.6
 *  500			~500.0
 *  1000		~998.0
 */
void DelayUs(TIM_TypeDef *TIMx, uint8_t timerRateMHz, uint16_t useconds)
{
 800351c:	b480      	push	{r7}
 800351e:	b085      	sub	sp, #20
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
 8003524:	460b      	mov	r3, r1
 8003526:	70fb      	strb	r3, [r7, #3]
 8003528:	4613      	mov	r3, r2
 800352a:	803b      	strh	r3, [r7, #0]
	TIMx->CNT = 0;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2200      	movs	r2, #0
 8003530:	625a      	str	r2, [r3, #36]	; 0x24
	uint16_t duration = useconds * timerRateMHz;
 8003532:	78fb      	ldrb	r3, [r7, #3]
 8003534:	b29b      	uxth	r3, r3
 8003536:	883a      	ldrh	r2, [r7, #0]
 8003538:	fb12 f303 	smulbb	r3, r2, r3
 800353c:	81fb      	strh	r3, [r7, #14]
	while(TIMx->CNT < duration);
 800353e:	bf00      	nop
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003544:	89fb      	ldrh	r3, [r7, #14]
 8003546:	429a      	cmp	r2, r3
 8003548:	d3fa      	bcc.n	8003540 <DelayUs+0x24>
}
 800354a:	bf00      	nop
 800354c:	bf00      	nop
 800354e:	3714      	adds	r7, #20
 8003550:	46bd      	mov	sp, r7
 8003552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003556:	4770      	bx	lr

08003558 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003558:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003590 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800355c:	f7ff fe92 	bl	8003284 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003560:	480c      	ldr	r0, [pc, #48]	; (8003594 <LoopForever+0x6>)
  ldr r1, =_edata
 8003562:	490d      	ldr	r1, [pc, #52]	; (8003598 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003564:	4a0d      	ldr	r2, [pc, #52]	; (800359c <LoopForever+0xe>)
  movs r3, #0
 8003566:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003568:	e002      	b.n	8003570 <LoopCopyDataInit>

0800356a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800356a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800356c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800356e:	3304      	adds	r3, #4

08003570 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003570:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003572:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003574:	d3f9      	bcc.n	800356a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003576:	4a0a      	ldr	r2, [pc, #40]	; (80035a0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003578:	4c0a      	ldr	r4, [pc, #40]	; (80035a4 <LoopForever+0x16>)
  movs r3, #0
 800357a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800357c:	e001      	b.n	8003582 <LoopFillZerobss>

0800357e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800357e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003580:	3204      	adds	r2, #4

08003582 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003582:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003584:	d3fb      	bcc.n	800357e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003586:	f002 ff0f 	bl	80063a8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800358a:	f7fe fa05 	bl	8001998 <main>

0800358e <LoopForever>:

LoopForever:
    b LoopForever
 800358e:	e7fe      	b.n	800358e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003590:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8003594:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003598:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 800359c:	08006484 	.word	0x08006484
  ldr r2, =_sbss
 80035a0:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80035a4:	2000031c 	.word	0x2000031c

080035a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80035a8:	e7fe      	b.n	80035a8 <ADC1_2_IRQHandler>

080035aa <LL_GPIO_IsInputPinSet>:
{
 80035aa:	b480      	push	{r7}
 80035ac:	b083      	sub	sp, #12
 80035ae:	af00      	add	r7, sp, #0
 80035b0:	6078      	str	r0, [r7, #4]
 80035b2:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	691a      	ldr	r2, [r3, #16]
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	4013      	ands	r3, r2
 80035bc:	683a      	ldr	r2, [r7, #0]
 80035be:	429a      	cmp	r2, r3
 80035c0:	d101      	bne.n	80035c6 <LL_GPIO_IsInputPinSet+0x1c>
 80035c2:	2301      	movs	r3, #1
 80035c4:	e000      	b.n	80035c8 <LL_GPIO_IsInputPinSet+0x1e>
 80035c6:	2300      	movs	r3, #0
}
 80035c8:	4618      	mov	r0, r3
 80035ca:	370c      	adds	r7, #12
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr

080035d4 <LL_GPIO_SetOutputPin>:
{
 80035d4:	b480      	push	{r7}
 80035d6:	b083      	sub	sp, #12
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
 80035dc:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	683a      	ldr	r2, [r7, #0]
 80035e2:	619a      	str	r2, [r3, #24]
}
 80035e4:	bf00      	nop
 80035e6:	370c      	adds	r7, #12
 80035e8:	46bd      	mov	sp, r7
 80035ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ee:	4770      	bx	lr

080035f0 <LL_GPIO_ResetOutputPin>:
{
 80035f0:	b480      	push	{r7}
 80035f2:	b083      	sub	sp, #12
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
 80035f8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	683a      	ldr	r2, [r7, #0]
 80035fe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003600:	bf00      	nop
 8003602:	370c      	adds	r7, #12
 8003604:	46bd      	mov	sp, r7
 8003606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360a:	4770      	bx	lr

0800360c <AS5145B_Init>:
/*******************************************************************************
* PUBLIC FUNCTIONS
*******************************************************************************/

AS5145B_Error_e AS5145B_Init(uint8_t deviceIndex, AS5145B_Init_t *Device_Init)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b084      	sub	sp, #16
 8003610:	af00      	add	r7, sp, #0
 8003612:	4603      	mov	r3, r0
 8003614:	6039      	str	r1, [r7, #0]
 8003616:	71fb      	strb	r3, [r7, #7]
	if(deviceIndex + 1 > AS5145B_NUMBER_OF_DEVICES)
 8003618:	79fb      	ldrb	r3, [r7, #7]
 800361a:	2b01      	cmp	r3, #1
 800361c:	d900      	bls.n	8003620 <AS5145B_Init+0x14>
		while(1);
 800361e:	e7fe      	b.n	800361e <AS5145B_Init+0x12>

	memcpy(&Device[deviceIndex], Device_Init, sizeof(AS5145B_Init_t));
 8003620:	79fb      	ldrb	r3, [r7, #7]
 8003622:	015b      	lsls	r3, r3, #5
 8003624:	4a13      	ldr	r2, [pc, #76]	; (8003674 <AS5145B_Init+0x68>)
 8003626:	4413      	add	r3, r2
 8003628:	221c      	movs	r2, #28
 800362a:	6839      	ldr	r1, [r7, #0]
 800362c:	4618      	mov	r0, r3
 800362e:	f002 fedf 	bl	80063f0 <memcpy>

	ClearChipSelect(deviceIndex);
 8003632:	79fb      	ldrb	r3, [r7, #7]
 8003634:	4618      	mov	r0, r3
 8003636:	f000 f93f 	bl	80038b8 <ClearChipSelect>
	RaiseClockEdge(deviceIndex);
 800363a:	79fb      	ldrb	r3, [r7, #7]
 800363c:	4618      	mov	r0, r3
 800363e:	f000 f973 	bl	8003928 <RaiseClockEdge>

	uint8_t status = ReadStatus(deviceIndex);
 8003642:	79fb      	ldrb	r3, [r7, #7]
 8003644:	4618      	mov	r0, r3
 8003646:	f000 f863 	bl	8003710 <ReadStatus>
 800364a:	4603      	mov	r3, r0
 800364c:	73fb      	strb	r3, [r7, #15]
	if((status & 0b111000) != 0b100000)
 800364e:	7bfb      	ldrb	r3, [r7, #15]
 8003650:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003654:	2b20      	cmp	r3, #32
 8003656:	d001      	beq.n	800365c <AS5145B_Init+0x50>
		return AS5145B_StatusError;
 8003658:	2301      	movs	r3, #1
 800365a:	e007      	b.n	800366c <AS5145B_Init+0x60>

	Device[deviceIndex].isInit = 1;
 800365c:	79fb      	ldrb	r3, [r7, #7]
 800365e:	4a05      	ldr	r2, [pc, #20]	; (8003674 <AS5145B_Init+0x68>)
 8003660:	015b      	lsls	r3, r3, #5
 8003662:	4413      	add	r3, r2
 8003664:	331c      	adds	r3, #28
 8003666:	2201      	movs	r2, #1
 8003668:	601a      	str	r2, [r3, #0]

	return AS5145B_NoError;
 800366a:	2300      	movs	r3, #0
}
 800366c:	4618      	mov	r0, r3
 800366e:	3710      	adds	r7, #16
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}
 8003674:	20000200 	.word	0x20000200

08003678 <AS5145B_ReadPosition>:

	return ReadData(deviceIndex);
}

float AS5145B_ReadPosition(uint8_t deviceIndex)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b084      	sub	sp, #16
 800367c:	af00      	add	r7, sp, #0
 800367e:	4603      	mov	r3, r0
 8003680:	71fb      	strb	r3, [r7, #7]
	if(!Device[deviceIndex].isInit)
 8003682:	79fb      	ldrb	r3, [r7, #7]
 8003684:	4a11      	ldr	r2, [pc, #68]	; (80036cc <AS5145B_ReadPosition+0x54>)
 8003686:	015b      	lsls	r3, r3, #5
 8003688:	4413      	add	r3, r2
 800368a:	331c      	adds	r3, #28
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d100      	bne.n	8003694 <AS5145B_ReadPosition+0x1c>
		while(1);
 8003692:	e7fe      	b.n	8003692 <AS5145B_ReadPosition+0x1a>

	AS5145B_Data_t Data = ReadData(deviceIndex);
 8003694:	79fb      	ldrb	r3, [r7, #7]
 8003696:	4618      	mov	r0, r3
 8003698:	f000 f84a 	bl	8003730 <ReadData>
 800369c:	4603      	mov	r3, r0
 800369e:	60fb      	str	r3, [r7, #12]
	return Data.position * AS5145B_RAW2DEG;
 80036a0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80036a4:	461a      	mov	r2, r3
 80036a6:	f44f 73b4 	mov.w	r3, #360	; 0x168
 80036aa:	fb02 f303 	mul.w	r3, r2, r3
 80036ae:	ee07 3a90 	vmov	s15, r3
 80036b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036b6:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80036d0 <AS5145B_ReadPosition+0x58>
 80036ba:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80036be:	eef0 7a66 	vmov.f32	s15, s13
}
 80036c2:	eeb0 0a67 	vmov.f32	s0, s15
 80036c6:	3710      	adds	r7, #16
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd80      	pop	{r7, pc}
 80036cc:	20000200 	.word	0x20000200
 80036d0:	45800000 	.word	0x45800000

080036d4 <AS5145B_ReadPosition_Raw>:

uint16_t AS5145B_ReadPosition_Raw(uint8_t deviceIndex)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b084      	sub	sp, #16
 80036d8:	af00      	add	r7, sp, #0
 80036da:	4603      	mov	r3, r0
 80036dc:	71fb      	strb	r3, [r7, #7]
	if(!Device[deviceIndex].isInit)
 80036de:	79fb      	ldrb	r3, [r7, #7]
 80036e0:	4a0a      	ldr	r2, [pc, #40]	; (800370c <AS5145B_ReadPosition_Raw+0x38>)
 80036e2:	015b      	lsls	r3, r3, #5
 80036e4:	4413      	add	r3, r2
 80036e6:	331c      	adds	r3, #28
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d100      	bne.n	80036f0 <AS5145B_ReadPosition_Raw+0x1c>
		while(1);
 80036ee:	e7fe      	b.n	80036ee <AS5145B_ReadPosition_Raw+0x1a>

	AS5145B_Data_t Data = ReadData(deviceIndex);
 80036f0:	79fb      	ldrb	r3, [r7, #7]
 80036f2:	4618      	mov	r0, r3
 80036f4:	f000 f81c 	bl	8003730 <ReadData>
 80036f8:	4603      	mov	r3, r0
 80036fa:	60fb      	str	r3, [r7, #12]
	return Data.position;
 80036fc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003700:	b29b      	uxth	r3, r3
}
 8003702:	4618      	mov	r0, r3
 8003704:	3710      	adds	r7, #16
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}
 800370a:	bf00      	nop
 800370c:	20000200 	.word	0x20000200

08003710 <ReadStatus>:
/*******************************************************************************
* PRIVATE FUNCTIONS
*******************************************************************************/

static uint8_t ReadStatus(uint8_t deviceIndex)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b084      	sub	sp, #16
 8003714:	af00      	add	r7, sp, #0
 8003716:	4603      	mov	r3, r0
 8003718:	71fb      	strb	r3, [r7, #7]
	AS5145B_Data_t Data = ReadData(deviceIndex);
 800371a:	79fb      	ldrb	r3, [r7, #7]
 800371c:	4618      	mov	r0, r3
 800371e:	f000 f807 	bl	8003730 <ReadData>
 8003722:	4603      	mov	r3, r0
 8003724:	60fb      	str	r3, [r7, #12]
	return Data.status;
 8003726:	7bbb      	ldrb	r3, [r7, #14]
}
 8003728:	4618      	mov	r0, r3
 800372a:	3710      	adds	r7, #16
 800372c:	46bd      	mov	sp, r7
 800372e:	bd80      	pop	{r7, pc}

08003730 <ReadData>:

static AS5145B_Data_t ReadData(uint8_t deviceIndex)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b086      	sub	sp, #24
 8003734:	af00      	add	r7, sp, #0
 8003736:	4603      	mov	r3, r0
 8003738:	71fb      	strb	r3, [r7, #7]
	SetChipSelect(deviceIndex);
 800373a:	79fb      	ldrb	r3, [r7, #7]
 800373c:	4618      	mov	r0, r3
 800373e:	f000 f8d7 	bl	80038f0 <SetChipSelect>
	DelayUs(Device[deviceIndex].TIMx, Device[deviceIndex].timerRateMHz, 1);	// Delay of 500 ns minimum required for t_(CLK FE)
 8003742:	79fb      	ldrb	r3, [r7, #7]
 8003744:	4a5b      	ldr	r2, [pc, #364]	; (80038b4 <ReadData+0x184>)
 8003746:	015b      	lsls	r3, r3, #5
 8003748:	4413      	add	r3, r2
 800374a:	3314      	adds	r3, #20
 800374c:	6818      	ldr	r0, [r3, #0]
 800374e:	79fb      	ldrb	r3, [r7, #7]
 8003750:	4a58      	ldr	r2, [pc, #352]	; (80038b4 <ReadData+0x184>)
 8003752:	015b      	lsls	r3, r3, #5
 8003754:	4413      	add	r3, r2
 8003756:	3318      	adds	r3, #24
 8003758:	781b      	ldrb	r3, [r3, #0]
 800375a:	2201      	movs	r2, #1
 800375c:	4619      	mov	r1, r3
 800375e:	f7ff fedd 	bl	800351c <DelayUs>

	AS5145B_Data_t Data;
	memset(&Data, 0, sizeof(Data));
 8003762:	f107 0308 	add.w	r3, r7, #8
 8003766:	2204      	movs	r2, #4
 8003768:	2100      	movs	r1, #0
 800376a:	4618      	mov	r0, r3
 800376c:	f002 fe4e 	bl	800640c <memset>
	for(int i = 12-1; i >= 0; i--)
 8003770:	230b      	movs	r3, #11
 8003772:	617b      	str	r3, [r7, #20]
 8003774:	e039      	b.n	80037ea <ReadData+0xba>
	{
		LowerClockEdge(deviceIndex);
 8003776:	79fb      	ldrb	r3, [r7, #7]
 8003778:	4618      	mov	r0, r3
 800377a:	f000 f8f1 	bl	8003960 <LowerClockEdge>
		DelayUs(Device[deviceIndex].TIMx, Device[deviceIndex].timerRateMHz, 1);	// Delay of 500 ns minimum required for t_(CLK FE)
 800377e:	79fb      	ldrb	r3, [r7, #7]
 8003780:	4a4c      	ldr	r2, [pc, #304]	; (80038b4 <ReadData+0x184>)
 8003782:	015b      	lsls	r3, r3, #5
 8003784:	4413      	add	r3, r2
 8003786:	3314      	adds	r3, #20
 8003788:	6818      	ldr	r0, [r3, #0]
 800378a:	79fb      	ldrb	r3, [r7, #7]
 800378c:	4a49      	ldr	r2, [pc, #292]	; (80038b4 <ReadData+0x184>)
 800378e:	015b      	lsls	r3, r3, #5
 8003790:	4413      	add	r3, r2
 8003792:	3318      	adds	r3, #24
 8003794:	781b      	ldrb	r3, [r3, #0]
 8003796:	2201      	movs	r2, #1
 8003798:	4619      	mov	r1, r3
 800379a:	f7ff febf 	bl	800351c <DelayUs>
		RaiseClockEdge(deviceIndex);
 800379e:	79fb      	ldrb	r3, [r7, #7]
 80037a0:	4618      	mov	r0, r3
 80037a2:	f000 f8c1 	bl	8003928 <RaiseClockEdge>
		DelayUs(Device[deviceIndex].TIMx, Device[deviceIndex].timerRateMHz, 1);	// Delay of 500 ns minimum required for t_(CLK FE)
 80037a6:	79fb      	ldrb	r3, [r7, #7]
 80037a8:	4a42      	ldr	r2, [pc, #264]	; (80038b4 <ReadData+0x184>)
 80037aa:	015b      	lsls	r3, r3, #5
 80037ac:	4413      	add	r3, r2
 80037ae:	3314      	adds	r3, #20
 80037b0:	6818      	ldr	r0, [r3, #0]
 80037b2:	79fb      	ldrb	r3, [r7, #7]
 80037b4:	4a3f      	ldr	r2, [pc, #252]	; (80038b4 <ReadData+0x184>)
 80037b6:	015b      	lsls	r3, r3, #5
 80037b8:	4413      	add	r3, r2
 80037ba:	3318      	adds	r3, #24
 80037bc:	781b      	ldrb	r3, [r3, #0]
 80037be:	2201      	movs	r2, #1
 80037c0:	4619      	mov	r1, r3
 80037c2:	f7ff feab 	bl	800351c <DelayUs>

		Data.position |= ReadDO_Pin(deviceIndex) << i;
 80037c6:	79fb      	ldrb	r3, [r7, #7]
 80037c8:	4618      	mov	r0, r3
 80037ca:	f000 f8e5 	bl	8003998 <ReadDO_Pin>
 80037ce:	4603      	mov	r3, r0
 80037d0:	461a      	mov	r2, r3
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	fa02 f303 	lsl.w	r3, r2, r3
 80037d8:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80037dc:	b21b      	sxth	r3, r3
 80037de:	4313      	orrs	r3, r2
 80037e0:	b21b      	sxth	r3, r3
 80037e2:	813b      	strh	r3, [r7, #8]
	for(int i = 12-1; i >= 0; i--)
 80037e4:	697b      	ldr	r3, [r7, #20]
 80037e6:	3b01      	subs	r3, #1
 80037e8:	617b      	str	r3, [r7, #20]
 80037ea:	697b      	ldr	r3, [r7, #20]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	dac2      	bge.n	8003776 <ReadData+0x46>
	}

	for(int i = 6-1; i >= 0; i--)
 80037f0:	2305      	movs	r3, #5
 80037f2:	613b      	str	r3, [r7, #16]
 80037f4:	e03a      	b.n	800386c <ReadData+0x13c>
	{
		LowerClockEdge(deviceIndex);
 80037f6:	79fb      	ldrb	r3, [r7, #7]
 80037f8:	4618      	mov	r0, r3
 80037fa:	f000 f8b1 	bl	8003960 <LowerClockEdge>
		DelayUs(Device[deviceIndex].TIMx, Device[deviceIndex].timerRateMHz, 1);	// Delay of 500 ns minimum required for t_(CLK FE)
 80037fe:	79fb      	ldrb	r3, [r7, #7]
 8003800:	4a2c      	ldr	r2, [pc, #176]	; (80038b4 <ReadData+0x184>)
 8003802:	015b      	lsls	r3, r3, #5
 8003804:	4413      	add	r3, r2
 8003806:	3314      	adds	r3, #20
 8003808:	6818      	ldr	r0, [r3, #0]
 800380a:	79fb      	ldrb	r3, [r7, #7]
 800380c:	4a29      	ldr	r2, [pc, #164]	; (80038b4 <ReadData+0x184>)
 800380e:	015b      	lsls	r3, r3, #5
 8003810:	4413      	add	r3, r2
 8003812:	3318      	adds	r3, #24
 8003814:	781b      	ldrb	r3, [r3, #0]
 8003816:	2201      	movs	r2, #1
 8003818:	4619      	mov	r1, r3
 800381a:	f7ff fe7f 	bl	800351c <DelayUs>
		RaiseClockEdge(deviceIndex);
 800381e:	79fb      	ldrb	r3, [r7, #7]
 8003820:	4618      	mov	r0, r3
 8003822:	f000 f881 	bl	8003928 <RaiseClockEdge>
		DelayUs(Device[deviceIndex].TIMx, Device[deviceIndex].timerRateMHz, 1);	// Delay of 500 ns minimum required for t_(CLK FE)
 8003826:	79fb      	ldrb	r3, [r7, #7]
 8003828:	4a22      	ldr	r2, [pc, #136]	; (80038b4 <ReadData+0x184>)
 800382a:	015b      	lsls	r3, r3, #5
 800382c:	4413      	add	r3, r2
 800382e:	3314      	adds	r3, #20
 8003830:	6818      	ldr	r0, [r3, #0]
 8003832:	79fb      	ldrb	r3, [r7, #7]
 8003834:	4a1f      	ldr	r2, [pc, #124]	; (80038b4 <ReadData+0x184>)
 8003836:	015b      	lsls	r3, r3, #5
 8003838:	4413      	add	r3, r2
 800383a:	3318      	adds	r3, #24
 800383c:	781b      	ldrb	r3, [r3, #0]
 800383e:	2201      	movs	r2, #1
 8003840:	4619      	mov	r1, r3
 8003842:	f7ff fe6b 	bl	800351c <DelayUs>

		Data.status |= ReadDO_Pin(deviceIndex) << i;
 8003846:	79fb      	ldrb	r3, [r7, #7]
 8003848:	4618      	mov	r0, r3
 800384a:	f000 f8a5 	bl	8003998 <ReadDO_Pin>
 800384e:	4603      	mov	r3, r0
 8003850:	461a      	mov	r2, r3
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	fa02 f303 	lsl.w	r3, r2, r3
 8003858:	7aba      	ldrb	r2, [r7, #10]
 800385a:	b252      	sxtb	r2, r2
 800385c:	b25b      	sxtb	r3, r3
 800385e:	4313      	orrs	r3, r2
 8003860:	b25b      	sxtb	r3, r3
 8003862:	b2db      	uxtb	r3, r3
 8003864:	72bb      	strb	r3, [r7, #10]
	for(int i = 6-1; i >= 0; i--)
 8003866:	693b      	ldr	r3, [r7, #16]
 8003868:	3b01      	subs	r3, #1
 800386a:	613b      	str	r3, [r7, #16]
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	2b00      	cmp	r3, #0
 8003870:	dac1      	bge.n	80037f6 <ReadData+0xc6>
	}

	ClearChipSelect(deviceIndex);
 8003872:	79fb      	ldrb	r3, [r7, #7]
 8003874:	4618      	mov	r0, r3
 8003876:	f000 f81f 	bl	80038b8 <ClearChipSelect>
	DelayUs(Device[deviceIndex].TIMx, Device[deviceIndex].timerRateMHz, 1);	// Delay of 500 ns minimum required for t_(CLK FE)
 800387a:	79fb      	ldrb	r3, [r7, #7]
 800387c:	4a0d      	ldr	r2, [pc, #52]	; (80038b4 <ReadData+0x184>)
 800387e:	015b      	lsls	r3, r3, #5
 8003880:	4413      	add	r3, r2
 8003882:	3314      	adds	r3, #20
 8003884:	6818      	ldr	r0, [r3, #0]
 8003886:	79fb      	ldrb	r3, [r7, #7]
 8003888:	4a0a      	ldr	r2, [pc, #40]	; (80038b4 <ReadData+0x184>)
 800388a:	015b      	lsls	r3, r3, #5
 800388c:	4413      	add	r3, r2
 800388e:	3318      	adds	r3, #24
 8003890:	781b      	ldrb	r3, [r3, #0]
 8003892:	2201      	movs	r2, #1
 8003894:	4619      	mov	r1, r3
 8003896:	f7ff fe41 	bl	800351c <DelayUs>

	return Data;
 800389a:	68bb      	ldr	r3, [r7, #8]
 800389c:	60fb      	str	r3, [r7, #12]
 800389e:	2300      	movs	r3, #0
 80038a0:	89ba      	ldrh	r2, [r7, #12]
 80038a2:	f362 030f 	bfi	r3, r2, #0, #16
 80038a6:	89fa      	ldrh	r2, [r7, #14]
 80038a8:	f362 431f 	bfi	r3, r2, #16, #16
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	3718      	adds	r7, #24
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}
 80038b4:	20000200 	.word	0x20000200

080038b8 <ClearChipSelect>:

static inline void ClearChipSelect(uint8_t deviceIndex)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b082      	sub	sp, #8
 80038bc:	af00      	add	r7, sp, #0
 80038be:	4603      	mov	r3, r0
 80038c0:	71fb      	strb	r3, [r7, #7]
	LL_GPIO_SetOutputPin(Device[deviceIndex].CSn_GPIOx, Device[deviceIndex].CSn_Pin);
 80038c2:	79fb      	ldrb	r3, [r7, #7]
 80038c4:	4a09      	ldr	r2, [pc, #36]	; (80038ec <ClearChipSelect+0x34>)
 80038c6:	015b      	lsls	r3, r3, #5
 80038c8:	4413      	add	r3, r2
 80038ca:	3308      	adds	r3, #8
 80038cc:	681a      	ldr	r2, [r3, #0]
 80038ce:	79fb      	ldrb	r3, [r7, #7]
 80038d0:	4906      	ldr	r1, [pc, #24]	; (80038ec <ClearChipSelect+0x34>)
 80038d2:	015b      	lsls	r3, r3, #5
 80038d4:	440b      	add	r3, r1
 80038d6:	3310      	adds	r3, #16
 80038d8:	881b      	ldrh	r3, [r3, #0]
 80038da:	4619      	mov	r1, r3
 80038dc:	4610      	mov	r0, r2
 80038de:	f7ff fe79 	bl	80035d4 <LL_GPIO_SetOutputPin>
}
 80038e2:	bf00      	nop
 80038e4:	3708      	adds	r7, #8
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bd80      	pop	{r7, pc}
 80038ea:	bf00      	nop
 80038ec:	20000200 	.word	0x20000200

080038f0 <SetChipSelect>:

static inline void SetChipSelect(uint8_t deviceIndex)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b082      	sub	sp, #8
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	4603      	mov	r3, r0
 80038f8:	71fb      	strb	r3, [r7, #7]
	LL_GPIO_ResetOutputPin(Device[deviceIndex].CSn_GPIOx, Device[deviceIndex].CSn_Pin);
 80038fa:	79fb      	ldrb	r3, [r7, #7]
 80038fc:	4a09      	ldr	r2, [pc, #36]	; (8003924 <SetChipSelect+0x34>)
 80038fe:	015b      	lsls	r3, r3, #5
 8003900:	4413      	add	r3, r2
 8003902:	3308      	adds	r3, #8
 8003904:	681a      	ldr	r2, [r3, #0]
 8003906:	79fb      	ldrb	r3, [r7, #7]
 8003908:	4906      	ldr	r1, [pc, #24]	; (8003924 <SetChipSelect+0x34>)
 800390a:	015b      	lsls	r3, r3, #5
 800390c:	440b      	add	r3, r1
 800390e:	3310      	adds	r3, #16
 8003910:	881b      	ldrh	r3, [r3, #0]
 8003912:	4619      	mov	r1, r3
 8003914:	4610      	mov	r0, r2
 8003916:	f7ff fe6b 	bl	80035f0 <LL_GPIO_ResetOutputPin>
}
 800391a:	bf00      	nop
 800391c:	3708      	adds	r7, #8
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}
 8003922:	bf00      	nop
 8003924:	20000200 	.word	0x20000200

08003928 <RaiseClockEdge>:

static inline void RaiseClockEdge(uint8_t deviceIndex)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b082      	sub	sp, #8
 800392c:	af00      	add	r7, sp, #0
 800392e:	4603      	mov	r3, r0
 8003930:	71fb      	strb	r3, [r7, #7]
	LL_GPIO_SetOutputPin(Device[deviceIndex].CLK_GPIOx, Device[deviceIndex].CLK_Pin);
 8003932:	79fb      	ldrb	r3, [r7, #7]
 8003934:	4a09      	ldr	r2, [pc, #36]	; (800395c <RaiseClockEdge+0x34>)
 8003936:	015b      	lsls	r3, r3, #5
 8003938:	4413      	add	r3, r2
 800393a:	3304      	adds	r3, #4
 800393c:	681a      	ldr	r2, [r3, #0]
 800393e:	79fb      	ldrb	r3, [r7, #7]
 8003940:	4906      	ldr	r1, [pc, #24]	; (800395c <RaiseClockEdge+0x34>)
 8003942:	015b      	lsls	r3, r3, #5
 8003944:	440b      	add	r3, r1
 8003946:	330e      	adds	r3, #14
 8003948:	881b      	ldrh	r3, [r3, #0]
 800394a:	4619      	mov	r1, r3
 800394c:	4610      	mov	r0, r2
 800394e:	f7ff fe41 	bl	80035d4 <LL_GPIO_SetOutputPin>
}
 8003952:	bf00      	nop
 8003954:	3708      	adds	r7, #8
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}
 800395a:	bf00      	nop
 800395c:	20000200 	.word	0x20000200

08003960 <LowerClockEdge>:

static inline void LowerClockEdge(uint8_t deviceIndex)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b082      	sub	sp, #8
 8003964:	af00      	add	r7, sp, #0
 8003966:	4603      	mov	r3, r0
 8003968:	71fb      	strb	r3, [r7, #7]
	LL_GPIO_ResetOutputPin(Device[deviceIndex].CLK_GPIOx, Device[deviceIndex].CLK_Pin);
 800396a:	79fb      	ldrb	r3, [r7, #7]
 800396c:	4a09      	ldr	r2, [pc, #36]	; (8003994 <LowerClockEdge+0x34>)
 800396e:	015b      	lsls	r3, r3, #5
 8003970:	4413      	add	r3, r2
 8003972:	3304      	adds	r3, #4
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	79fb      	ldrb	r3, [r7, #7]
 8003978:	4906      	ldr	r1, [pc, #24]	; (8003994 <LowerClockEdge+0x34>)
 800397a:	015b      	lsls	r3, r3, #5
 800397c:	440b      	add	r3, r1
 800397e:	330e      	adds	r3, #14
 8003980:	881b      	ldrh	r3, [r3, #0]
 8003982:	4619      	mov	r1, r3
 8003984:	4610      	mov	r0, r2
 8003986:	f7ff fe33 	bl	80035f0 <LL_GPIO_ResetOutputPin>
}
 800398a:	bf00      	nop
 800398c:	3708      	adds	r7, #8
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}
 8003992:	bf00      	nop
 8003994:	20000200 	.word	0x20000200

08003998 <ReadDO_Pin>:

static inline uint8_t ReadDO_Pin(uint8_t deviceIndex)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b082      	sub	sp, #8
 800399c:	af00      	add	r7, sp, #0
 800399e:	4603      	mov	r3, r0
 80039a0:	71fb      	strb	r3, [r7, #7]
	return LL_GPIO_IsInputPinSet(Device[deviceIndex].DO_GPIOx, Device[deviceIndex].DO_Pin) & 0x01;
 80039a2:	79fb      	ldrb	r3, [r7, #7]
 80039a4:	4a0b      	ldr	r2, [pc, #44]	; (80039d4 <ReadDO_Pin+0x3c>)
 80039a6:	015b      	lsls	r3, r3, #5
 80039a8:	4413      	add	r3, r2
 80039aa:	681a      	ldr	r2, [r3, #0]
 80039ac:	79fb      	ldrb	r3, [r7, #7]
 80039ae:	4909      	ldr	r1, [pc, #36]	; (80039d4 <ReadDO_Pin+0x3c>)
 80039b0:	015b      	lsls	r3, r3, #5
 80039b2:	440b      	add	r3, r1
 80039b4:	330c      	adds	r3, #12
 80039b6:	881b      	ldrh	r3, [r3, #0]
 80039b8:	4619      	mov	r1, r3
 80039ba:	4610      	mov	r0, r2
 80039bc:	f7ff fdf5 	bl	80035aa <LL_GPIO_IsInputPinSet>
 80039c0:	4603      	mov	r3, r0
 80039c2:	b2db      	uxtb	r3, r3
 80039c4:	f003 0301 	and.w	r3, r3, #1
 80039c8:	b2db      	uxtb	r3, r3
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3708      	adds	r7, #8
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}
 80039d2:	bf00      	nop
 80039d4:	20000200 	.word	0x20000200

080039d8 <EPOS4_WriteTargetTorqueValue>:

	return EPOS4_NoError;
}

EPOS4_Error_e EPOS4_WriteTargetTorqueValue(uint8_t deviceIndex, int16_t torque)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b084      	sub	sp, #16
 80039dc:	af00      	add	r7, sp, #0
 80039de:	4603      	mov	r3, r0
 80039e0:	460a      	mov	r2, r1
 80039e2:	71fb      	strb	r3, [r7, #7]
 80039e4:	4613      	mov	r3, r2
 80039e6:	80bb      	strh	r3, [r7, #4]
	if(!Device[deviceIndex].isInit)
 80039e8:	79fb      	ldrb	r3, [r7, #7]
 80039ea:	4a0e      	ldr	r2, [pc, #56]	; (8003a24 <EPOS4_WriteTargetTorqueValue+0x4c>)
 80039ec:	019b      	lsls	r3, r3, #6
 80039ee:	4413      	add	r3, r2
 80039f0:	333c      	adds	r3, #60	; 0x3c
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d100      	bne.n	80039fa <EPOS4_WriteTargetTorqueValue+0x22>
		while(1);
 80039f8:	e7fe      	b.n	80039f8 <EPOS4_WriteTargetTorqueValue+0x20>

	EPOS4_Error_e error = WriteObjectValue(deviceIndex, TARGET_TORQUE_INDEX, 0, torque);
 80039fa:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80039fe:	79f8      	ldrb	r0, [r7, #7]
 8003a00:	2200      	movs	r2, #0
 8003a02:	f246 0171 	movw	r1, #24689	; 0x6071
 8003a06:	f000 f8a9 	bl	8003b5c <WriteObjectValue>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	73fb      	strb	r3, [r7, #15]
	if(error)
 8003a0e:	7bfb      	ldrb	r3, [r7, #15]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d001      	beq.n	8003a18 <EPOS4_WriteTargetTorqueValue+0x40>
		return error;
 8003a14:	7bfb      	ldrb	r3, [r7, #15]
 8003a16:	e000      	b.n	8003a1a <EPOS4_WriteTargetTorqueValue+0x42>

	return EPOS4_NoError;
 8003a18:	2300      	movs	r3, #0
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	3710      	adds	r7, #16
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bd80      	pop	{r7, pc}
 8003a22:	bf00      	nop
 8003a24:	20000240 	.word	0x20000240

08003a28 <EPOS4_ReadTorqueActualValue>:

EPOS4_Error_e EPOS4_ReadTorqueActualValue(uint8_t deviceIndex, int16_t *torque)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b084      	sub	sp, #16
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	4603      	mov	r3, r0
 8003a30:	6039      	str	r1, [r7, #0]
 8003a32:	71fb      	strb	r3, [r7, #7]
	if(!Device[deviceIndex].isInit)
 8003a34:	79fb      	ldrb	r3, [r7, #7]
 8003a36:	4a10      	ldr	r2, [pc, #64]	; (8003a78 <EPOS4_ReadTorqueActualValue+0x50>)
 8003a38:	019b      	lsls	r3, r3, #6
 8003a3a:	4413      	add	r3, r2
 8003a3c:	333c      	adds	r3, #60	; 0x3c
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d100      	bne.n	8003a46 <EPOS4_ReadTorqueActualValue+0x1e>
		while(1);
 8003a44:	e7fe      	b.n	8003a44 <EPOS4_ReadTorqueActualValue+0x1c>

	uint32_t value;
	EPOS4_Error_e error = ReadObjectValue(deviceIndex, TORQUE_ACTUAL_VALUE_INDEX, 0, &value);
 8003a46:	f107 0308 	add.w	r3, r7, #8
 8003a4a:	79f8      	ldrb	r0, [r7, #7]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	f246 0177 	movw	r1, #24695	; 0x6077
 8003a52:	f000 f84d 	bl	8003af0 <ReadObjectValue>
 8003a56:	4603      	mov	r3, r0
 8003a58:	73fb      	strb	r3, [r7, #15]
	if(error)
 8003a5a:	7bfb      	ldrb	r3, [r7, #15]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d001      	beq.n	8003a64 <EPOS4_ReadTorqueActualValue+0x3c>
		return error;
 8003a60:	7bfb      	ldrb	r3, [r7, #15]
 8003a62:	e004      	b.n	8003a6e <EPOS4_ReadTorqueActualValue+0x46>

	torque[0] = (int16_t) value;
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	b21a      	sxth	r2, r3
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	801a      	strh	r2, [r3, #0]

	return EPOS4_NoError;
 8003a6c:	2300      	movs	r3, #0
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	3710      	adds	r7, #16
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	bf00      	nop
 8003a78:	20000240 	.word	0x20000240

08003a7c <EPOS4_DisableVoltage>:


EPOS4_Error_e EPOS4_DisableVoltage(uint8_t deviceIndex)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b082      	sub	sp, #8
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	4603      	mov	r3, r0
 8003a84:	71fb      	strb	r3, [r7, #7]
	if(!Device[deviceIndex].isInit)
 8003a86:	79fb      	ldrb	r3, [r7, #7]
 8003a88:	4a08      	ldr	r2, [pc, #32]	; (8003aac <EPOS4_DisableVoltage+0x30>)
 8003a8a:	019b      	lsls	r3, r3, #6
 8003a8c:	4413      	add	r3, r2
 8003a8e:	333c      	adds	r3, #60	; 0x3c
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d100      	bne.n	8003a98 <EPOS4_DisableVoltage+0x1c>
		while(1);
 8003a96:	e7fe      	b.n	8003a96 <EPOS4_DisableVoltage+0x1a>

	return DisableVoltage(deviceIndex);
 8003a98:	79fb      	ldrb	r3, [r7, #7]
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f000 f96b 	bl	8003d76 <DisableVoltage>
 8003aa0:	4603      	mov	r3, r0
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3708      	adds	r7, #8
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}
 8003aaa:	bf00      	nop
 8003aac:	20000240 	.word	0x20000240

08003ab0 <EPOS4_ReadObjectValue>:

EPOS4_Error_e EPOS4_ReadObjectValue(uint8_t deviceIndex, uint16_t objectIndex, uint8_t objectSubindex, uint32_t *value)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b082      	sub	sp, #8
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	603b      	str	r3, [r7, #0]
 8003ab8:	4603      	mov	r3, r0
 8003aba:	71fb      	strb	r3, [r7, #7]
 8003abc:	460b      	mov	r3, r1
 8003abe:	80bb      	strh	r3, [r7, #4]
 8003ac0:	4613      	mov	r3, r2
 8003ac2:	71bb      	strb	r3, [r7, #6]
	if(!Device[deviceIndex].isInit)
 8003ac4:	79fb      	ldrb	r3, [r7, #7]
 8003ac6:	4a09      	ldr	r2, [pc, #36]	; (8003aec <EPOS4_ReadObjectValue+0x3c>)
 8003ac8:	019b      	lsls	r3, r3, #6
 8003aca:	4413      	add	r3, r2
 8003acc:	333c      	adds	r3, #60	; 0x3c
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d100      	bne.n	8003ad6 <EPOS4_ReadObjectValue+0x26>
		while(1);
 8003ad4:	e7fe      	b.n	8003ad4 <EPOS4_ReadObjectValue+0x24>

	return ReadObjectValue(deviceIndex, objectIndex, objectSubindex, value);
 8003ad6:	79ba      	ldrb	r2, [r7, #6]
 8003ad8:	88b9      	ldrh	r1, [r7, #4]
 8003ada:	79f8      	ldrb	r0, [r7, #7]
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	f000 f807 	bl	8003af0 <ReadObjectValue>
 8003ae2:	4603      	mov	r3, r0
}
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	3708      	adds	r7, #8
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bd80      	pop	{r7, pc}
 8003aec:	20000240 	.word	0x20000240

08003af0 <ReadObjectValue>:
/*******************************************************************************
* PRIVATE FUNCTIONS
*******************************************************************************/

static EPOS4_Error_e ReadObjectValue(uint8_t deviceIndex, uint16_t objectIndex, uint8_t objectSubindex, uint32_t *value)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b086      	sub	sp, #24
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	603b      	str	r3, [r7, #0]
 8003af8:	4603      	mov	r3, r0
 8003afa:	71fb      	strb	r3, [r7, #7]
 8003afc:	460b      	mov	r3, r1
 8003afe:	80bb      	strh	r3, [r7, #4]
 8003b00:	4613      	mov	r3, r2
 8003b02:	71bb      	strb	r3, [r7, #6]
	MCP25625_RXBx_t RXBx;
	SDO_Upload(deviceIndex, objectIndex, objectSubindex, &RXBx);
 8003b04:	f107 0308 	add.w	r3, r7, #8
 8003b08:	79ba      	ldrb	r2, [r7, #6]
 8003b0a:	88b9      	ldrh	r1, [r7, #4]
 8003b0c:	79f8      	ldrb	r0, [r7, #7]
 8003b0e:	f000 f877 	bl	8003c00 <SDO_Upload>

	if(CheckForFault(deviceIndex, &RXBx))
 8003b12:	f107 0208 	add.w	r2, r7, #8
 8003b16:	79fb      	ldrb	r3, [r7, #7]
 8003b18:	4611      	mov	r1, r2
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f000 f944 	bl	8003da8 <CheckForFault>
 8003b20:	4603      	mov	r3, r0
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d001      	beq.n	8003b2a <ReadObjectValue+0x3a>
		return EPOS4_FaultError;
 8003b26:	2308      	movs	r3, #8
 8003b28:	e014      	b.n	8003b54 <ReadObjectValue+0x64>
	if(CheckForAbort(deviceIndex, RXBx.Struct.RXBxDn_Reg))
 8003b2a:	f107 0308 	add.w	r3, r7, #8
 8003b2e:	1d5a      	adds	r2, r3, #5
 8003b30:	79fb      	ldrb	r3, [r7, #7]
 8003b32:	4611      	mov	r1, r2
 8003b34:	4618      	mov	r0, r3
 8003b36:	f000 f99d 	bl	8003e74 <CheckForAbort>
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d001      	beq.n	8003b44 <ReadObjectValue+0x54>
		return EPOS4_AbortError;
 8003b40:	2309      	movs	r3, #9
 8003b42:	e007      	b.n	8003b54 <ReadObjectValue+0x64>

	ParseValueFromData(value, RXBx.Struct.RXBxDn_Reg);
 8003b44:	f107 0308 	add.w	r3, r7, #8
 8003b48:	3305      	adds	r3, #5
 8003b4a:	4619      	mov	r1, r3
 8003b4c:	6838      	ldr	r0, [r7, #0]
 8003b4e:	f000 f836 	bl	8003bbe <ParseValueFromData>

	return EPOS4_NoError;
 8003b52:	2300      	movs	r3, #0
}
 8003b54:	4618      	mov	r0, r3
 8003b56:	3718      	adds	r7, #24
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bd80      	pop	{r7, pc}

08003b5c <WriteObjectValue>:

static EPOS4_Error_e WriteObjectValue(uint8_t deviceIndex, uint16_t objectIndex, uint8_t objectSubindex, uint32_t value)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b088      	sub	sp, #32
 8003b60:	af02      	add	r7, sp, #8
 8003b62:	603b      	str	r3, [r7, #0]
 8003b64:	4603      	mov	r3, r0
 8003b66:	71fb      	strb	r3, [r7, #7]
 8003b68:	460b      	mov	r3, r1
 8003b6a:	80bb      	strh	r3, [r7, #4]
 8003b6c:	4613      	mov	r3, r2
 8003b6e:	71bb      	strb	r3, [r7, #6]
	MCP25625_RXBx_t	RXBx;
	SDO_Download(deviceIndex, objectIndex, objectSubindex, value, &RXBx);
 8003b70:	79ba      	ldrb	r2, [r7, #6]
 8003b72:	88b9      	ldrh	r1, [r7, #4]
 8003b74:	79f8      	ldrb	r0, [r7, #7]
 8003b76:	f107 0308 	add.w	r3, r7, #8
 8003b7a:	9300      	str	r3, [sp, #0]
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	f000 f87d 	bl	8003c7c <SDO_Download>

	if(CheckForFault(deviceIndex, &RXBx))
 8003b82:	f107 0208 	add.w	r2, r7, #8
 8003b86:	79fb      	ldrb	r3, [r7, #7]
 8003b88:	4611      	mov	r1, r2
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	f000 f90c 	bl	8003da8 <CheckForFault>
 8003b90:	4603      	mov	r3, r0
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d001      	beq.n	8003b9a <WriteObjectValue+0x3e>
		return EPOS4_FaultError;
 8003b96:	2308      	movs	r3, #8
 8003b98:	e00d      	b.n	8003bb6 <WriteObjectValue+0x5a>
	if(CheckForAbort(deviceIndex, RXBx.Struct.RXBxDn_Reg))
 8003b9a:	f107 0308 	add.w	r3, r7, #8
 8003b9e:	1d5a      	adds	r2, r3, #5
 8003ba0:	79fb      	ldrb	r3, [r7, #7]
 8003ba2:	4611      	mov	r1, r2
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	f000 f965 	bl	8003e74 <CheckForAbort>
 8003baa:	4603      	mov	r3, r0
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d001      	beq.n	8003bb4 <WriteObjectValue+0x58>
		return EPOS4_AbortError;
 8003bb0:	2309      	movs	r3, #9
 8003bb2:	e000      	b.n	8003bb6 <WriteObjectValue+0x5a>

	return EPOS4_NoError;
 8003bb4:	2300      	movs	r3, #0
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	3718      	adds	r7, #24
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}

08003bbe <ParseValueFromData>:

static void ParseValueFromData(uint32_t *value, uint8_t *data)
{
 8003bbe:	b480      	push	{r7}
 8003bc0:	b083      	sub	sp, #12
 8003bc2:	af00      	add	r7, sp, #0
 8003bc4:	6078      	str	r0, [r7, #4]
 8003bc6:	6039      	str	r1, [r7, #0]
	value[0] = ((data[7] << 24) + (data[6] << 16) + (data[5] << 8) + data[4]);
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	3307      	adds	r3, #7
 8003bcc:	781b      	ldrb	r3, [r3, #0]
 8003bce:	061a      	lsls	r2, r3, #24
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	3306      	adds	r3, #6
 8003bd4:	781b      	ldrb	r3, [r3, #0]
 8003bd6:	041b      	lsls	r3, r3, #16
 8003bd8:	441a      	add	r2, r3
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	3305      	adds	r3, #5
 8003bde:	781b      	ldrb	r3, [r3, #0]
 8003be0:	021b      	lsls	r3, r3, #8
 8003be2:	4413      	add	r3, r2
 8003be4:	683a      	ldr	r2, [r7, #0]
 8003be6:	3204      	adds	r2, #4
 8003be8:	7812      	ldrb	r2, [r2, #0]
 8003bea:	4413      	add	r3, r2
 8003bec:	461a      	mov	r2, r3
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	601a      	str	r2, [r3, #0]
}
 8003bf2:	bf00      	nop
 8003bf4:	370c      	adds	r7, #12
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfc:	4770      	bx	lr
	...

08003c00 <SDO_Upload>:

static void SDO_Upload(uint8_t deviceIndex, uint16_t index, uint8_t subindex, MCP25625_RXBx_t *RXBx)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b086      	sub	sp, #24
 8003c04:	af02      	add	r7, sp, #8
 8003c06:	603b      	str	r3, [r7, #0]
 8003c08:	4603      	mov	r3, r0
 8003c0a:	71fb      	strb	r3, [r7, #7]
 8003c0c:	460b      	mov	r3, r1
 8003c0e:	80bb      	strh	r3, [r7, #4]
 8003c10:	4613      	mov	r3, r2
 8003c12:	71bb      	strb	r3, [r7, #6]
	uint8_t data[8];
	FrameData(data, CLIENT_UPLOAD, index, subindex, 0);
 8003c14:	79bb      	ldrb	r3, [r7, #6]
 8003c16:	88ba      	ldrh	r2, [r7, #4]
 8003c18:	f107 0008 	add.w	r0, r7, #8
 8003c1c:	2100      	movs	r1, #0
 8003c1e:	9100      	str	r1, [sp, #0]
 8003c20:	2140      	movs	r1, #64	; 0x40
 8003c22:	f000 f86b 	bl	8003cfc <FrameData>
	while(MCP25625_LoadTxBufferAtSIDH(Device[deviceIndex].mcpIndex, Device[deviceIndex].cobId, data, 8));
 8003c26:	bf00      	nop
 8003c28:	79fb      	ldrb	r3, [r7, #7]
 8003c2a:	4a13      	ldr	r2, [pc, #76]	; (8003c78 <SDO_Upload+0x78>)
 8003c2c:	019b      	lsls	r3, r3, #6
 8003c2e:	4413      	add	r3, r2
 8003c30:	3301      	adds	r3, #1
 8003c32:	7818      	ldrb	r0, [r3, #0]
 8003c34:	79fb      	ldrb	r3, [r7, #7]
 8003c36:	4a10      	ldr	r2, [pc, #64]	; (8003c78 <SDO_Upload+0x78>)
 8003c38:	019b      	lsls	r3, r3, #6
 8003c3a:	4413      	add	r3, r2
 8003c3c:	333a      	adds	r3, #58	; 0x3a
 8003c3e:	8819      	ldrh	r1, [r3, #0]
 8003c40:	f107 0208 	add.w	r2, r7, #8
 8003c44:	2308      	movs	r3, #8
 8003c46:	f000 fa59 	bl	80040fc <MCP25625_LoadTxBufferAtSIDH>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d1eb      	bne.n	8003c28 <SDO_Upload+0x28>
	while(MCP25625_ReadRxBufferAtSIDH(Device[deviceIndex].mcpIndex, RXBx, 8));
 8003c50:	bf00      	nop
 8003c52:	79fb      	ldrb	r3, [r7, #7]
 8003c54:	4a08      	ldr	r2, [pc, #32]	; (8003c78 <SDO_Upload+0x78>)
 8003c56:	019b      	lsls	r3, r3, #6
 8003c58:	4413      	add	r3, r2
 8003c5a:	3301      	adds	r3, #1
 8003c5c:	781b      	ldrb	r3, [r3, #0]
 8003c5e:	2208      	movs	r2, #8
 8003c60:	6839      	ldr	r1, [r7, #0]
 8003c62:	4618      	mov	r0, r3
 8003c64:	f000 fb3a 	bl	80042dc <MCP25625_ReadRxBufferAtSIDH>
 8003c68:	4603      	mov	r3, r0
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d1f1      	bne.n	8003c52 <SDO_Upload+0x52>
}
 8003c6e:	bf00      	nop
 8003c70:	bf00      	nop
 8003c72:	3710      	adds	r7, #16
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}
 8003c78:	20000240 	.word	0x20000240

08003c7c <SDO_Download>:

static void SDO_Download(uint8_t deviceIndex, uint16_t index, uint8_t subindex, uint32_t value, MCP25625_RXBx_t *RXBx)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b086      	sub	sp, #24
 8003c80:	af02      	add	r7, sp, #8
 8003c82:	603b      	str	r3, [r7, #0]
 8003c84:	4603      	mov	r3, r0
 8003c86:	71fb      	strb	r3, [r7, #7]
 8003c88:	460b      	mov	r3, r1
 8003c8a:	80bb      	strh	r3, [r7, #4]
 8003c8c:	4613      	mov	r3, r2
 8003c8e:	71bb      	strb	r3, [r7, #6]
	uint8_t data[8];
	FrameData(data, EXPEDITED_CLIENT_DOWNLOAD, index, subindex, value);
 8003c90:	79b9      	ldrb	r1, [r7, #6]
 8003c92:	88ba      	ldrh	r2, [r7, #4]
 8003c94:	f107 0008 	add.w	r0, r7, #8
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	9300      	str	r3, [sp, #0]
 8003c9c:	460b      	mov	r3, r1
 8003c9e:	2122      	movs	r1, #34	; 0x22
 8003ca0:	f000 f82c 	bl	8003cfc <FrameData>
	while(MCP25625_LoadTxBufferAtSIDH(Device[deviceIndex].mcpIndex, Device[deviceIndex].cobId, data, 8));
 8003ca4:	bf00      	nop
 8003ca6:	79fb      	ldrb	r3, [r7, #7]
 8003ca8:	4a13      	ldr	r2, [pc, #76]	; (8003cf8 <SDO_Download+0x7c>)
 8003caa:	019b      	lsls	r3, r3, #6
 8003cac:	4413      	add	r3, r2
 8003cae:	3301      	adds	r3, #1
 8003cb0:	7818      	ldrb	r0, [r3, #0]
 8003cb2:	79fb      	ldrb	r3, [r7, #7]
 8003cb4:	4a10      	ldr	r2, [pc, #64]	; (8003cf8 <SDO_Download+0x7c>)
 8003cb6:	019b      	lsls	r3, r3, #6
 8003cb8:	4413      	add	r3, r2
 8003cba:	333a      	adds	r3, #58	; 0x3a
 8003cbc:	8819      	ldrh	r1, [r3, #0]
 8003cbe:	f107 0208 	add.w	r2, r7, #8
 8003cc2:	2308      	movs	r3, #8
 8003cc4:	f000 fa1a 	bl	80040fc <MCP25625_LoadTxBufferAtSIDH>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d1eb      	bne.n	8003ca6 <SDO_Download+0x2a>
	while(MCP25625_ReadRxBufferAtSIDH(Device[deviceIndex].mcpIndex, RXBx, 8));
 8003cce:	bf00      	nop
 8003cd0:	79fb      	ldrb	r3, [r7, #7]
 8003cd2:	4a09      	ldr	r2, [pc, #36]	; (8003cf8 <SDO_Download+0x7c>)
 8003cd4:	019b      	lsls	r3, r3, #6
 8003cd6:	4413      	add	r3, r2
 8003cd8:	3301      	adds	r3, #1
 8003cda:	781b      	ldrb	r3, [r3, #0]
 8003cdc:	2208      	movs	r2, #8
 8003cde:	69b9      	ldr	r1, [r7, #24]
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	f000 fafb 	bl	80042dc <MCP25625_ReadRxBufferAtSIDH>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d1f1      	bne.n	8003cd0 <SDO_Download+0x54>
}
 8003cec:	bf00      	nop
 8003cee:	bf00      	nop
 8003cf0:	3710      	adds	r7, #16
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}
 8003cf6:	bf00      	nop
 8003cf8:	20000240 	.word	0x20000240

08003cfc <FrameData>:

static void FrameData(uint8_t *data, uint8_t byte0, uint16_t index, uint8_t subindex, uint32_t value)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b083      	sub	sp, #12
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
 8003d04:	4608      	mov	r0, r1
 8003d06:	4611      	mov	r1, r2
 8003d08:	461a      	mov	r2, r3
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	70fb      	strb	r3, [r7, #3]
 8003d0e:	460b      	mov	r3, r1
 8003d10:	803b      	strh	r3, [r7, #0]
 8003d12:	4613      	mov	r3, r2
 8003d14:	70bb      	strb	r3, [r7, #2]
	data[0] = byte0;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	78fa      	ldrb	r2, [r7, #3]
 8003d1a:	701a      	strb	r2, [r3, #0]
	data[1] = (0x00 | index);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	3301      	adds	r3, #1
 8003d20:	883a      	ldrh	r2, [r7, #0]
 8003d22:	b2d2      	uxtb	r2, r2
 8003d24:	701a      	strb	r2, [r3, #0]
	data[2] = (0x00 | index >> 8);
 8003d26:	883b      	ldrh	r3, [r7, #0]
 8003d28:	0a1b      	lsrs	r3, r3, #8
 8003d2a:	b29a      	uxth	r2, r3
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	3302      	adds	r3, #2
 8003d30:	b2d2      	uxtb	r2, r2
 8003d32:	701a      	strb	r2, [r3, #0]
	data[3] = subindex;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	3303      	adds	r3, #3
 8003d38:	78ba      	ldrb	r2, [r7, #2]
 8003d3a:	701a      	strb	r2, [r3, #0]
	data[4] = (0x00 | value);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	3304      	adds	r3, #4
 8003d40:	693a      	ldr	r2, [r7, #16]
 8003d42:	b2d2      	uxtb	r2, r2
 8003d44:	701a      	strb	r2, [r3, #0]
	data[5] = (0x00 | value >> 8);
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	0a1a      	lsrs	r2, r3, #8
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	3305      	adds	r3, #5
 8003d4e:	b2d2      	uxtb	r2, r2
 8003d50:	701a      	strb	r2, [r3, #0]
	data[6] = (0x00 | value >> 16);
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	0c1a      	lsrs	r2, r3, #16
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	3306      	adds	r3, #6
 8003d5a:	b2d2      	uxtb	r2, r2
 8003d5c:	701a      	strb	r2, [r3, #0]
	data[7] = (0x00 | value >> 24);
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	0e1a      	lsrs	r2, r3, #24
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	3307      	adds	r3, #7
 8003d66:	b2d2      	uxtb	r2, r2
 8003d68:	701a      	strb	r2, [r3, #0]
}
 8003d6a:	bf00      	nop
 8003d6c:	370c      	adds	r7, #12
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d74:	4770      	bx	lr

08003d76 <DisableVoltage>:

static EPOS4_Error_e DisableVoltage(uint8_t deviceIndex)
{
 8003d76:	b580      	push	{r7, lr}
 8003d78:	b084      	sub	sp, #16
 8003d7a:	af00      	add	r7, sp, #0
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	71fb      	strb	r3, [r7, #7]
	EPOS4_Error_e error = WriteObjectValue(deviceIndex, CONTROLWORD_INDEX, 0, CTRLCMD_DISABLE_VOLTAGE);
 8003d80:	79f8      	ldrb	r0, [r7, #7]
 8003d82:	2300      	movs	r3, #0
 8003d84:	2200      	movs	r2, #0
 8003d86:	f246 0140 	movw	r1, #24640	; 0x6040
 8003d8a:	f7ff fee7 	bl	8003b5c <WriteObjectValue>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	73fb      	strb	r3, [r7, #15]
	if(error)
 8003d92:	7bfb      	ldrb	r3, [r7, #15]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d001      	beq.n	8003d9c <DisableVoltage+0x26>
		return error;
 8003d98:	7bfb      	ldrb	r3, [r7, #15]
 8003d9a:	e000      	b.n	8003d9e <DisableVoltage+0x28>

	return EPOS4_NoError;
 8003d9c:	2300      	movs	r3, #0
}
 8003d9e:	4618      	mov	r0, r3
 8003da0:	3710      	adds	r7, #16
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}
	...

08003da8 <CheckForFault>:

static EPOS4_Error_e CheckForFault(uint8_t deviceIndex, MCP25625_RXBx_t *RXBx)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b084      	sub	sp, #16
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	4603      	mov	r3, r0
 8003db0:	6039      	str	r1, [r7, #0]
 8003db2:	71fb      	strb	r3, [r7, #7]
	uint8_t cobIdEmcy = Device[deviceIndex].nodeId + 0x80;
 8003db4:	79fb      	ldrb	r3, [r7, #7]
 8003db6:	4a27      	ldr	r2, [pc, #156]	; (8003e54 <CheckForFault+0xac>)
 8003db8:	019b      	lsls	r3, r3, #6
 8003dba:	4413      	add	r3, r2
 8003dbc:	781b      	ldrb	r3, [r3, #0]
 8003dbe:	3b80      	subs	r3, #128	; 0x80
 8003dc0:	73fb      	strb	r3, [r7, #15]
	uint16_t cobId = (uint16_t) ((RXBx->Struct.RXBxSIDH_Reg << 3) + (RXBx->Struct.RXBxSIDL_Reg.value >> 5));
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	781b      	ldrb	r3, [r3, #0]
 8003dc6:	b29b      	uxth	r3, r3
 8003dc8:	00db      	lsls	r3, r3, #3
 8003dca:	b29a      	uxth	r2, r3
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	785b      	ldrb	r3, [r3, #1]
 8003dd0:	095b      	lsrs	r3, r3, #5
 8003dd2:	b2db      	uxtb	r3, r3
 8003dd4:	b29b      	uxth	r3, r3
 8003dd6:	4413      	add	r3, r2
 8003dd8:	81bb      	strh	r3, [r7, #12]
	if(cobId == cobIdEmcy)
 8003dda:	7bfb      	ldrb	r3, [r7, #15]
 8003ddc:	b29b      	uxth	r3, r3
 8003dde:	89ba      	ldrh	r2, [r7, #12]
 8003de0:	429a      	cmp	r2, r3
 8003de2:	d132      	bne.n	8003e4a <CheckForFault+0xa2>
	{
		EPOS4_ReadObjectValue(deviceIndex, ERROR_REG_INDEX, 0, &CM_epos4_errorReg);
 8003de4:	79f8      	ldrb	r0, [r7, #7]
 8003de6:	4b1c      	ldr	r3, [pc, #112]	; (8003e58 <CheckForFault+0xb0>)
 8003de8:	2200      	movs	r2, #0
 8003dea:	f241 0101 	movw	r1, #4097	; 0x1001
 8003dee:	f7ff fe5f 	bl	8003ab0 <EPOS4_ReadObjectValue>
		EPOS4_ReadObjectValue(deviceIndex, ERROR_HISTORY_INDEX, NUMBER_OF_ERRORS_SUBINDEX, &CM_epos4_numOfErrors);
 8003df2:	79f8      	ldrb	r0, [r7, #7]
 8003df4:	4b19      	ldr	r3, [pc, #100]	; (8003e5c <CheckForFault+0xb4>)
 8003df6:	2200      	movs	r2, #0
 8003df8:	f241 0103 	movw	r1, #4099	; 0x1003
 8003dfc:	f7ff fe58 	bl	8003ab0 <EPOS4_ReadObjectValue>
		EPOS4_ReadObjectValue(deviceIndex, ERROR_HISTORY_INDEX, ERROR_HISTORY_1_SUBINDEX, &CM_epos4_errorHistory[0]);
 8003e00:	79f8      	ldrb	r0, [r7, #7]
 8003e02:	4b17      	ldr	r3, [pc, #92]	; (8003e60 <CheckForFault+0xb8>)
 8003e04:	2201      	movs	r2, #1
 8003e06:	f241 0103 	movw	r1, #4099	; 0x1003
 8003e0a:	f7ff fe51 	bl	8003ab0 <EPOS4_ReadObjectValue>
		EPOS4_ReadObjectValue(deviceIndex, ERROR_HISTORY_INDEX, ERROR_HISTORY_2_SUBINDEX, &CM_epos4_errorHistory[1]);
 8003e0e:	79f8      	ldrb	r0, [r7, #7]
 8003e10:	4b14      	ldr	r3, [pc, #80]	; (8003e64 <CheckForFault+0xbc>)
 8003e12:	2202      	movs	r2, #2
 8003e14:	f241 0103 	movw	r1, #4099	; 0x1003
 8003e18:	f7ff fe4a 	bl	8003ab0 <EPOS4_ReadObjectValue>
		EPOS4_ReadObjectValue(deviceIndex, ERROR_HISTORY_INDEX, ERROR_HISTORY_3_SUBINDEX, &CM_epos4_errorHistory[2]);
 8003e1c:	79f8      	ldrb	r0, [r7, #7]
 8003e1e:	4b12      	ldr	r3, [pc, #72]	; (8003e68 <CheckForFault+0xc0>)
 8003e20:	2203      	movs	r2, #3
 8003e22:	f241 0103 	movw	r1, #4099	; 0x1003
 8003e26:	f7ff fe43 	bl	8003ab0 <EPOS4_ReadObjectValue>
		EPOS4_ReadObjectValue(deviceIndex, ERROR_HISTORY_INDEX, ERROR_HISTORY_4_SUBINDEX, &CM_epos4_errorHistory[3]);
 8003e2a:	79f8      	ldrb	r0, [r7, #7]
 8003e2c:	4b0f      	ldr	r3, [pc, #60]	; (8003e6c <CheckForFault+0xc4>)
 8003e2e:	2204      	movs	r2, #4
 8003e30:	f241 0103 	movw	r1, #4099	; 0x1003
 8003e34:	f7ff fe3c 	bl	8003ab0 <EPOS4_ReadObjectValue>
		EPOS4_ReadObjectValue(deviceIndex, ERROR_HISTORY_INDEX, ERROR_HISTORY_5_SUBINDEX, &CM_epos4_errorHistory[4]);
 8003e38:	79f8      	ldrb	r0, [r7, #7]
 8003e3a:	4b0d      	ldr	r3, [pc, #52]	; (8003e70 <CheckForFault+0xc8>)
 8003e3c:	2205      	movs	r2, #5
 8003e3e:	f241 0103 	movw	r1, #4099	; 0x1003
 8003e42:	f7ff fe35 	bl	8003ab0 <EPOS4_ReadObjectValue>

		return EPOS4_FaultError;
 8003e46:	2308      	movs	r3, #8
 8003e48:	e000      	b.n	8003e4c <CheckForFault+0xa4>
	}

	return EPOS4_NoError;
 8003e4a:	2300      	movs	r3, #0
}
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	3710      	adds	r7, #16
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}
 8003e54:	20000240 	.word	0x20000240
 8003e58:	200002c8 	.word	0x200002c8
 8003e5c:	200002e0 	.word	0x200002e0
 8003e60:	200002cc 	.word	0x200002cc
 8003e64:	200002d0 	.word	0x200002d0
 8003e68:	200002d4 	.word	0x200002d4
 8003e6c:	200002d8 	.word	0x200002d8
 8003e70:	200002dc 	.word	0x200002dc

08003e74 <CheckForAbort>:

static EPOS4_Error_e CheckForAbort(uint8_t deviceIndex, uint8_t *data)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b082      	sub	sp, #8
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	6039      	str	r1, [r7, #0]
 8003e7e:	71fb      	strb	r3, [r7, #7]
	if(data[0] >> 7)
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	781b      	ldrb	r3, [r3, #0]
 8003e84:	b25b      	sxtb	r3, r3
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	da17      	bge.n	8003eba <CheckForAbort+0x46>
	{
		CM_epos4_abortIndex = (uint16_t) ((data[2] << 8) + data[1]);
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	3302      	adds	r3, #2
 8003e8e:	781b      	ldrb	r3, [r3, #0]
 8003e90:	b29b      	uxth	r3, r3
 8003e92:	021b      	lsls	r3, r3, #8
 8003e94:	b29a      	uxth	r2, r3
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	3301      	adds	r3, #1
 8003e9a:	781b      	ldrb	r3, [r3, #0]
 8003e9c:	b29b      	uxth	r3, r3
 8003e9e:	4413      	add	r3, r2
 8003ea0:	b29a      	uxth	r2, r3
 8003ea2:	4b08      	ldr	r3, [pc, #32]	; (8003ec4 <CheckForAbort+0x50>)
 8003ea4:	801a      	strh	r2, [r3, #0]
		CM_epos4_abortSubindex = data[3];
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	78da      	ldrb	r2, [r3, #3]
 8003eaa:	4b07      	ldr	r3, [pc, #28]	; (8003ec8 <CheckForAbort+0x54>)
 8003eac:	701a      	strb	r2, [r3, #0]
		ParseValueFromData(&CM_epos4_abortCode, data);
 8003eae:	6839      	ldr	r1, [r7, #0]
 8003eb0:	4806      	ldr	r0, [pc, #24]	; (8003ecc <CheckForAbort+0x58>)
 8003eb2:	f7ff fe84 	bl	8003bbe <ParseValueFromData>

		return EPOS4_AbortError;
 8003eb6:	2309      	movs	r3, #9
 8003eb8:	e000      	b.n	8003ebc <CheckForAbort+0x48>
	}

	return EPOS4_NoError;
 8003eba:	2300      	movs	r3, #0
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	3708      	adds	r7, #8
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bd80      	pop	{r7, pc}
 8003ec4:	200002c2 	.word	0x200002c2
 8003ec8:	200002c0 	.word	0x200002c0
 8003ecc:	200002c4 	.word	0x200002c4

08003ed0 <LL_GPIO_SetOutputPin>:
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b083      	sub	sp, #12
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
 8003ed8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	683a      	ldr	r2, [r7, #0]
 8003ede:	619a      	str	r2, [r3, #24]
}
 8003ee0:	bf00      	nop
 8003ee2:	370c      	adds	r7, #12
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eea:	4770      	bx	lr

08003eec <LL_GPIO_ResetOutputPin>:
{
 8003eec:	b480      	push	{r7}
 8003eee:	b083      	sub	sp, #12
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
 8003ef4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	683a      	ldr	r2, [r7, #0]
 8003efa:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003efc:	bf00      	nop
 8003efe:	370c      	adds	r7, #12
 8003f00:	46bd      	mov	sp, r7
 8003f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f06:	4770      	bx	lr

08003f08 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b083      	sub	sp, #12
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	689b      	ldr	r3, [r3, #8]
 8003f14:	f003 0301 	and.w	r3, r3, #1
 8003f18:	2b01      	cmp	r3, #1
 8003f1a:	d101      	bne.n	8003f20 <LL_SPI_IsActiveFlag_RXNE+0x18>
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	e000      	b.n	8003f22 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8003f20:	2300      	movs	r3, #0
}
 8003f22:	4618      	mov	r0, r3
 8003f24:	370c      	adds	r7, #12
 8003f26:	46bd      	mov	sp, r7
 8003f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2c:	4770      	bx	lr

08003f2e <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 8003f2e:	b480      	push	{r7}
 8003f30:	b083      	sub	sp, #12
 8003f32:	af00      	add	r7, sp, #0
 8003f34:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	689b      	ldr	r3, [r3, #8]
 8003f3a:	f003 0302 	and.w	r3, r3, #2
 8003f3e:	2b02      	cmp	r3, #2
 8003f40:	d101      	bne.n	8003f46 <LL_SPI_IsActiveFlag_TXE+0x18>
 8003f42:	2301      	movs	r3, #1
 8003f44:	e000      	b.n	8003f48 <LL_SPI_IsActiveFlag_TXE+0x1a>
 8003f46:	2300      	movs	r3, #0
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	370c      	adds	r7, #12
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f52:	4770      	bx	lr

08003f54 <LL_SPI_GetTxFIFOLevel>:
  *         @arg @ref LL_SPI_TX_FIFO_QUARTER_FULL
  *         @arg @ref LL_SPI_TX_FIFO_HALF_FULL
  *         @arg @ref LL_SPI_TX_FIFO_FULL
  */
__STATIC_INLINE uint32_t LL_SPI_GetTxFIFOLevel(SPI_TypeDef *SPIx)
{
 8003f54:	b480      	push	{r7}
 8003f56:	b083      	sub	sp, #12
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(SPIx->SR, SPI_SR_FTLVL));
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	689b      	ldr	r3, [r3, #8]
 8003f60:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
}
 8003f64:	4618      	mov	r0, r3
 8003f66:	370c      	adds	r7, #12
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6e:	4770      	bx	lr

08003f70 <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 8003f70:	b480      	push	{r7}
 8003f72:	b083      	sub	sp, #12
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	330c      	adds	r3, #12
 8003f7c:	781b      	ldrb	r3, [r3, #0]
 8003f7e:	b2db      	uxtb	r3, r3
}
 8003f80:	4618      	mov	r0, r3
 8003f82:	370c      	adds	r7, #12
 8003f84:	46bd      	mov	sp, r7
 8003f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8a:	4770      	bx	lr

08003f8c <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	b085      	sub	sp, #20
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
 8003f94:	460b      	mov	r3, r1
 8003f96:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	330c      	adds	r3, #12
 8003f9c:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	78fa      	ldrb	r2, [r7, #3]
 8003fa2:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8003fa4:	bf00      	nop
 8003fa6:	3714      	adds	r7, #20
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fae:	4770      	bx	lr

08003fb0 <MCP25625_Init>:
/*******************************************************************************
* PUBLIC FUNCTIONS
*******************************************************************************/

MCP25625_Error_e MCP25625_Init(uint8_t deviceIndex, MCP25625_Init_t *Device_Inits)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b086      	sub	sp, #24
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	6039      	str	r1, [r7, #0]
 8003fba:	71fb      	strb	r3, [r7, #7]
	if(deviceIndex + 1 > MCP25625_NUMBER_OF_DEVICES)
 8003fbc:	79fb      	ldrb	r3, [r7, #7]
 8003fbe:	2b01      	cmp	r3, #1
 8003fc0:	d900      	bls.n	8003fc4 <MCP25625_Init+0x14>
		while(1);
 8003fc2:	e7fe      	b.n	8003fc2 <MCP25625_Init+0x12>

	memcpy(&Device[deviceIndex], Device_Inits, sizeof(MCP25625_Init_t));
 8003fc4:	79fa      	ldrb	r2, [r7, #7]
 8003fc6:	4613      	mov	r3, r2
 8003fc8:	009b      	lsls	r3, r3, #2
 8003fca:	4413      	add	r3, r2
 8003fcc:	009b      	lsls	r3, r3, #2
 8003fce:	4a4a      	ldr	r2, [pc, #296]	; (80040f8 <MCP25625_Init+0x148>)
 8003fd0:	4413      	add	r3, r2
 8003fd2:	2210      	movs	r2, #16
 8003fd4:	6839      	ldr	r1, [r7, #0]
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	f002 fa0a 	bl	80063f0 <memcpy>

	ClearChipSelect(deviceIndex);
 8003fdc:	79fb      	ldrb	r3, [r7, #7]
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f000 fd06 	bl	80049f0 <ClearChipSelect>
	ResetDevice(deviceIndex);
 8003fe4:	79fb      	ldrb	r3, [r7, #7]
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f000 fb40 	bl	800466c <ResetDevice>

	uint8_t canCtrlReg;
	ReadRegisterData(deviceIndex, CANCTRL_REG, &canCtrlReg, sizeof(canCtrlReg));
 8003fec:	f107 0216 	add.w	r2, r7, #22
 8003ff0:	79f8      	ldrb	r0, [r7, #7]
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	210f      	movs	r1, #15
 8003ff6:	f000 fa0f 	bl	8004418 <ReadRegisterData>
	if(canCtrlReg != CANCTRL_RESET_VALUE)
 8003ffa:	7dbb      	ldrb	r3, [r7, #22]
 8003ffc:	2b87      	cmp	r3, #135	; 0x87
 8003ffe:	d001      	beq.n	8004004 <MCP25625_Init+0x54>
		return MCP25625_ResetError;
 8004000:	2301      	movs	r3, #1
 8004002:	e074      	b.n	80040ee <MCP25625_Init+0x13e>

	InitRXBx(deviceIndex);
 8004004:	79fb      	ldrb	r3, [r7, #7]
 8004006:	4618      	mov	r0, r3
 8004008:	f000 fb1a 	bl	8004640 <InitRXBx>

	uint8_t configRegs[3];
	uint8_t configRegValues[3] = {Device[deviceIndex].CNF3_Reg.value, Device[deviceIndex].CNF2_Reg.value, Device[deviceIndex].CNF1_Reg.value};
 800400c:	79fa      	ldrb	r2, [r7, #7]
 800400e:	493a      	ldr	r1, [pc, #232]	; (80040f8 <MCP25625_Init+0x148>)
 8004010:	4613      	mov	r3, r2
 8004012:	009b      	lsls	r3, r3, #2
 8004014:	4413      	add	r3, r2
 8004016:	009b      	lsls	r3, r3, #2
 8004018:	440b      	add	r3, r1
 800401a:	330d      	adds	r3, #13
 800401c:	781b      	ldrb	r3, [r3, #0]
 800401e:	733b      	strb	r3, [r7, #12]
 8004020:	79fa      	ldrb	r2, [r7, #7]
 8004022:	4935      	ldr	r1, [pc, #212]	; (80040f8 <MCP25625_Init+0x148>)
 8004024:	4613      	mov	r3, r2
 8004026:	009b      	lsls	r3, r3, #2
 8004028:	4413      	add	r3, r2
 800402a:	009b      	lsls	r3, r3, #2
 800402c:	440b      	add	r3, r1
 800402e:	330c      	adds	r3, #12
 8004030:	781b      	ldrb	r3, [r3, #0]
 8004032:	737b      	strb	r3, [r7, #13]
 8004034:	79fa      	ldrb	r2, [r7, #7]
 8004036:	4930      	ldr	r1, [pc, #192]	; (80040f8 <MCP25625_Init+0x148>)
 8004038:	4613      	mov	r3, r2
 800403a:	009b      	lsls	r3, r3, #2
 800403c:	4413      	add	r3, r2
 800403e:	009b      	lsls	r3, r3, #2
 8004040:	440b      	add	r3, r1
 8004042:	330b      	adds	r3, #11
 8004044:	781b      	ldrb	r3, [r3, #0]
 8004046:	73bb      	strb	r3, [r7, #14]
	WriteRegisterData(deviceIndex, CNF3_REG, configRegValues, sizeof(configRegValues));
 8004048:	f107 020c 	add.w	r2, r7, #12
 800404c:	79f8      	ldrb	r0, [r7, #7]
 800404e:	2303      	movs	r3, #3
 8004050:	2128      	movs	r1, #40	; 0x28
 8004052:	f000 fa71 	bl	8004538 <WriteRegisterData>
	ReadRegisterData(deviceIndex, CNF3_REG, configRegs, sizeof(configRegs));
 8004056:	f107 0210 	add.w	r2, r7, #16
 800405a:	79f8      	ldrb	r0, [r7, #7]
 800405c:	2303      	movs	r3, #3
 800405e:	2128      	movs	r1, #40	; 0x28
 8004060:	f000 f9da 	bl	8004418 <ReadRegisterData>
	for(uint8_t i = 0; i < sizeof(configRegs); i++)
 8004064:	2300      	movs	r3, #0
 8004066:	75fb      	strb	r3, [r7, #23]
 8004068:	e010      	b.n	800408c <MCP25625_Init+0xdc>
		if(configRegs[i] != configRegValues[i])
 800406a:	7dfb      	ldrb	r3, [r7, #23]
 800406c:	3318      	adds	r3, #24
 800406e:	443b      	add	r3, r7
 8004070:	f813 2c08 	ldrb.w	r2, [r3, #-8]
 8004074:	7dfb      	ldrb	r3, [r7, #23]
 8004076:	3318      	adds	r3, #24
 8004078:	443b      	add	r3, r7
 800407a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800407e:	429a      	cmp	r2, r3
 8004080:	d001      	beq.n	8004086 <MCP25625_Init+0xd6>
			return MCP25625_ConfigError;
 8004082:	2302      	movs	r3, #2
 8004084:	e033      	b.n	80040ee <MCP25625_Init+0x13e>
	for(uint8_t i = 0; i < sizeof(configRegs); i++)
 8004086:	7dfb      	ldrb	r3, [r7, #23]
 8004088:	3301      	adds	r3, #1
 800408a:	75fb      	strb	r3, [r7, #23]
 800408c:	7dfb      	ldrb	r3, [r7, #23]
 800408e:	2b02      	cmp	r3, #2
 8004090:	d9eb      	bls.n	800406a <MCP25625_Init+0xba>

	WriteRegisterData(deviceIndex, CANCTRL_REG, &Device[deviceIndex].CANCTRL_Reg.value, sizeof(Device[deviceIndex].CANCTRL_Reg.value));
 8004092:	79fa      	ldrb	r2, [r7, #7]
 8004094:	4613      	mov	r3, r2
 8004096:	009b      	lsls	r3, r3, #2
 8004098:	4413      	add	r3, r2
 800409a:	009b      	lsls	r3, r3, #2
 800409c:	3308      	adds	r3, #8
 800409e:	4a16      	ldr	r2, [pc, #88]	; (80040f8 <MCP25625_Init+0x148>)
 80040a0:	4413      	add	r3, r2
 80040a2:	1c9a      	adds	r2, r3, #2
 80040a4:	79f8      	ldrb	r0, [r7, #7]
 80040a6:	2301      	movs	r3, #1
 80040a8:	210f      	movs	r1, #15
 80040aa:	f000 fa45 	bl	8004538 <WriteRegisterData>
	ReadRegisterData(deviceIndex, CANCTRL_REG, &canCtrlReg, sizeof(canCtrlReg));
 80040ae:	f107 0216 	add.w	r2, r7, #22
 80040b2:	79f8      	ldrb	r0, [r7, #7]
 80040b4:	2301      	movs	r3, #1
 80040b6:	210f      	movs	r1, #15
 80040b8:	f000 f9ae 	bl	8004418 <ReadRegisterData>
	if(canCtrlReg != Device[deviceIndex].CANCTRL_Reg.value)
 80040bc:	79fa      	ldrb	r2, [r7, #7]
 80040be:	490e      	ldr	r1, [pc, #56]	; (80040f8 <MCP25625_Init+0x148>)
 80040c0:	4613      	mov	r3, r2
 80040c2:	009b      	lsls	r3, r3, #2
 80040c4:	4413      	add	r3, r2
 80040c6:	009b      	lsls	r3, r3, #2
 80040c8:	440b      	add	r3, r1
 80040ca:	330a      	adds	r3, #10
 80040cc:	781a      	ldrb	r2, [r3, #0]
 80040ce:	7dbb      	ldrb	r3, [r7, #22]
 80040d0:	429a      	cmp	r2, r3
 80040d2:	d001      	beq.n	80040d8 <MCP25625_Init+0x128>
		return MCP25625_CANCTRL_Error;
 80040d4:	2303      	movs	r3, #3
 80040d6:	e00a      	b.n	80040ee <MCP25625_Init+0x13e>

	Device[deviceIndex].isInit = 1;
 80040d8:	79fa      	ldrb	r2, [r7, #7]
 80040da:	4907      	ldr	r1, [pc, #28]	; (80040f8 <MCP25625_Init+0x148>)
 80040dc:	4613      	mov	r3, r2
 80040de:	009b      	lsls	r3, r3, #2
 80040e0:	4413      	add	r3, r2
 80040e2:	009b      	lsls	r3, r3, #2
 80040e4:	440b      	add	r3, r1
 80040e6:	3310      	adds	r3, #16
 80040e8:	2201      	movs	r2, #1
 80040ea:	601a      	str	r2, [r3, #0]

	return MCP25625_NoError;
 80040ec:	2300      	movs	r3, #0
}
 80040ee:	4618      	mov	r0, r3
 80040f0:	3718      	adds	r7, #24
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}
 80040f6:	bf00      	nop
 80040f8:	200002e4 	.word	0x200002e4

080040fc <MCP25625_LoadTxBufferAtSIDH>:

uint8_t MCP25625_LoadTxBufferAtSIDH(uint8_t deviceIndex, uint16_t id, uint8_t *data, uint8_t dataLength)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b088      	sub	sp, #32
 8004100:	af00      	add	r7, sp, #0
 8004102:	603a      	str	r2, [r7, #0]
 8004104:	461a      	mov	r2, r3
 8004106:	4603      	mov	r3, r0
 8004108:	71fb      	strb	r3, [r7, #7]
 800410a:	460b      	mov	r3, r1
 800410c:	80bb      	strh	r3, [r7, #4]
 800410e:	4613      	mov	r3, r2
 8004110:	71bb      	strb	r3, [r7, #6]
	if(!Device[deviceIndex].isInit)
 8004112:	79fa      	ldrb	r2, [r7, #7]
 8004114:	4970      	ldr	r1, [pc, #448]	; (80042d8 <MCP25625_LoadTxBufferAtSIDH+0x1dc>)
 8004116:	4613      	mov	r3, r2
 8004118:	009b      	lsls	r3, r3, #2
 800411a:	4413      	add	r3, r2
 800411c:	009b      	lsls	r3, r3, #2
 800411e:	440b      	add	r3, r1
 8004120:	3310      	adds	r3, #16
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d100      	bne.n	800412a <MCP25625_LoadTxBufferAtSIDH+0x2e>
		while(1);
 8004128:	e7fe      	b.n	8004128 <MCP25625_LoadTxBufferAtSIDH+0x2c>

	uint8_t rtsTx = 0;
 800412a:	2300      	movs	r3, #0
 800412c:	77fb      	strb	r3, [r7, #31]
	uint8_t txbxDataAddress = 0;
 800412e:	2300      	movs	r3, #0
 8004130:	77bb      	strb	r3, [r7, #30]
	uint8_t status = ReadStatus(deviceIndex);
 8004132:	79fb      	ldrb	r3, [r7, #7]
 8004134:	4618      	mov	r0, r3
 8004136:	f000 fbc9 	bl	80048cc <ReadStatus>
 800413a:	4603      	mov	r3, r0
 800413c:	76fb      	strb	r3, [r7, #27]
	if(!(status & TX2REQ_STATUS_MASK))
 800413e:	7efb      	ldrb	r3, [r7, #27]
 8004140:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004144:	2b00      	cmp	r3, #0
 8004146:	d104      	bne.n	8004152 <MCP25625_LoadTxBufferAtSIDH+0x56>
	{
		rtsTx = RTS_T2;
 8004148:	2384      	movs	r3, #132	; 0x84
 800414a:	77fb      	strb	r3, [r7, #31]
		txbxDataAddress = LOAD_TX_BUFFER_2_AT_SIDH;
 800414c:	2344      	movs	r3, #68	; 0x44
 800414e:	77bb      	strb	r3, [r7, #30]
 8004150:	e012      	b.n	8004178 <MCP25625_LoadTxBufferAtSIDH+0x7c>
	}
	else if(!(status & TX1REQ_STATUS_MASK))
 8004152:	7efb      	ldrb	r3, [r7, #27]
 8004154:	f003 0310 	and.w	r3, r3, #16
 8004158:	2b00      	cmp	r3, #0
 800415a:	d104      	bne.n	8004166 <MCP25625_LoadTxBufferAtSIDH+0x6a>
	{
		rtsTx = RTS_T1;
 800415c:	2382      	movs	r3, #130	; 0x82
 800415e:	77fb      	strb	r3, [r7, #31]
		txbxDataAddress = LOAD_TX_BUFFER_1_AT_SIDH;
 8004160:	2342      	movs	r3, #66	; 0x42
 8004162:	77bb      	strb	r3, [r7, #30]
 8004164:	e008      	b.n	8004178 <MCP25625_LoadTxBufferAtSIDH+0x7c>
	}
	else if(!(status & TX0REQ_STATUS_MASK))
 8004166:	7efb      	ldrb	r3, [r7, #27]
 8004168:	f003 0304 	and.w	r3, r3, #4
 800416c:	2b00      	cmp	r3, #0
 800416e:	d103      	bne.n	8004178 <MCP25625_LoadTxBufferAtSIDH+0x7c>
	{
		rtsTx = RTS_T0;
 8004170:	2381      	movs	r3, #129	; 0x81
 8004172:	77fb      	strb	r3, [r7, #31]
		txbxDataAddress = LOAD_TX_BUFFER_0_AT_SIDH;
 8004174:	2340      	movs	r3, #64	; 0x40
 8004176:	77bb      	strb	r3, [r7, #30]
	}

	if(txbxDataAddress)
 8004178:	7fbb      	ldrb	r3, [r7, #30]
 800417a:	2b00      	cmp	r3, #0
 800417c:	f000 80a6 	beq.w	80042cc <MCP25625_LoadTxBufferAtSIDH+0x1d0>
	{
		MCP25625_TXBx_t TXBx;
		memset(&TXBx, 0, sizeof(TXBx));
 8004180:	f107 030c 	add.w	r3, r7, #12
 8004184:	220d      	movs	r2, #13
 8004186:	2100      	movs	r1, #0
 8004188:	4618      	mov	r0, r3
 800418a:	f002 f93f 	bl	800640c <memset>
		TXBx.Struct.TXBxSIDH_Reg = id >> 3;
 800418e:	88bb      	ldrh	r3, [r7, #4]
 8004190:	08db      	lsrs	r3, r3, #3
 8004192:	b29b      	uxth	r3, r3
 8004194:	b2db      	uxtb	r3, r3
 8004196:	733b      	strb	r3, [r7, #12]
		TXBx.Struct.TXBxSIDL_Reg.Bits.EXIDE = MCP25625_TransmitStandardID;
 8004198:	7b7b      	ldrb	r3, [r7, #13]
 800419a:	f36f 03c3 	bfc	r3, #3, #1
 800419e:	737b      	strb	r3, [r7, #13]
		TXBx.Struct.TXBxSIDL_Reg.Bits.SID = id & 0x07;
 80041a0:	88bb      	ldrh	r3, [r7, #4]
 80041a2:	f003 0307 	and.w	r3, r3, #7
 80041a6:	b2da      	uxtb	r2, r3
 80041a8:	7b7b      	ldrb	r3, [r7, #13]
 80041aa:	f362 1347 	bfi	r3, r2, #5, #3
 80041ae:	737b      	strb	r3, [r7, #13]
		TXBx.Struct.TXBxDLC_Reg.Bits.DLC = dataLength;
 80041b0:	79bb      	ldrb	r3, [r7, #6]
 80041b2:	f003 030f 	and.w	r3, r3, #15
 80041b6:	b2da      	uxtb	r2, r3
 80041b8:	7c3b      	ldrb	r3, [r7, #16]
 80041ba:	f362 0303 	bfi	r3, r2, #0, #4
 80041be:	743b      	strb	r3, [r7, #16]
		for(uint8_t i = 0; i < dataLength; i++)
 80041c0:	2300      	movs	r3, #0
 80041c2:	777b      	strb	r3, [r7, #29]
 80041c4:	e00b      	b.n	80041de <MCP25625_LoadTxBufferAtSIDH+0xe2>
			TXBx.Struct.TXBxDn_Reg[i] = data[i];
 80041c6:	7f7b      	ldrb	r3, [r7, #29]
 80041c8:	683a      	ldr	r2, [r7, #0]
 80041ca:	441a      	add	r2, r3
 80041cc:	7f7b      	ldrb	r3, [r7, #29]
 80041ce:	7812      	ldrb	r2, [r2, #0]
 80041d0:	3320      	adds	r3, #32
 80041d2:	443b      	add	r3, r7
 80041d4:	f803 2c0f 	strb.w	r2, [r3, #-15]
		for(uint8_t i = 0; i < dataLength; i++)
 80041d8:	7f7b      	ldrb	r3, [r7, #29]
 80041da:	3301      	adds	r3, #1
 80041dc:	777b      	strb	r3, [r7, #29]
 80041de:	7f7a      	ldrb	r2, [r7, #29]
 80041e0:	79bb      	ldrb	r3, [r7, #6]
 80041e2:	429a      	cmp	r2, r3
 80041e4:	d3ef      	bcc.n	80041c6 <MCP25625_LoadTxBufferAtSIDH+0xca>

		SetChipSelect(deviceIndex);
 80041e6:	79fb      	ldrb	r3, [r7, #7]
 80041e8:	4618      	mov	r0, r3
 80041ea:	f000 fbe1 	bl	80049b0 <SetChipSelect>

		LL_SPI_TransmitData8(Device[deviceIndex].SPIx, txbxDataAddress);
 80041ee:	79fa      	ldrb	r2, [r7, #7]
 80041f0:	4939      	ldr	r1, [pc, #228]	; (80042d8 <MCP25625_LoadTxBufferAtSIDH+0x1dc>)
 80041f2:	4613      	mov	r3, r2
 80041f4:	009b      	lsls	r3, r3, #2
 80041f6:	4413      	add	r3, r2
 80041f8:	009b      	lsls	r3, r3, #2
 80041fa:	440b      	add	r3, r1
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	7fba      	ldrb	r2, [r7, #30]
 8004200:	4611      	mov	r1, r2
 8004202:	4618      	mov	r0, r3
 8004204:	f7ff fec2 	bl	8003f8c <LL_SPI_TransmitData8>

		uint8_t nBytes = dataLength + 5;
 8004208:	79bb      	ldrb	r3, [r7, #6]
 800420a:	3305      	adds	r3, #5
 800420c:	76bb      	strb	r3, [r7, #26]
		for(uint8_t i = 0; i < nBytes; i++)
 800420e:	2300      	movs	r3, #0
 8004210:	773b      	strb	r3, [r7, #28]
 8004212:	e022      	b.n	800425a <MCP25625_LoadTxBufferAtSIDH+0x15e>
		{
			while(!(LL_SPI_IsActiveFlag_TXE(Device[deviceIndex].SPIx)));
 8004214:	bf00      	nop
 8004216:	79fa      	ldrb	r2, [r7, #7]
 8004218:	492f      	ldr	r1, [pc, #188]	; (80042d8 <MCP25625_LoadTxBufferAtSIDH+0x1dc>)
 800421a:	4613      	mov	r3, r2
 800421c:	009b      	lsls	r3, r3, #2
 800421e:	4413      	add	r3, r2
 8004220:	009b      	lsls	r3, r3, #2
 8004222:	440b      	add	r3, r1
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4618      	mov	r0, r3
 8004228:	f7ff fe81 	bl	8003f2e <LL_SPI_IsActiveFlag_TXE>
 800422c:	4603      	mov	r3, r0
 800422e:	2b00      	cmp	r3, #0
 8004230:	d0f1      	beq.n	8004216 <MCP25625_LoadTxBufferAtSIDH+0x11a>
			LL_SPI_TransmitData8(Device[deviceIndex].SPIx, TXBx.array[i]);
 8004232:	79fa      	ldrb	r2, [r7, #7]
 8004234:	4928      	ldr	r1, [pc, #160]	; (80042d8 <MCP25625_LoadTxBufferAtSIDH+0x1dc>)
 8004236:	4613      	mov	r3, r2
 8004238:	009b      	lsls	r3, r3, #2
 800423a:	4413      	add	r3, r2
 800423c:	009b      	lsls	r3, r3, #2
 800423e:	440b      	add	r3, r1
 8004240:	681a      	ldr	r2, [r3, #0]
 8004242:	7f3b      	ldrb	r3, [r7, #28]
 8004244:	3320      	adds	r3, #32
 8004246:	443b      	add	r3, r7
 8004248:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 800424c:	4619      	mov	r1, r3
 800424e:	4610      	mov	r0, r2
 8004250:	f7ff fe9c 	bl	8003f8c <LL_SPI_TransmitData8>
		for(uint8_t i = 0; i < nBytes; i++)
 8004254:	7f3b      	ldrb	r3, [r7, #28]
 8004256:	3301      	adds	r3, #1
 8004258:	773b      	strb	r3, [r7, #28]
 800425a:	7f3a      	ldrb	r2, [r7, #28]
 800425c:	7ebb      	ldrb	r3, [r7, #26]
 800425e:	429a      	cmp	r2, r3
 8004260:	d3d8      	bcc.n	8004214 <MCP25625_LoadTxBufferAtSIDH+0x118>
		}

		while(LL_SPI_GetTxFIFOLevel(Device[deviceIndex].SPIx));
 8004262:	bf00      	nop
 8004264:	79fa      	ldrb	r2, [r7, #7]
 8004266:	491c      	ldr	r1, [pc, #112]	; (80042d8 <MCP25625_LoadTxBufferAtSIDH+0x1dc>)
 8004268:	4613      	mov	r3, r2
 800426a:	009b      	lsls	r3, r3, #2
 800426c:	4413      	add	r3, r2
 800426e:	009b      	lsls	r3, r3, #2
 8004270:	440b      	add	r3, r1
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4618      	mov	r0, r3
 8004276:	f7ff fe6d 	bl	8003f54 <LL_SPI_GetTxFIFOLevel>
 800427a:	4603      	mov	r3, r0
 800427c:	2b00      	cmp	r3, #0
 800427e:	d1f1      	bne.n	8004264 <MCP25625_LoadTxBufferAtSIDH+0x168>
		while(LL_SPI_IsActiveFlag_RXNE(Device[deviceIndex].SPIx))
 8004280:	e00a      	b.n	8004298 <MCP25625_LoadTxBufferAtSIDH+0x19c>
			LL_SPI_ReceiveData8(Device[deviceIndex].SPIx);
 8004282:	79fa      	ldrb	r2, [r7, #7]
 8004284:	4914      	ldr	r1, [pc, #80]	; (80042d8 <MCP25625_LoadTxBufferAtSIDH+0x1dc>)
 8004286:	4613      	mov	r3, r2
 8004288:	009b      	lsls	r3, r3, #2
 800428a:	4413      	add	r3, r2
 800428c:	009b      	lsls	r3, r3, #2
 800428e:	440b      	add	r3, r1
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4618      	mov	r0, r3
 8004294:	f7ff fe6c 	bl	8003f70 <LL_SPI_ReceiveData8>
		while(LL_SPI_IsActiveFlag_RXNE(Device[deviceIndex].SPIx))
 8004298:	79fa      	ldrb	r2, [r7, #7]
 800429a:	490f      	ldr	r1, [pc, #60]	; (80042d8 <MCP25625_LoadTxBufferAtSIDH+0x1dc>)
 800429c:	4613      	mov	r3, r2
 800429e:	009b      	lsls	r3, r3, #2
 80042a0:	4413      	add	r3, r2
 80042a2:	009b      	lsls	r3, r3, #2
 80042a4:	440b      	add	r3, r1
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4618      	mov	r0, r3
 80042aa:	f7ff fe2d 	bl	8003f08 <LL_SPI_IsActiveFlag_RXNE>
 80042ae:	4603      	mov	r3, r0
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d1e6      	bne.n	8004282 <MCP25625_LoadTxBufferAtSIDH+0x186>

		ClearChipSelect(deviceIndex);
 80042b4:	79fb      	ldrb	r3, [r7, #7]
 80042b6:	4618      	mov	r0, r3
 80042b8:	f000 fb9a 	bl	80049f0 <ClearChipSelect>

		RequestToSend(deviceIndex, rtsTx);
 80042bc:	7ffa      	ldrb	r2, [r7, #31]
 80042be:	79fb      	ldrb	r3, [r7, #7]
 80042c0:	4611      	mov	r1, r2
 80042c2:	4618      	mov	r0, r3
 80042c4:	f000 faa6 	bl	8004814 <RequestToSend>

		return 0;
 80042c8:	2300      	movs	r3, #0
 80042ca:	e000      	b.n	80042ce <MCP25625_LoadTxBufferAtSIDH+0x1d2>
	}

	return 1;
 80042cc:	2301      	movs	r3, #1
}
 80042ce:	4618      	mov	r0, r3
 80042d0:	3720      	adds	r7, #32
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd80      	pop	{r7, pc}
 80042d6:	bf00      	nop
 80042d8:	200002e4 	.word	0x200002e4

080042dc <MCP25625_ReadRxBufferAtSIDH>:

uint8_t MCP25625_ReadRxBufferAtSIDH(uint8_t deviceIndex, MCP25625_RXBx_t *RXBx, uint8_t dataLength)
{
 80042dc:	b590      	push	{r4, r7, lr}
 80042de:	b085      	sub	sp, #20
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	4603      	mov	r3, r0
 80042e4:	6039      	str	r1, [r7, #0]
 80042e6:	71fb      	strb	r3, [r7, #7]
 80042e8:	4613      	mov	r3, r2
 80042ea:	71bb      	strb	r3, [r7, #6]
	if(!Device[deviceIndex].isInit)
 80042ec:	79fa      	ldrb	r2, [r7, #7]
 80042ee:	4949      	ldr	r1, [pc, #292]	; (8004414 <MCP25625_ReadRxBufferAtSIDH+0x138>)
 80042f0:	4613      	mov	r3, r2
 80042f2:	009b      	lsls	r3, r3, #2
 80042f4:	4413      	add	r3, r2
 80042f6:	009b      	lsls	r3, r3, #2
 80042f8:	440b      	add	r3, r1
 80042fa:	3310      	adds	r3, #16
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d100      	bne.n	8004304 <MCP25625_ReadRxBufferAtSIDH+0x28>
		while(1);
 8004302:	e7fe      	b.n	8004302 <MCP25625_ReadRxBufferAtSIDH+0x26>

	uint8_t rxbxSIDH_Address = 0;
 8004304:	2300      	movs	r3, #0
 8004306:	73fb      	strb	r3, [r7, #15]
	uint8_t status = ReadStatus(deviceIndex);
 8004308:	79fb      	ldrb	r3, [r7, #7]
 800430a:	4618      	mov	r0, r3
 800430c:	f000 fade 	bl	80048cc <ReadStatus>
 8004310:	4603      	mov	r3, r0
 8004312:	737b      	strb	r3, [r7, #13]
	if(status & RX0IF_STATUS_MASK)
 8004314:	7b7b      	ldrb	r3, [r7, #13]
 8004316:	f003 0301 	and.w	r3, r3, #1
 800431a:	2b00      	cmp	r3, #0
 800431c:	d002      	beq.n	8004324 <MCP25625_ReadRxBufferAtSIDH+0x48>
		rxbxSIDH_Address = READ_RX_BUFFER_0_AT_SIDH;
 800431e:	2390      	movs	r3, #144	; 0x90
 8004320:	73fb      	strb	r3, [r7, #15]
 8004322:	e006      	b.n	8004332 <MCP25625_ReadRxBufferAtSIDH+0x56>
	else if(status & RX1IF_STATUS_MASK)
 8004324:	7b7b      	ldrb	r3, [r7, #13]
 8004326:	f003 0302 	and.w	r3, r3, #2
 800432a:	2b00      	cmp	r3, #0
 800432c:	d001      	beq.n	8004332 <MCP25625_ReadRxBufferAtSIDH+0x56>
		rxbxSIDH_Address = READ_RX_BUFFER_1_AT_SIDH;
 800432e:	2394      	movs	r3, #148	; 0x94
 8004330:	73fb      	strb	r3, [r7, #15]

	if(rxbxSIDH_Address)
 8004332:	7bfb      	ldrb	r3, [r7, #15]
 8004334:	2b00      	cmp	r3, #0
 8004336:	d068      	beq.n	800440a <MCP25625_ReadRxBufferAtSIDH+0x12e>
	{
		SetChipSelect(deviceIndex);
 8004338:	79fb      	ldrb	r3, [r7, #7]
 800433a:	4618      	mov	r0, r3
 800433c:	f000 fb38 	bl	80049b0 <SetChipSelect>

		LL_SPI_TransmitData8(Device[deviceIndex].SPIx, rxbxSIDH_Address);
 8004340:	79fa      	ldrb	r2, [r7, #7]
 8004342:	4934      	ldr	r1, [pc, #208]	; (8004414 <MCP25625_ReadRxBufferAtSIDH+0x138>)
 8004344:	4613      	mov	r3, r2
 8004346:	009b      	lsls	r3, r3, #2
 8004348:	4413      	add	r3, r2
 800434a:	009b      	lsls	r3, r3, #2
 800434c:	440b      	add	r3, r1
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	7bfa      	ldrb	r2, [r7, #15]
 8004352:	4611      	mov	r1, r2
 8004354:	4618      	mov	r0, r3
 8004356:	f7ff fe19 	bl	8003f8c <LL_SPI_TransmitData8>
		while(!(LL_SPI_IsActiveFlag_RXNE(Device[deviceIndex].SPIx)));
 800435a:	bf00      	nop
 800435c:	79fa      	ldrb	r2, [r7, #7]
 800435e:	492d      	ldr	r1, [pc, #180]	; (8004414 <MCP25625_ReadRxBufferAtSIDH+0x138>)
 8004360:	4613      	mov	r3, r2
 8004362:	009b      	lsls	r3, r3, #2
 8004364:	4413      	add	r3, r2
 8004366:	009b      	lsls	r3, r3, #2
 8004368:	440b      	add	r3, r1
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4618      	mov	r0, r3
 800436e:	f7ff fdcb 	bl	8003f08 <LL_SPI_IsActiveFlag_RXNE>
 8004372:	4603      	mov	r3, r0
 8004374:	2b00      	cmp	r3, #0
 8004376:	d0f1      	beq.n	800435c <MCP25625_ReadRxBufferAtSIDH+0x80>
		LL_SPI_ReceiveData8(Device[deviceIndex].SPIx);
 8004378:	79fa      	ldrb	r2, [r7, #7]
 800437a:	4926      	ldr	r1, [pc, #152]	; (8004414 <MCP25625_ReadRxBufferAtSIDH+0x138>)
 800437c:	4613      	mov	r3, r2
 800437e:	009b      	lsls	r3, r3, #2
 8004380:	4413      	add	r3, r2
 8004382:	009b      	lsls	r3, r3, #2
 8004384:	440b      	add	r3, r1
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4618      	mov	r0, r3
 800438a:	f7ff fdf1 	bl	8003f70 <LL_SPI_ReceiveData8>

		uint8_t nBytes = dataLength + 5;						// data register + 5 registers in Rx buffer
 800438e:	79bb      	ldrb	r3, [r7, #6]
 8004390:	3305      	adds	r3, #5
 8004392:	733b      	strb	r3, [r7, #12]
		for(uint8_t i = 0; i < nBytes; i++)
 8004394:	2300      	movs	r3, #0
 8004396:	73bb      	strb	r3, [r7, #14]
 8004398:	e02d      	b.n	80043f6 <MCP25625_ReadRxBufferAtSIDH+0x11a>
		{
			LL_SPI_TransmitData8(Device[deviceIndex].SPIx, 0);
 800439a:	79fa      	ldrb	r2, [r7, #7]
 800439c:	491d      	ldr	r1, [pc, #116]	; (8004414 <MCP25625_ReadRxBufferAtSIDH+0x138>)
 800439e:	4613      	mov	r3, r2
 80043a0:	009b      	lsls	r3, r3, #2
 80043a2:	4413      	add	r3, r2
 80043a4:	009b      	lsls	r3, r3, #2
 80043a6:	440b      	add	r3, r1
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	2100      	movs	r1, #0
 80043ac:	4618      	mov	r0, r3
 80043ae:	f7ff fded 	bl	8003f8c <LL_SPI_TransmitData8>
			while(!(LL_SPI_IsActiveFlag_RXNE(Device[deviceIndex].SPIx)));
 80043b2:	bf00      	nop
 80043b4:	79fa      	ldrb	r2, [r7, #7]
 80043b6:	4917      	ldr	r1, [pc, #92]	; (8004414 <MCP25625_ReadRxBufferAtSIDH+0x138>)
 80043b8:	4613      	mov	r3, r2
 80043ba:	009b      	lsls	r3, r3, #2
 80043bc:	4413      	add	r3, r2
 80043be:	009b      	lsls	r3, r3, #2
 80043c0:	440b      	add	r3, r1
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4618      	mov	r0, r3
 80043c6:	f7ff fd9f 	bl	8003f08 <LL_SPI_IsActiveFlag_RXNE>
 80043ca:	4603      	mov	r3, r0
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d0f1      	beq.n	80043b4 <MCP25625_ReadRxBufferAtSIDH+0xd8>
			RXBx->array[i] = LL_SPI_ReceiveData8(Device[deviceIndex].SPIx);
 80043d0:	79fa      	ldrb	r2, [r7, #7]
 80043d2:	4910      	ldr	r1, [pc, #64]	; (8004414 <MCP25625_ReadRxBufferAtSIDH+0x138>)
 80043d4:	4613      	mov	r3, r2
 80043d6:	009b      	lsls	r3, r3, #2
 80043d8:	4413      	add	r3, r2
 80043da:	009b      	lsls	r3, r3, #2
 80043dc:	440b      	add	r3, r1
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	7bbc      	ldrb	r4, [r7, #14]
 80043e2:	4618      	mov	r0, r3
 80043e4:	f7ff fdc4 	bl	8003f70 <LL_SPI_ReceiveData8>
 80043e8:	4603      	mov	r3, r0
 80043ea:	461a      	mov	r2, r3
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	551a      	strb	r2, [r3, r4]
		for(uint8_t i = 0; i < nBytes; i++)
 80043f0:	7bbb      	ldrb	r3, [r7, #14]
 80043f2:	3301      	adds	r3, #1
 80043f4:	73bb      	strb	r3, [r7, #14]
 80043f6:	7bba      	ldrb	r2, [r7, #14]
 80043f8:	7b3b      	ldrb	r3, [r7, #12]
 80043fa:	429a      	cmp	r2, r3
 80043fc:	d3cd      	bcc.n	800439a <MCP25625_ReadRxBufferAtSIDH+0xbe>
		}

		ClearChipSelect(deviceIndex);
 80043fe:	79fb      	ldrb	r3, [r7, #7]
 8004400:	4618      	mov	r0, r3
 8004402:	f000 faf5 	bl	80049f0 <ClearChipSelect>

		return 0;
 8004406:	2300      	movs	r3, #0
 8004408:	e000      	b.n	800440c <MCP25625_ReadRxBufferAtSIDH+0x130>
	}

	return 1;
 800440a:	2301      	movs	r3, #1
}
 800440c:	4618      	mov	r0, r3
 800440e:	3714      	adds	r7, #20
 8004410:	46bd      	mov	sp, r7
 8004412:	bd90      	pop	{r4, r7, pc}
 8004414:	200002e4 	.word	0x200002e4

08004418 <ReadRegisterData>:
/*******************************************************************************
* PRIVATE FUNCTIONS
*******************************************************************************/

static void ReadRegisterData(uint8_t deviceIndex, uint8_t startReg, uint8_t *data, uint8_t nDataBytes)
{
 8004418:	b590      	push	{r4, r7, lr}
 800441a:	b085      	sub	sp, #20
 800441c:	af00      	add	r7, sp, #0
 800441e:	603a      	str	r2, [r7, #0]
 8004420:	461a      	mov	r2, r3
 8004422:	4603      	mov	r3, r0
 8004424:	71fb      	strb	r3, [r7, #7]
 8004426:	460b      	mov	r3, r1
 8004428:	71bb      	strb	r3, [r7, #6]
 800442a:	4613      	mov	r3, r2
 800442c:	717b      	strb	r3, [r7, #5]
	SetChipSelect(deviceIndex);
 800442e:	79fb      	ldrb	r3, [r7, #7]
 8004430:	4618      	mov	r0, r3
 8004432:	f000 fabd 	bl	80049b0 <SetChipSelect>

	LL_SPI_TransmitData8(Device[deviceIndex].SPIx, READ);
 8004436:	79fa      	ldrb	r2, [r7, #7]
 8004438:	493e      	ldr	r1, [pc, #248]	; (8004534 <ReadRegisterData+0x11c>)
 800443a:	4613      	mov	r3, r2
 800443c:	009b      	lsls	r3, r3, #2
 800443e:	4413      	add	r3, r2
 8004440:	009b      	lsls	r3, r3, #2
 8004442:	440b      	add	r3, r1
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	2103      	movs	r1, #3
 8004448:	4618      	mov	r0, r3
 800444a:	f7ff fd9f 	bl	8003f8c <LL_SPI_TransmitData8>
	LL_SPI_TransmitData8(Device[deviceIndex].SPIx, startReg);
 800444e:	79fa      	ldrb	r2, [r7, #7]
 8004450:	4938      	ldr	r1, [pc, #224]	; (8004534 <ReadRegisterData+0x11c>)
 8004452:	4613      	mov	r3, r2
 8004454:	009b      	lsls	r3, r3, #2
 8004456:	4413      	add	r3, r2
 8004458:	009b      	lsls	r3, r3, #2
 800445a:	440b      	add	r3, r1
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	79ba      	ldrb	r2, [r7, #6]
 8004460:	4611      	mov	r1, r2
 8004462:	4618      	mov	r0, r3
 8004464:	f7ff fd92 	bl	8003f8c <LL_SPI_TransmitData8>
	while(LL_SPI_GetTxFIFOLevel(Device[deviceIndex].SPIx));
 8004468:	bf00      	nop
 800446a:	79fa      	ldrb	r2, [r7, #7]
 800446c:	4931      	ldr	r1, [pc, #196]	; (8004534 <ReadRegisterData+0x11c>)
 800446e:	4613      	mov	r3, r2
 8004470:	009b      	lsls	r3, r3, #2
 8004472:	4413      	add	r3, r2
 8004474:	009b      	lsls	r3, r3, #2
 8004476:	440b      	add	r3, r1
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4618      	mov	r0, r3
 800447c:	f7ff fd6a 	bl	8003f54 <LL_SPI_GetTxFIFOLevel>
 8004480:	4603      	mov	r3, r0
 8004482:	2b00      	cmp	r3, #0
 8004484:	d1f1      	bne.n	800446a <ReadRegisterData+0x52>
	while(LL_SPI_IsActiveFlag_RXNE(Device[deviceIndex].SPIx))
 8004486:	e00a      	b.n	800449e <ReadRegisterData+0x86>
		LL_SPI_ReceiveData8(Device[deviceIndex].SPIx);
 8004488:	79fa      	ldrb	r2, [r7, #7]
 800448a:	492a      	ldr	r1, [pc, #168]	; (8004534 <ReadRegisterData+0x11c>)
 800448c:	4613      	mov	r3, r2
 800448e:	009b      	lsls	r3, r3, #2
 8004490:	4413      	add	r3, r2
 8004492:	009b      	lsls	r3, r3, #2
 8004494:	440b      	add	r3, r1
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4618      	mov	r0, r3
 800449a:	f7ff fd69 	bl	8003f70 <LL_SPI_ReceiveData8>
	while(LL_SPI_IsActiveFlag_RXNE(Device[deviceIndex].SPIx))
 800449e:	79fa      	ldrb	r2, [r7, #7]
 80044a0:	4924      	ldr	r1, [pc, #144]	; (8004534 <ReadRegisterData+0x11c>)
 80044a2:	4613      	mov	r3, r2
 80044a4:	009b      	lsls	r3, r3, #2
 80044a6:	4413      	add	r3, r2
 80044a8:	009b      	lsls	r3, r3, #2
 80044aa:	440b      	add	r3, r1
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4618      	mov	r0, r3
 80044b0:	f7ff fd2a 	bl	8003f08 <LL_SPI_IsActiveFlag_RXNE>
 80044b4:	4603      	mov	r3, r0
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d1e6      	bne.n	8004488 <ReadRegisterData+0x70>

	for(uint8_t i = 0; i < nDataBytes; i++)
 80044ba:	2300      	movs	r3, #0
 80044bc:	73fb      	strb	r3, [r7, #15]
 80044be:	e02d      	b.n	800451c <ReadRegisterData+0x104>
	{
		LL_SPI_TransmitData8(Device[deviceIndex].SPIx, 0);
 80044c0:	79fa      	ldrb	r2, [r7, #7]
 80044c2:	491c      	ldr	r1, [pc, #112]	; (8004534 <ReadRegisterData+0x11c>)
 80044c4:	4613      	mov	r3, r2
 80044c6:	009b      	lsls	r3, r3, #2
 80044c8:	4413      	add	r3, r2
 80044ca:	009b      	lsls	r3, r3, #2
 80044cc:	440b      	add	r3, r1
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	2100      	movs	r1, #0
 80044d2:	4618      	mov	r0, r3
 80044d4:	f7ff fd5a 	bl	8003f8c <LL_SPI_TransmitData8>
		while(!(LL_SPI_IsActiveFlag_RXNE(Device[deviceIndex].SPIx)));
 80044d8:	bf00      	nop
 80044da:	79fa      	ldrb	r2, [r7, #7]
 80044dc:	4915      	ldr	r1, [pc, #84]	; (8004534 <ReadRegisterData+0x11c>)
 80044de:	4613      	mov	r3, r2
 80044e0:	009b      	lsls	r3, r3, #2
 80044e2:	4413      	add	r3, r2
 80044e4:	009b      	lsls	r3, r3, #2
 80044e6:	440b      	add	r3, r1
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4618      	mov	r0, r3
 80044ec:	f7ff fd0c 	bl	8003f08 <LL_SPI_IsActiveFlag_RXNE>
 80044f0:	4603      	mov	r3, r0
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d0f1      	beq.n	80044da <ReadRegisterData+0xc2>
		data[i] = LL_SPI_ReceiveData8(Device[deviceIndex].SPIx);
 80044f6:	79fa      	ldrb	r2, [r7, #7]
 80044f8:	490e      	ldr	r1, [pc, #56]	; (8004534 <ReadRegisterData+0x11c>)
 80044fa:	4613      	mov	r3, r2
 80044fc:	009b      	lsls	r3, r3, #2
 80044fe:	4413      	add	r3, r2
 8004500:	009b      	lsls	r3, r3, #2
 8004502:	440b      	add	r3, r1
 8004504:	6819      	ldr	r1, [r3, #0]
 8004506:	7bfb      	ldrb	r3, [r7, #15]
 8004508:	683a      	ldr	r2, [r7, #0]
 800450a:	18d4      	adds	r4, r2, r3
 800450c:	4608      	mov	r0, r1
 800450e:	f7ff fd2f 	bl	8003f70 <LL_SPI_ReceiveData8>
 8004512:	4603      	mov	r3, r0
 8004514:	7023      	strb	r3, [r4, #0]
	for(uint8_t i = 0; i < nDataBytes; i++)
 8004516:	7bfb      	ldrb	r3, [r7, #15]
 8004518:	3301      	adds	r3, #1
 800451a:	73fb      	strb	r3, [r7, #15]
 800451c:	7bfa      	ldrb	r2, [r7, #15]
 800451e:	797b      	ldrb	r3, [r7, #5]
 8004520:	429a      	cmp	r2, r3
 8004522:	d3cd      	bcc.n	80044c0 <ReadRegisterData+0xa8>
	}

	ClearChipSelect(deviceIndex);
 8004524:	79fb      	ldrb	r3, [r7, #7]
 8004526:	4618      	mov	r0, r3
 8004528:	f000 fa62 	bl	80049f0 <ClearChipSelect>
}
 800452c:	bf00      	nop
 800452e:	3714      	adds	r7, #20
 8004530:	46bd      	mov	sp, r7
 8004532:	bd90      	pop	{r4, r7, pc}
 8004534:	200002e4 	.word	0x200002e4

08004538 <WriteRegisterData>:

static void WriteRegisterData(uint8_t deviceIndex, uint8_t startReg, uint8_t *data, uint8_t nDataBytes)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b084      	sub	sp, #16
 800453c:	af00      	add	r7, sp, #0
 800453e:	603a      	str	r2, [r7, #0]
 8004540:	461a      	mov	r2, r3
 8004542:	4603      	mov	r3, r0
 8004544:	71fb      	strb	r3, [r7, #7]
 8004546:	460b      	mov	r3, r1
 8004548:	71bb      	strb	r3, [r7, #6]
 800454a:	4613      	mov	r3, r2
 800454c:	717b      	strb	r3, [r7, #5]
	SetChipSelect(deviceIndex);
 800454e:	79fb      	ldrb	r3, [r7, #7]
 8004550:	4618      	mov	r0, r3
 8004552:	f000 fa2d 	bl	80049b0 <SetChipSelect>

	LL_SPI_TransmitData8(Device[deviceIndex].SPIx, WRITE);
 8004556:	79fa      	ldrb	r2, [r7, #7]
 8004558:	4938      	ldr	r1, [pc, #224]	; (800463c <WriteRegisterData+0x104>)
 800455a:	4613      	mov	r3, r2
 800455c:	009b      	lsls	r3, r3, #2
 800455e:	4413      	add	r3, r2
 8004560:	009b      	lsls	r3, r3, #2
 8004562:	440b      	add	r3, r1
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	2102      	movs	r1, #2
 8004568:	4618      	mov	r0, r3
 800456a:	f7ff fd0f 	bl	8003f8c <LL_SPI_TransmitData8>
	LL_SPI_TransmitData8(Device[deviceIndex].SPIx, startReg);
 800456e:	79fa      	ldrb	r2, [r7, #7]
 8004570:	4932      	ldr	r1, [pc, #200]	; (800463c <WriteRegisterData+0x104>)
 8004572:	4613      	mov	r3, r2
 8004574:	009b      	lsls	r3, r3, #2
 8004576:	4413      	add	r3, r2
 8004578:	009b      	lsls	r3, r3, #2
 800457a:	440b      	add	r3, r1
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	79ba      	ldrb	r2, [r7, #6]
 8004580:	4611      	mov	r1, r2
 8004582:	4618      	mov	r0, r3
 8004584:	f7ff fd02 	bl	8003f8c <LL_SPI_TransmitData8>

	for(uint8_t i = 0; i < nDataBytes; i++)
 8004588:	2300      	movs	r3, #0
 800458a:	73fb      	strb	r3, [r7, #15]
 800458c:	e020      	b.n	80045d0 <WriteRegisterData+0x98>
	{
		while(!(LL_SPI_IsActiveFlag_TXE(Device[deviceIndex].SPIx)));
 800458e:	bf00      	nop
 8004590:	79fa      	ldrb	r2, [r7, #7]
 8004592:	492a      	ldr	r1, [pc, #168]	; (800463c <WriteRegisterData+0x104>)
 8004594:	4613      	mov	r3, r2
 8004596:	009b      	lsls	r3, r3, #2
 8004598:	4413      	add	r3, r2
 800459a:	009b      	lsls	r3, r3, #2
 800459c:	440b      	add	r3, r1
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	4618      	mov	r0, r3
 80045a2:	f7ff fcc4 	bl	8003f2e <LL_SPI_IsActiveFlag_TXE>
 80045a6:	4603      	mov	r3, r0
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d0f1      	beq.n	8004590 <WriteRegisterData+0x58>
		LL_SPI_TransmitData8(Device[deviceIndex].SPIx, data[i]);
 80045ac:	79fa      	ldrb	r2, [r7, #7]
 80045ae:	4923      	ldr	r1, [pc, #140]	; (800463c <WriteRegisterData+0x104>)
 80045b0:	4613      	mov	r3, r2
 80045b2:	009b      	lsls	r3, r3, #2
 80045b4:	4413      	add	r3, r2
 80045b6:	009b      	lsls	r3, r3, #2
 80045b8:	440b      	add	r3, r1
 80045ba:	6818      	ldr	r0, [r3, #0]
 80045bc:	7bfb      	ldrb	r3, [r7, #15]
 80045be:	683a      	ldr	r2, [r7, #0]
 80045c0:	4413      	add	r3, r2
 80045c2:	781b      	ldrb	r3, [r3, #0]
 80045c4:	4619      	mov	r1, r3
 80045c6:	f7ff fce1 	bl	8003f8c <LL_SPI_TransmitData8>
	for(uint8_t i = 0; i < nDataBytes; i++)
 80045ca:	7bfb      	ldrb	r3, [r7, #15]
 80045cc:	3301      	adds	r3, #1
 80045ce:	73fb      	strb	r3, [r7, #15]
 80045d0:	7bfa      	ldrb	r2, [r7, #15]
 80045d2:	797b      	ldrb	r3, [r7, #5]
 80045d4:	429a      	cmp	r2, r3
 80045d6:	d3da      	bcc.n	800458e <WriteRegisterData+0x56>
	}

	while(LL_SPI_GetTxFIFOLevel(Device[deviceIndex].SPIx));
 80045d8:	bf00      	nop
 80045da:	79fa      	ldrb	r2, [r7, #7]
 80045dc:	4917      	ldr	r1, [pc, #92]	; (800463c <WriteRegisterData+0x104>)
 80045de:	4613      	mov	r3, r2
 80045e0:	009b      	lsls	r3, r3, #2
 80045e2:	4413      	add	r3, r2
 80045e4:	009b      	lsls	r3, r3, #2
 80045e6:	440b      	add	r3, r1
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4618      	mov	r0, r3
 80045ec:	f7ff fcb2 	bl	8003f54 <LL_SPI_GetTxFIFOLevel>
 80045f0:	4603      	mov	r3, r0
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d1f1      	bne.n	80045da <WriteRegisterData+0xa2>
	while(LL_SPI_IsActiveFlag_RXNE(Device[deviceIndex].SPIx))
 80045f6:	e00a      	b.n	800460e <WriteRegisterData+0xd6>
		LL_SPI_ReceiveData8(Device[deviceIndex].SPIx);
 80045f8:	79fa      	ldrb	r2, [r7, #7]
 80045fa:	4910      	ldr	r1, [pc, #64]	; (800463c <WriteRegisterData+0x104>)
 80045fc:	4613      	mov	r3, r2
 80045fe:	009b      	lsls	r3, r3, #2
 8004600:	4413      	add	r3, r2
 8004602:	009b      	lsls	r3, r3, #2
 8004604:	440b      	add	r3, r1
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4618      	mov	r0, r3
 800460a:	f7ff fcb1 	bl	8003f70 <LL_SPI_ReceiveData8>
	while(LL_SPI_IsActiveFlag_RXNE(Device[deviceIndex].SPIx))
 800460e:	79fa      	ldrb	r2, [r7, #7]
 8004610:	490a      	ldr	r1, [pc, #40]	; (800463c <WriteRegisterData+0x104>)
 8004612:	4613      	mov	r3, r2
 8004614:	009b      	lsls	r3, r3, #2
 8004616:	4413      	add	r3, r2
 8004618:	009b      	lsls	r3, r3, #2
 800461a:	440b      	add	r3, r1
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4618      	mov	r0, r3
 8004620:	f7ff fc72 	bl	8003f08 <LL_SPI_IsActiveFlag_RXNE>
 8004624:	4603      	mov	r3, r0
 8004626:	2b00      	cmp	r3, #0
 8004628:	d1e6      	bne.n	80045f8 <WriteRegisterData+0xc0>

	ClearChipSelect(deviceIndex);
 800462a:	79fb      	ldrb	r3, [r7, #7]
 800462c:	4618      	mov	r0, r3
 800462e:	f000 f9df 	bl	80049f0 <ClearChipSelect>
}
 8004632:	bf00      	nop
 8004634:	3710      	adds	r7, #16
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}
 800463a:	bf00      	nop
 800463c:	200002e4 	.word	0x200002e4

08004640 <InitRXBx>:

static void InitRXBx(uint8_t deviceIndex)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b082      	sub	sp, #8
 8004644:	af00      	add	r7, sp, #0
 8004646:	4603      	mov	r3, r0
 8004648:	71fb      	strb	r3, [r7, #7]
	// Set RXBx to receive any message
	ModifyRegisterBits(deviceIndex, RXB0CTRL_REG, 0b01100000, 0b01100000);
 800464a:	79f8      	ldrb	r0, [r7, #7]
 800464c:	2360      	movs	r3, #96	; 0x60
 800464e:	2260      	movs	r2, #96	; 0x60
 8004650:	2160      	movs	r1, #96	; 0x60
 8004652:	f000 f857 	bl	8004704 <ModifyRegisterBits>
	ModifyRegisterBits(deviceIndex, RXB1CTRL_REG, 0b01100000, 0b01100000);
 8004656:	79f8      	ldrb	r0, [r7, #7]
 8004658:	2360      	movs	r3, #96	; 0x60
 800465a:	2260      	movs	r2, #96	; 0x60
 800465c:	2170      	movs	r1, #112	; 0x70
 800465e:	f000 f851 	bl	8004704 <ModifyRegisterBits>
}
 8004662:	bf00      	nop
 8004664:	3708      	adds	r7, #8
 8004666:	46bd      	mov	sp, r7
 8004668:	bd80      	pop	{r7, pc}
	...

0800466c <ResetDevice>:

static void ResetDevice(uint8_t deviceIndex)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b082      	sub	sp, #8
 8004670:	af00      	add	r7, sp, #0
 8004672:	4603      	mov	r3, r0
 8004674:	71fb      	strb	r3, [r7, #7]
	SetChipSelect(deviceIndex);
 8004676:	79fb      	ldrb	r3, [r7, #7]
 8004678:	4618      	mov	r0, r3
 800467a:	f000 f999 	bl	80049b0 <SetChipSelect>

	LL_SPI_TransmitData8(Device[deviceIndex].SPIx, RESET);
 800467e:	79fa      	ldrb	r2, [r7, #7]
 8004680:	491f      	ldr	r1, [pc, #124]	; (8004700 <ResetDevice+0x94>)
 8004682:	4613      	mov	r3, r2
 8004684:	009b      	lsls	r3, r3, #2
 8004686:	4413      	add	r3, r2
 8004688:	009b      	lsls	r3, r3, #2
 800468a:	440b      	add	r3, r1
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	21c0      	movs	r1, #192	; 0xc0
 8004690:	4618      	mov	r0, r3
 8004692:	f7ff fc7b 	bl	8003f8c <LL_SPI_TransmitData8>
	while(LL_SPI_GetTxFIFOLevel(Device[deviceIndex].SPIx));
 8004696:	bf00      	nop
 8004698:	79fa      	ldrb	r2, [r7, #7]
 800469a:	4919      	ldr	r1, [pc, #100]	; (8004700 <ResetDevice+0x94>)
 800469c:	4613      	mov	r3, r2
 800469e:	009b      	lsls	r3, r3, #2
 80046a0:	4413      	add	r3, r2
 80046a2:	009b      	lsls	r3, r3, #2
 80046a4:	440b      	add	r3, r1
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	4618      	mov	r0, r3
 80046aa:	f7ff fc53 	bl	8003f54 <LL_SPI_GetTxFIFOLevel>
 80046ae:	4603      	mov	r3, r0
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d1f1      	bne.n	8004698 <ResetDevice+0x2c>
	while(LL_SPI_IsActiveFlag_RXNE(Device[deviceIndex].SPIx))
 80046b4:	e00a      	b.n	80046cc <ResetDevice+0x60>
		LL_SPI_ReceiveData8(Device[deviceIndex].SPIx);
 80046b6:	79fa      	ldrb	r2, [r7, #7]
 80046b8:	4911      	ldr	r1, [pc, #68]	; (8004700 <ResetDevice+0x94>)
 80046ba:	4613      	mov	r3, r2
 80046bc:	009b      	lsls	r3, r3, #2
 80046be:	4413      	add	r3, r2
 80046c0:	009b      	lsls	r3, r3, #2
 80046c2:	440b      	add	r3, r1
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4618      	mov	r0, r3
 80046c8:	f7ff fc52 	bl	8003f70 <LL_SPI_ReceiveData8>
	while(LL_SPI_IsActiveFlag_RXNE(Device[deviceIndex].SPIx))
 80046cc:	79fa      	ldrb	r2, [r7, #7]
 80046ce:	490c      	ldr	r1, [pc, #48]	; (8004700 <ResetDevice+0x94>)
 80046d0:	4613      	mov	r3, r2
 80046d2:	009b      	lsls	r3, r3, #2
 80046d4:	4413      	add	r3, r2
 80046d6:	009b      	lsls	r3, r3, #2
 80046d8:	440b      	add	r3, r1
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4618      	mov	r0, r3
 80046de:	f7ff fc13 	bl	8003f08 <LL_SPI_IsActiveFlag_RXNE>
 80046e2:	4603      	mov	r3, r0
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d1e6      	bne.n	80046b6 <ResetDevice+0x4a>

	ClearChipSelect(deviceIndex);
 80046e8:	79fb      	ldrb	r3, [r7, #7]
 80046ea:	4618      	mov	r0, r3
 80046ec:	f000 f980 	bl	80049f0 <ClearChipSelect>
	LL_mDelay(1);					// Minimum 2 us required (t_RL)
 80046f0:	2001      	movs	r0, #1
 80046f2:	f001 fe21 	bl	8006338 <LL_mDelay>
}
 80046f6:	bf00      	nop
 80046f8:	3708      	adds	r7, #8
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd80      	pop	{r7, pc}
 80046fe:	bf00      	nop
 8004700:	200002e4 	.word	0x200002e4

08004704 <ModifyRegisterBits>:

static void ModifyRegisterBits(uint8_t deviceIndex, uint8_t reg, uint8_t mask, uint8_t data)
{
 8004704:	b590      	push	{r4, r7, lr}
 8004706:	b083      	sub	sp, #12
 8004708:	af00      	add	r7, sp, #0
 800470a:	4604      	mov	r4, r0
 800470c:	4608      	mov	r0, r1
 800470e:	4611      	mov	r1, r2
 8004710:	461a      	mov	r2, r3
 8004712:	4623      	mov	r3, r4
 8004714:	71fb      	strb	r3, [r7, #7]
 8004716:	4603      	mov	r3, r0
 8004718:	71bb      	strb	r3, [r7, #6]
 800471a:	460b      	mov	r3, r1
 800471c:	717b      	strb	r3, [r7, #5]
 800471e:	4613      	mov	r3, r2
 8004720:	713b      	strb	r3, [r7, #4]
	SetChipSelect(deviceIndex);
 8004722:	79fb      	ldrb	r3, [r7, #7]
 8004724:	4618      	mov	r0, r3
 8004726:	f000 f943 	bl	80049b0 <SetChipSelect>

	LL_SPI_TransmitData8(Device[deviceIndex].SPIx, BIT_MODIFY);
 800472a:	79fa      	ldrb	r2, [r7, #7]
 800472c:	4938      	ldr	r1, [pc, #224]	; (8004810 <ModifyRegisterBits+0x10c>)
 800472e:	4613      	mov	r3, r2
 8004730:	009b      	lsls	r3, r3, #2
 8004732:	4413      	add	r3, r2
 8004734:	009b      	lsls	r3, r3, #2
 8004736:	440b      	add	r3, r1
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	2105      	movs	r1, #5
 800473c:	4618      	mov	r0, r3
 800473e:	f7ff fc25 	bl	8003f8c <LL_SPI_TransmitData8>
	LL_SPI_TransmitData8(Device[deviceIndex].SPIx, reg);
 8004742:	79fa      	ldrb	r2, [r7, #7]
 8004744:	4932      	ldr	r1, [pc, #200]	; (8004810 <ModifyRegisterBits+0x10c>)
 8004746:	4613      	mov	r3, r2
 8004748:	009b      	lsls	r3, r3, #2
 800474a:	4413      	add	r3, r2
 800474c:	009b      	lsls	r3, r3, #2
 800474e:	440b      	add	r3, r1
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	79ba      	ldrb	r2, [r7, #6]
 8004754:	4611      	mov	r1, r2
 8004756:	4618      	mov	r0, r3
 8004758:	f7ff fc18 	bl	8003f8c <LL_SPI_TransmitData8>
	LL_SPI_TransmitData8(Device[deviceIndex].SPIx, mask);
 800475c:	79fa      	ldrb	r2, [r7, #7]
 800475e:	492c      	ldr	r1, [pc, #176]	; (8004810 <ModifyRegisterBits+0x10c>)
 8004760:	4613      	mov	r3, r2
 8004762:	009b      	lsls	r3, r3, #2
 8004764:	4413      	add	r3, r2
 8004766:	009b      	lsls	r3, r3, #2
 8004768:	440b      	add	r3, r1
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	797a      	ldrb	r2, [r7, #5]
 800476e:	4611      	mov	r1, r2
 8004770:	4618      	mov	r0, r3
 8004772:	f7ff fc0b 	bl	8003f8c <LL_SPI_TransmitData8>

	while(!(LL_SPI_IsActiveFlag_TXE(Device[deviceIndex].SPIx)));	// Tx FIFO can only hold 3 bytes for 8 bit transmission
 8004776:	bf00      	nop
 8004778:	79fa      	ldrb	r2, [r7, #7]
 800477a:	4925      	ldr	r1, [pc, #148]	; (8004810 <ModifyRegisterBits+0x10c>)
 800477c:	4613      	mov	r3, r2
 800477e:	009b      	lsls	r3, r3, #2
 8004780:	4413      	add	r3, r2
 8004782:	009b      	lsls	r3, r3, #2
 8004784:	440b      	add	r3, r1
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4618      	mov	r0, r3
 800478a:	f7ff fbd0 	bl	8003f2e <LL_SPI_IsActiveFlag_TXE>
 800478e:	4603      	mov	r3, r0
 8004790:	2b00      	cmp	r3, #0
 8004792:	d0f1      	beq.n	8004778 <ModifyRegisterBits+0x74>
	LL_SPI_TransmitData8(Device[deviceIndex].SPIx, data);
 8004794:	79fa      	ldrb	r2, [r7, #7]
 8004796:	491e      	ldr	r1, [pc, #120]	; (8004810 <ModifyRegisterBits+0x10c>)
 8004798:	4613      	mov	r3, r2
 800479a:	009b      	lsls	r3, r3, #2
 800479c:	4413      	add	r3, r2
 800479e:	009b      	lsls	r3, r3, #2
 80047a0:	440b      	add	r3, r1
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	793a      	ldrb	r2, [r7, #4]
 80047a6:	4611      	mov	r1, r2
 80047a8:	4618      	mov	r0, r3
 80047aa:	f7ff fbef 	bl	8003f8c <LL_SPI_TransmitData8>

	while(LL_SPI_GetTxFIFOLevel(Device[deviceIndex].SPIx));
 80047ae:	bf00      	nop
 80047b0:	79fa      	ldrb	r2, [r7, #7]
 80047b2:	4917      	ldr	r1, [pc, #92]	; (8004810 <ModifyRegisterBits+0x10c>)
 80047b4:	4613      	mov	r3, r2
 80047b6:	009b      	lsls	r3, r3, #2
 80047b8:	4413      	add	r3, r2
 80047ba:	009b      	lsls	r3, r3, #2
 80047bc:	440b      	add	r3, r1
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4618      	mov	r0, r3
 80047c2:	f7ff fbc7 	bl	8003f54 <LL_SPI_GetTxFIFOLevel>
 80047c6:	4603      	mov	r3, r0
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d1f1      	bne.n	80047b0 <ModifyRegisterBits+0xac>
	while(LL_SPI_IsActiveFlag_RXNE(Device[deviceIndex].SPIx))
 80047cc:	e00a      	b.n	80047e4 <ModifyRegisterBits+0xe0>
		LL_SPI_ReceiveData8(Device[deviceIndex].SPIx);
 80047ce:	79fa      	ldrb	r2, [r7, #7]
 80047d0:	490f      	ldr	r1, [pc, #60]	; (8004810 <ModifyRegisterBits+0x10c>)
 80047d2:	4613      	mov	r3, r2
 80047d4:	009b      	lsls	r3, r3, #2
 80047d6:	4413      	add	r3, r2
 80047d8:	009b      	lsls	r3, r3, #2
 80047da:	440b      	add	r3, r1
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4618      	mov	r0, r3
 80047e0:	f7ff fbc6 	bl	8003f70 <LL_SPI_ReceiveData8>
	while(LL_SPI_IsActiveFlag_RXNE(Device[deviceIndex].SPIx))
 80047e4:	79fa      	ldrb	r2, [r7, #7]
 80047e6:	490a      	ldr	r1, [pc, #40]	; (8004810 <ModifyRegisterBits+0x10c>)
 80047e8:	4613      	mov	r3, r2
 80047ea:	009b      	lsls	r3, r3, #2
 80047ec:	4413      	add	r3, r2
 80047ee:	009b      	lsls	r3, r3, #2
 80047f0:	440b      	add	r3, r1
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4618      	mov	r0, r3
 80047f6:	f7ff fb87 	bl	8003f08 <LL_SPI_IsActiveFlag_RXNE>
 80047fa:	4603      	mov	r3, r0
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d1e6      	bne.n	80047ce <ModifyRegisterBits+0xca>

	ClearChipSelect(deviceIndex);
 8004800:	79fb      	ldrb	r3, [r7, #7]
 8004802:	4618      	mov	r0, r3
 8004804:	f000 f8f4 	bl	80049f0 <ClearChipSelect>
}
 8004808:	bf00      	nop
 800480a:	370c      	adds	r7, #12
 800480c:	46bd      	mov	sp, r7
 800480e:	bd90      	pop	{r4, r7, pc}
 8004810:	200002e4 	.word	0x200002e4

08004814 <RequestToSend>:

static void RequestToSend(uint8_t deviceIndex, uint8_t RTS_Tx)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	b082      	sub	sp, #8
 8004818:	af00      	add	r7, sp, #0
 800481a:	4603      	mov	r3, r0
 800481c:	460a      	mov	r2, r1
 800481e:	71fb      	strb	r3, [r7, #7]
 8004820:	4613      	mov	r3, r2
 8004822:	71bb      	strb	r3, [r7, #6]
	SetChipSelect(deviceIndex);
 8004824:	79fb      	ldrb	r3, [r7, #7]
 8004826:	4618      	mov	r0, r3
 8004828:	f000 f8c2 	bl	80049b0 <SetChipSelect>

	LL_SPI_TransmitData8(Device[deviceIndex].SPIx, RTS_Tx);
 800482c:	79fa      	ldrb	r2, [r7, #7]
 800482e:	4926      	ldr	r1, [pc, #152]	; (80048c8 <RequestToSend+0xb4>)
 8004830:	4613      	mov	r3, r2
 8004832:	009b      	lsls	r3, r3, #2
 8004834:	4413      	add	r3, r2
 8004836:	009b      	lsls	r3, r3, #2
 8004838:	440b      	add	r3, r1
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	79ba      	ldrb	r2, [r7, #6]
 800483e:	4611      	mov	r1, r2
 8004840:	4618      	mov	r0, r3
 8004842:	f7ff fba3 	bl	8003f8c <LL_SPI_TransmitData8>

	while(LL_SPI_GetTxFIFOLevel(Device[deviceIndex].SPIx));
 8004846:	bf00      	nop
 8004848:	79fa      	ldrb	r2, [r7, #7]
 800484a:	491f      	ldr	r1, [pc, #124]	; (80048c8 <RequestToSend+0xb4>)
 800484c:	4613      	mov	r3, r2
 800484e:	009b      	lsls	r3, r3, #2
 8004850:	4413      	add	r3, r2
 8004852:	009b      	lsls	r3, r3, #2
 8004854:	440b      	add	r3, r1
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4618      	mov	r0, r3
 800485a:	f7ff fb7b 	bl	8003f54 <LL_SPI_GetTxFIFOLevel>
 800485e:	4603      	mov	r3, r0
 8004860:	2b00      	cmp	r3, #0
 8004862:	d1f1      	bne.n	8004848 <RequestToSend+0x34>
	while(!LL_SPI_IsActiveFlag_RXNE(Device[deviceIndex].SPIx));
 8004864:	bf00      	nop
 8004866:	79fa      	ldrb	r2, [r7, #7]
 8004868:	4917      	ldr	r1, [pc, #92]	; (80048c8 <RequestToSend+0xb4>)
 800486a:	4613      	mov	r3, r2
 800486c:	009b      	lsls	r3, r3, #2
 800486e:	4413      	add	r3, r2
 8004870:	009b      	lsls	r3, r3, #2
 8004872:	440b      	add	r3, r1
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	4618      	mov	r0, r3
 8004878:	f7ff fb46 	bl	8003f08 <LL_SPI_IsActiveFlag_RXNE>
 800487c:	4603      	mov	r3, r0
 800487e:	2b00      	cmp	r3, #0
 8004880:	d0f1      	beq.n	8004866 <RequestToSend+0x52>
	while(LL_SPI_IsActiveFlag_RXNE(Device[deviceIndex].SPIx))
 8004882:	e00a      	b.n	800489a <RequestToSend+0x86>
		LL_SPI_ReceiveData8(Device[deviceIndex].SPIx);
 8004884:	79fa      	ldrb	r2, [r7, #7]
 8004886:	4910      	ldr	r1, [pc, #64]	; (80048c8 <RequestToSend+0xb4>)
 8004888:	4613      	mov	r3, r2
 800488a:	009b      	lsls	r3, r3, #2
 800488c:	4413      	add	r3, r2
 800488e:	009b      	lsls	r3, r3, #2
 8004890:	440b      	add	r3, r1
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4618      	mov	r0, r3
 8004896:	f7ff fb6b 	bl	8003f70 <LL_SPI_ReceiveData8>
	while(LL_SPI_IsActiveFlag_RXNE(Device[deviceIndex].SPIx))
 800489a:	79fa      	ldrb	r2, [r7, #7]
 800489c:	490a      	ldr	r1, [pc, #40]	; (80048c8 <RequestToSend+0xb4>)
 800489e:	4613      	mov	r3, r2
 80048a0:	009b      	lsls	r3, r3, #2
 80048a2:	4413      	add	r3, r2
 80048a4:	009b      	lsls	r3, r3, #2
 80048a6:	440b      	add	r3, r1
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4618      	mov	r0, r3
 80048ac:	f7ff fb2c 	bl	8003f08 <LL_SPI_IsActiveFlag_RXNE>
 80048b0:	4603      	mov	r3, r0
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d1e6      	bne.n	8004884 <RequestToSend+0x70>

	ClearChipSelect(deviceIndex);
 80048b6:	79fb      	ldrb	r3, [r7, #7]
 80048b8:	4618      	mov	r0, r3
 80048ba:	f000 f899 	bl	80049f0 <ClearChipSelect>
}
 80048be:	bf00      	nop
 80048c0:	3708      	adds	r7, #8
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bd80      	pop	{r7, pc}
 80048c6:	bf00      	nop
 80048c8:	200002e4 	.word	0x200002e4

080048cc <ReadStatus>:

static uint8_t ReadStatus(uint8_t deviceIndex)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b084      	sub	sp, #16
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	4603      	mov	r3, r0
 80048d4:	71fb      	strb	r3, [r7, #7]
	SetChipSelect(deviceIndex);
 80048d6:	79fb      	ldrb	r3, [r7, #7]
 80048d8:	4618      	mov	r0, r3
 80048da:	f000 f869 	bl	80049b0 <SetChipSelect>

	LL_SPI_TransmitData8(Device[deviceIndex].SPIx, READ_STATUS);
 80048de:	79fa      	ldrb	r2, [r7, #7]
 80048e0:	4932      	ldr	r1, [pc, #200]	; (80049ac <ReadStatus+0xe0>)
 80048e2:	4613      	mov	r3, r2
 80048e4:	009b      	lsls	r3, r3, #2
 80048e6:	4413      	add	r3, r2
 80048e8:	009b      	lsls	r3, r3, #2
 80048ea:	440b      	add	r3, r1
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	21a0      	movs	r1, #160	; 0xa0
 80048f0:	4618      	mov	r0, r3
 80048f2:	f7ff fb4b 	bl	8003f8c <LL_SPI_TransmitData8>
	LL_SPI_TransmitData8(Device[deviceIndex].SPIx, 0);
 80048f6:	79fa      	ldrb	r2, [r7, #7]
 80048f8:	492c      	ldr	r1, [pc, #176]	; (80049ac <ReadStatus+0xe0>)
 80048fa:	4613      	mov	r3, r2
 80048fc:	009b      	lsls	r3, r3, #2
 80048fe:	4413      	add	r3, r2
 8004900:	009b      	lsls	r3, r3, #2
 8004902:	440b      	add	r3, r1
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	2100      	movs	r1, #0
 8004908:	4618      	mov	r0, r3
 800490a:	f7ff fb3f 	bl	8003f8c <LL_SPI_TransmitData8>
	while(LL_SPI_GetTxFIFOLevel(Device[deviceIndex].SPIx));
 800490e:	bf00      	nop
 8004910:	79fa      	ldrb	r2, [r7, #7]
 8004912:	4926      	ldr	r1, [pc, #152]	; (80049ac <ReadStatus+0xe0>)
 8004914:	4613      	mov	r3, r2
 8004916:	009b      	lsls	r3, r3, #2
 8004918:	4413      	add	r3, r2
 800491a:	009b      	lsls	r3, r3, #2
 800491c:	440b      	add	r3, r1
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4618      	mov	r0, r3
 8004922:	f7ff fb17 	bl	8003f54 <LL_SPI_GetTxFIFOLevel>
 8004926:	4603      	mov	r3, r0
 8004928:	2b00      	cmp	r3, #0
 800492a:	d1f1      	bne.n	8004910 <ReadStatus+0x44>

	while(!(LL_SPI_IsActiveFlag_RXNE(Device[deviceIndex].SPIx)));
 800492c:	bf00      	nop
 800492e:	79fa      	ldrb	r2, [r7, #7]
 8004930:	491e      	ldr	r1, [pc, #120]	; (80049ac <ReadStatus+0xe0>)
 8004932:	4613      	mov	r3, r2
 8004934:	009b      	lsls	r3, r3, #2
 8004936:	4413      	add	r3, r2
 8004938:	009b      	lsls	r3, r3, #2
 800493a:	440b      	add	r3, r1
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4618      	mov	r0, r3
 8004940:	f7ff fae2 	bl	8003f08 <LL_SPI_IsActiveFlag_RXNE>
 8004944:	4603      	mov	r3, r0
 8004946:	2b00      	cmp	r3, #0
 8004948:	d0f1      	beq.n	800492e <ReadStatus+0x62>
	LL_SPI_ReceiveData8(Device[deviceIndex].SPIx);
 800494a:	79fa      	ldrb	r2, [r7, #7]
 800494c:	4917      	ldr	r1, [pc, #92]	; (80049ac <ReadStatus+0xe0>)
 800494e:	4613      	mov	r3, r2
 8004950:	009b      	lsls	r3, r3, #2
 8004952:	4413      	add	r3, r2
 8004954:	009b      	lsls	r3, r3, #2
 8004956:	440b      	add	r3, r1
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4618      	mov	r0, r3
 800495c:	f7ff fb08 	bl	8003f70 <LL_SPI_ReceiveData8>
	while(!(LL_SPI_IsActiveFlag_RXNE(Device[deviceIndex].SPIx)));
 8004960:	bf00      	nop
 8004962:	79fa      	ldrb	r2, [r7, #7]
 8004964:	4911      	ldr	r1, [pc, #68]	; (80049ac <ReadStatus+0xe0>)
 8004966:	4613      	mov	r3, r2
 8004968:	009b      	lsls	r3, r3, #2
 800496a:	4413      	add	r3, r2
 800496c:	009b      	lsls	r3, r3, #2
 800496e:	440b      	add	r3, r1
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	4618      	mov	r0, r3
 8004974:	f7ff fac8 	bl	8003f08 <LL_SPI_IsActiveFlag_RXNE>
 8004978:	4603      	mov	r3, r0
 800497a:	2b00      	cmp	r3, #0
 800497c:	d0f1      	beq.n	8004962 <ReadStatus+0x96>
	uint8_t status = LL_SPI_ReceiveData8(Device[deviceIndex].SPIx);
 800497e:	79fa      	ldrb	r2, [r7, #7]
 8004980:	490a      	ldr	r1, [pc, #40]	; (80049ac <ReadStatus+0xe0>)
 8004982:	4613      	mov	r3, r2
 8004984:	009b      	lsls	r3, r3, #2
 8004986:	4413      	add	r3, r2
 8004988:	009b      	lsls	r3, r3, #2
 800498a:	440b      	add	r3, r1
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4618      	mov	r0, r3
 8004990:	f7ff faee 	bl	8003f70 <LL_SPI_ReceiveData8>
 8004994:	4603      	mov	r3, r0
 8004996:	73fb      	strb	r3, [r7, #15]

	ClearChipSelect(deviceIndex);
 8004998:	79fb      	ldrb	r3, [r7, #7]
 800499a:	4618      	mov	r0, r3
 800499c:	f000 f828 	bl	80049f0 <ClearChipSelect>

	return status;
 80049a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80049a2:	4618      	mov	r0, r3
 80049a4:	3710      	adds	r7, #16
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bd80      	pop	{r7, pc}
 80049aa:	bf00      	nop
 80049ac:	200002e4 	.word	0x200002e4

080049b0 <SetChipSelect>:

static inline void SetChipSelect(uint8_t deviceIndex)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b082      	sub	sp, #8
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	4603      	mov	r3, r0
 80049b8:	71fb      	strb	r3, [r7, #7]
	LL_GPIO_ResetOutputPin(Device[deviceIndex].CS_Port, Device[deviceIndex].csPin);
 80049ba:	79fa      	ldrb	r2, [r7, #7]
 80049bc:	490b      	ldr	r1, [pc, #44]	; (80049ec <SetChipSelect+0x3c>)
 80049be:	4613      	mov	r3, r2
 80049c0:	009b      	lsls	r3, r3, #2
 80049c2:	4413      	add	r3, r2
 80049c4:	009b      	lsls	r3, r3, #2
 80049c6:	440b      	add	r3, r1
 80049c8:	3304      	adds	r3, #4
 80049ca:	6818      	ldr	r0, [r3, #0]
 80049cc:	79fa      	ldrb	r2, [r7, #7]
 80049ce:	4907      	ldr	r1, [pc, #28]	; (80049ec <SetChipSelect+0x3c>)
 80049d0:	4613      	mov	r3, r2
 80049d2:	009b      	lsls	r3, r3, #2
 80049d4:	4413      	add	r3, r2
 80049d6:	009b      	lsls	r3, r3, #2
 80049d8:	440b      	add	r3, r1
 80049da:	3308      	adds	r3, #8
 80049dc:	881b      	ldrh	r3, [r3, #0]
 80049de:	4619      	mov	r1, r3
 80049e0:	f7ff fa84 	bl	8003eec <LL_GPIO_ResetOutputPin>
}
 80049e4:	bf00      	nop
 80049e6:	3708      	adds	r7, #8
 80049e8:	46bd      	mov	sp, r7
 80049ea:	bd80      	pop	{r7, pc}
 80049ec:	200002e4 	.word	0x200002e4

080049f0 <ClearChipSelect>:

static inline void ClearChipSelect(uint8_t deviceIndex)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b082      	sub	sp, #8
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	4603      	mov	r3, r0
 80049f8:	71fb      	strb	r3, [r7, #7]
	LL_GPIO_SetOutputPin(Device[deviceIndex].CS_Port, Device[deviceIndex].csPin);
 80049fa:	79fa      	ldrb	r2, [r7, #7]
 80049fc:	490b      	ldr	r1, [pc, #44]	; (8004a2c <ClearChipSelect+0x3c>)
 80049fe:	4613      	mov	r3, r2
 8004a00:	009b      	lsls	r3, r3, #2
 8004a02:	4413      	add	r3, r2
 8004a04:	009b      	lsls	r3, r3, #2
 8004a06:	440b      	add	r3, r1
 8004a08:	3304      	adds	r3, #4
 8004a0a:	6818      	ldr	r0, [r3, #0]
 8004a0c:	79fa      	ldrb	r2, [r7, #7]
 8004a0e:	4907      	ldr	r1, [pc, #28]	; (8004a2c <ClearChipSelect+0x3c>)
 8004a10:	4613      	mov	r3, r2
 8004a12:	009b      	lsls	r3, r3, #2
 8004a14:	4413      	add	r3, r2
 8004a16:	009b      	lsls	r3, r3, #2
 8004a18:	440b      	add	r3, r1
 8004a1a:	3308      	adds	r3, #8
 8004a1c:	881b      	ldrh	r3, [r3, #0]
 8004a1e:	4619      	mov	r1, r3
 8004a20:	f7ff fa56 	bl	8003ed0 <LL_GPIO_SetOutputPin>
}
 8004a24:	bf00      	nop
 8004a26:	3708      	adds	r7, #8
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	bd80      	pop	{r7, pc}
 8004a2c:	200002e4 	.word	0x200002e4

08004a30 <LL_SPI_IsActiveFlag_RXNE>:
{
 8004a30:	b480      	push	{r7}
 8004a32:	b083      	sub	sp, #12
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	689b      	ldr	r3, [r3, #8]
 8004a3c:	f003 0301 	and.w	r3, r3, #1
 8004a40:	2b01      	cmp	r3, #1
 8004a42:	d101      	bne.n	8004a48 <LL_SPI_IsActiveFlag_RXNE+0x18>
 8004a44:	2301      	movs	r3, #1
 8004a46:	e000      	b.n	8004a4a <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8004a48:	2300      	movs	r3, #0
}
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	370c      	adds	r7, #12
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a54:	4770      	bx	lr

08004a56 <LL_SPI_IsActiveFlag_TXE>:
{
 8004a56:	b480      	push	{r7}
 8004a58:	b083      	sub	sp, #12
 8004a5a:	af00      	add	r7, sp, #0
 8004a5c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	689b      	ldr	r3, [r3, #8]
 8004a62:	f003 0302 	and.w	r3, r3, #2
 8004a66:	2b02      	cmp	r3, #2
 8004a68:	d101      	bne.n	8004a6e <LL_SPI_IsActiveFlag_TXE+0x18>
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	e000      	b.n	8004a70 <LL_SPI_IsActiveFlag_TXE+0x1a>
 8004a6e:	2300      	movs	r3, #0
}
 8004a70:	4618      	mov	r0, r3
 8004a72:	370c      	adds	r7, #12
 8004a74:	46bd      	mov	sp, r7
 8004a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7a:	4770      	bx	lr

08004a7c <LL_SPI_ReceiveData8>:
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b083      	sub	sp, #12
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	330c      	adds	r3, #12
 8004a88:	781b      	ldrb	r3, [r3, #0]
 8004a8a:	b2db      	uxtb	r3, r3
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	370c      	adds	r7, #12
 8004a90:	46bd      	mov	sp, r7
 8004a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a96:	4770      	bx	lr

08004a98 <LL_SPI_TransmitData8>:
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b085      	sub	sp, #20
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
 8004aa0:	460b      	mov	r3, r1
 8004aa2:	70fb      	strb	r3, [r7, #3]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	330c      	adds	r3, #12
 8004aa8:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	78fa      	ldrb	r2, [r7, #3]
 8004aae:	701a      	strb	r2, [r3, #0]
}
 8004ab0:	bf00      	nop
 8004ab2:	3714      	adds	r7, #20
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aba:	4770      	bx	lr

08004abc <LL_GPIO_SetOutputPin>:
{
 8004abc:	b480      	push	{r7}
 8004abe:	b083      	sub	sp, #12
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
 8004ac4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	683a      	ldr	r2, [r7, #0]
 8004aca:	619a      	str	r2, [r3, #24]
}
 8004acc:	bf00      	nop
 8004ace:	370c      	adds	r7, #12
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad6:	4770      	bx	lr

08004ad8 <LL_GPIO_ResetOutputPin>:
{
 8004ad8:	b480      	push	{r7}
 8004ada:	b083      	sub	sp, #12
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
 8004ae0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	683a      	ldr	r2, [r7, #0]
 8004ae6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004ae8:	bf00      	nop
 8004aea:	370c      	adds	r7, #12
 8004aec:	46bd      	mov	sp, r7
 8004aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af2:	4770      	bx	lr

08004af4 <MPU925x_Init>:
/*******************************************************************************
* PUBLIC FUNCTIONS
*******************************************************************************/

MPU925x_Error_e MPU925x_Init(uint8_t deviceIndex, MPU925x_Init_t *Device_Init)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b084      	sub	sp, #16
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	4603      	mov	r3, r0
 8004afc:	6039      	str	r1, [r7, #0]
 8004afe:	71fb      	strb	r3, [r7, #7]
	if(deviceIndex + 1 > MPU925X_NUMBER_OF_DEVICES)
 8004b00:	79fb      	ldrb	r3, [r7, #7]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d000      	beq.n	8004b08 <MPU925x_Init+0x14>
		while(1);
 8004b06:	e7fe      	b.n	8004b06 <MPU925x_Init+0x12>

	memcpy(&Device[deviceIndex], Device_Init, sizeof(MPU925x_Init_t));
 8004b08:	79fb      	ldrb	r3, [r7, #7]
 8004b0a:	011b      	lsls	r3, r3, #4
 8004b0c:	4a12      	ldr	r2, [pc, #72]	; (8004b58 <MPU925x_Init+0x64>)
 8004b0e:	4413      	add	r3, r2
 8004b10:	220c      	movs	r2, #12
 8004b12:	6839      	ldr	r1, [r7, #0]
 8004b14:	4618      	mov	r0, r3
 8004b16:	f001 fc6b 	bl	80063f0 <memcpy>

	ClearChipSelect(deviceIndex);
 8004b1a:	79fb      	ldrb	r3, [r7, #7]
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	f000 fb07 	bl	8005130 <ClearChipSelect>

	uint8_t whoAmI;
	ReadRegData(deviceIndex, MPU925X_REG_WHO_AM_I, &whoAmI, sizeof(whoAmI));
 8004b22:	f107 020f 	add.w	r2, r7, #15
 8004b26:	79f8      	ldrb	r0, [r7, #7]
 8004b28:	2301      	movs	r3, #1
 8004b2a:	2175      	movs	r1, #117	; 0x75
 8004b2c:	f000 fa0c 	bl	8004f48 <ReadRegData>
	if((whoAmI != MPU9250_DEVICE_ID) && (whoAmI != MPU9255_DEVICE_ID))
 8004b30:	7bfb      	ldrb	r3, [r7, #15]
 8004b32:	2b71      	cmp	r3, #113	; 0x71
 8004b34:	d004      	beq.n	8004b40 <MPU925x_Init+0x4c>
 8004b36:	7bfb      	ldrb	r3, [r7, #15]
 8004b38:	2b73      	cmp	r3, #115	; 0x73
 8004b3a:	d001      	beq.n	8004b40 <MPU925x_Init+0x4c>
		return MPU925x_WhoAmI_Error;
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	e007      	b.n	8004b50 <MPU925x_Init+0x5c>

	Device[deviceIndex].isInit = 1;
 8004b40:	79fb      	ldrb	r3, [r7, #7]
 8004b42:	4a05      	ldr	r2, [pc, #20]	; (8004b58 <MPU925x_Init+0x64>)
 8004b44:	011b      	lsls	r3, r3, #4
 8004b46:	4413      	add	r3, r2
 8004b48:	330c      	adds	r3, #12
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	601a      	str	r2, [r3, #0]

	return MPU925x_NoError;
 8004b4e:	2300      	movs	r3, #0
}
 8004b50:	4618      	mov	r0, r3
 8004b52:	3710      	adds	r7, #16
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bd80      	pop	{r7, pc}
 8004b58:	2000030c 	.word	0x2000030c

08004b5c <MPU925x_SetAccelSensitivity>:

void MPU925x_SetAccelSensitivity(uint8_t deviceIndex, MPU925x_AccelSensitivity_e sensitivity)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b084      	sub	sp, #16
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	4603      	mov	r3, r0
 8004b64:	460a      	mov	r2, r1
 8004b66:	71fb      	strb	r3, [r7, #7]
 8004b68:	4613      	mov	r3, r2
 8004b6a:	71bb      	strb	r3, [r7, #6]
	if(!Device[deviceIndex].isInit)
 8004b6c:	79fb      	ldrb	r3, [r7, #7]
 8004b6e:	4a42      	ldr	r2, [pc, #264]	; (8004c78 <MPU925x_SetAccelSensitivity+0x11c>)
 8004b70:	011b      	lsls	r3, r3, #4
 8004b72:	4413      	add	r3, r2
 8004b74:	330c      	adds	r3, #12
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d100      	bne.n	8004b7e <MPU925x_SetAccelSensitivity+0x22>
		while(1);
 8004b7c:	e7fe      	b.n	8004b7c <MPU925x_SetAccelSensitivity+0x20>

	uint8_t data;
	switch(sensitivity)
 8004b7e:	79bb      	ldrb	r3, [r7, #6]
 8004b80:	2b03      	cmp	r3, #3
 8004b82:	d875      	bhi.n	8004c70 <MPU925x_SetAccelSensitivity+0x114>
 8004b84:	a201      	add	r2, pc, #4	; (adr r2, 8004b8c <MPU925x_SetAccelSensitivity+0x30>)
 8004b86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b8a:	bf00      	nop
 8004b8c:	08004b9d 	.word	0x08004b9d
 8004b90:	08004bcd 	.word	0x08004bcd
 8004b94:	08004c07 	.word	0x08004c07
 8004b98:	08004c41 	.word	0x08004c41
	{
	case MPU925x_AccelSensitivity_2g:
		ReadRegData(deviceIndex, MPU925X_REG_ACCEL_CONFIG, &data, 1);
 8004b9c:	f107 020f 	add.w	r2, r7, #15
 8004ba0:	79f8      	ldrb	r0, [r7, #7]
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	211c      	movs	r1, #28
 8004ba6:	f000 f9cf 	bl	8004f48 <ReadRegData>
		data = data & ~0x18;
 8004baa:	7bfb      	ldrb	r3, [r7, #15]
 8004bac:	f023 0318 	bic.w	r3, r3, #24
 8004bb0:	b2db      	uxtb	r3, r3
 8004bb2:	73fb      	strb	r3, [r7, #15]
		WriteRegData(deviceIndex, MPU925X_REG_ACCEL_CONFIG, &data, 1);
 8004bb4:	f107 020f 	add.w	r2, r7, #15
 8004bb8:	79f8      	ldrb	r0, [r7, #7]
 8004bba:	2301      	movs	r3, #1
 8004bbc:	211c      	movs	r1, #28
 8004bbe:	f000 fa41 	bl	8005044 <WriteRegData>
		accelSensitivity = MPU925X_ACCEL_SENSITIVITY_2G;
 8004bc2:	4b2e      	ldr	r3, [pc, #184]	; (8004c7c <MPU925x_SetAccelSensitivity+0x120>)
 8004bc4:	f04f 428d 	mov.w	r2, #1182793728	; 0x46800000
 8004bc8:	601a      	str	r2, [r3, #0]
		break;
 8004bca:	e051      	b.n	8004c70 <MPU925x_SetAccelSensitivity+0x114>

	case MPU925x_AccelSensitivity_4g:
		ReadRegData(deviceIndex, MPU925X_REG_ACCEL_CONFIG, &data, 1);
 8004bcc:	f107 020f 	add.w	r2, r7, #15
 8004bd0:	79f8      	ldrb	r0, [r7, #7]
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	211c      	movs	r1, #28
 8004bd6:	f000 f9b7 	bl	8004f48 <ReadRegData>
		data = (data & ~0x18) | 0x08;
 8004bda:	7bfb      	ldrb	r3, [r7, #15]
 8004bdc:	b25b      	sxtb	r3, r3
 8004bde:	f023 0318 	bic.w	r3, r3, #24
 8004be2:	b25b      	sxtb	r3, r3
 8004be4:	f043 0308 	orr.w	r3, r3, #8
 8004be8:	b25b      	sxtb	r3, r3
 8004bea:	b2db      	uxtb	r3, r3
 8004bec:	73fb      	strb	r3, [r7, #15]
		WriteRegData(deviceIndex, MPU925X_REG_ACCEL_CONFIG, &data, 1);
 8004bee:	f107 020f 	add.w	r2, r7, #15
 8004bf2:	79f8      	ldrb	r0, [r7, #7]
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	211c      	movs	r1, #28
 8004bf8:	f000 fa24 	bl	8005044 <WriteRegData>
		accelSensitivity = MPU925X_ACCEL_SENSITIVITY_4G;
 8004bfc:	4b1f      	ldr	r3, [pc, #124]	; (8004c7c <MPU925x_SetAccelSensitivity+0x120>)
 8004bfe:	f04f 428c 	mov.w	r2, #1174405120	; 0x46000000
 8004c02:	601a      	str	r2, [r3, #0]
		break;
 8004c04:	e034      	b.n	8004c70 <MPU925x_SetAccelSensitivity+0x114>

	case MPU925x_AccelSensitivity_8g:
		ReadRegData(deviceIndex, MPU925X_REG_ACCEL_CONFIG, &data, 1);
 8004c06:	f107 020f 	add.w	r2, r7, #15
 8004c0a:	79f8      	ldrb	r0, [r7, #7]
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	211c      	movs	r1, #28
 8004c10:	f000 f99a 	bl	8004f48 <ReadRegData>
		data = (data & ~0x18) | 0x10;
 8004c14:	7bfb      	ldrb	r3, [r7, #15]
 8004c16:	b25b      	sxtb	r3, r3
 8004c18:	f023 0318 	bic.w	r3, r3, #24
 8004c1c:	b25b      	sxtb	r3, r3
 8004c1e:	f043 0310 	orr.w	r3, r3, #16
 8004c22:	b25b      	sxtb	r3, r3
 8004c24:	b2db      	uxtb	r3, r3
 8004c26:	73fb      	strb	r3, [r7, #15]
		WriteRegData(deviceIndex, MPU925X_REG_ACCEL_CONFIG, &data, 1);
 8004c28:	f107 020f 	add.w	r2, r7, #15
 8004c2c:	79f8      	ldrb	r0, [r7, #7]
 8004c2e:	2301      	movs	r3, #1
 8004c30:	211c      	movs	r1, #28
 8004c32:	f000 fa07 	bl	8005044 <WriteRegData>
		accelSensitivity = MPU925X_ACCEL_SENSITIVITY_8G;
 8004c36:	4b11      	ldr	r3, [pc, #68]	; (8004c7c <MPU925x_SetAccelSensitivity+0x120>)
 8004c38:	f04f 428b 	mov.w	r2, #1166016512	; 0x45800000
 8004c3c:	601a      	str	r2, [r3, #0]
		break;
 8004c3e:	e017      	b.n	8004c70 <MPU925x_SetAccelSensitivity+0x114>

	case MPU925x_AccelSensitivity_16g:
		ReadRegData(deviceIndex, MPU925X_REG_ACCEL_CONFIG, &data, 1);
 8004c40:	f107 020f 	add.w	r2, r7, #15
 8004c44:	79f8      	ldrb	r0, [r7, #7]
 8004c46:	2301      	movs	r3, #1
 8004c48:	211c      	movs	r1, #28
 8004c4a:	f000 f97d 	bl	8004f48 <ReadRegData>
		data = (data & ~0x18) | 0x18;
 8004c4e:	7bfb      	ldrb	r3, [r7, #15]
 8004c50:	f043 0318 	orr.w	r3, r3, #24
 8004c54:	b2db      	uxtb	r3, r3
 8004c56:	73fb      	strb	r3, [r7, #15]
		WriteRegData(deviceIndex, MPU925X_REG_ACCEL_CONFIG, &data, 1);
 8004c58:	f107 020f 	add.w	r2, r7, #15
 8004c5c:	79f8      	ldrb	r0, [r7, #7]
 8004c5e:	2301      	movs	r3, #1
 8004c60:	211c      	movs	r1, #28
 8004c62:	f000 f9ef 	bl	8005044 <WriteRegData>
		accelSensitivity = MPU925X_ACCEL_SENSITIVITY_16G;
 8004c66:	4b05      	ldr	r3, [pc, #20]	; (8004c7c <MPU925x_SetAccelSensitivity+0x120>)
 8004c68:	f04f 428a 	mov.w	r2, #1157627904	; 0x45000000
 8004c6c:	601a      	str	r2, [r3, #0]
		break;
 8004c6e:	bf00      	nop
	}
}
 8004c70:	bf00      	nop
 8004c72:	3710      	adds	r7, #16
 8004c74:	46bd      	mov	sp, r7
 8004c76:	bd80      	pop	{r7, pc}
 8004c78:	2000030c 	.word	0x2000030c
 8004c7c:	20000008 	.word	0x20000008

08004c80 <MPU925x_SetGyroSensitivity>:

void MPU925x_SetGyroSensitivity(uint8_t deviceIndex, MPU925x_GyroSensitivity_e sensitivity)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b084      	sub	sp, #16
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	4603      	mov	r3, r0
 8004c88:	460a      	mov	r2, r1
 8004c8a:	71fb      	strb	r3, [r7, #7]
 8004c8c:	4613      	mov	r3, r2
 8004c8e:	71bb      	strb	r3, [r7, #6]
	if(!Device[deviceIndex].isInit)
 8004c90:	79fb      	ldrb	r3, [r7, #7]
 8004c92:	4a40      	ldr	r2, [pc, #256]	; (8004d94 <MPU925x_SetGyroSensitivity+0x114>)
 8004c94:	011b      	lsls	r3, r3, #4
 8004c96:	4413      	add	r3, r2
 8004c98:	330c      	adds	r3, #12
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d100      	bne.n	8004ca2 <MPU925x_SetGyroSensitivity+0x22>
		while(1);
 8004ca0:	e7fe      	b.n	8004ca0 <MPU925x_SetGyroSensitivity+0x20>

	uint8_t data;
	switch(sensitivity)
 8004ca2:	79bb      	ldrb	r3, [r7, #6]
 8004ca4:	2b03      	cmp	r3, #3
 8004ca6:	d871      	bhi.n	8004d8c <MPU925x_SetGyroSensitivity+0x10c>
 8004ca8:	a201      	add	r2, pc, #4	; (adr r2, 8004cb0 <MPU925x_SetGyroSensitivity+0x30>)
 8004caa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cae:	bf00      	nop
 8004cb0:	08004cc1 	.word	0x08004cc1
 8004cb4:	08004cef 	.word	0x08004cef
 8004cb8:	08004d27 	.word	0x08004d27
 8004cbc:	08004d5f 	.word	0x08004d5f
	{
	case MPU925x_GyroSensitivity_250dps:
		ReadRegData(deviceIndex, MPU925X_REG_GYRO_CONFIG, &data, 1);
 8004cc0:	f107 020f 	add.w	r2, r7, #15
 8004cc4:	79f8      	ldrb	r0, [r7, #7]
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	211b      	movs	r1, #27
 8004cca:	f000 f93d 	bl	8004f48 <ReadRegData>
		data = data & ~0x18;
 8004cce:	7bfb      	ldrb	r3, [r7, #15]
 8004cd0:	f023 0318 	bic.w	r3, r3, #24
 8004cd4:	b2db      	uxtb	r3, r3
 8004cd6:	73fb      	strb	r3, [r7, #15]
		WriteRegData(deviceIndex, MPU925X_REG_GYRO_CONFIG, &data, 1);
 8004cd8:	f107 020f 	add.w	r2, r7, #15
 8004cdc:	79f8      	ldrb	r0, [r7, #7]
 8004cde:	2301      	movs	r3, #1
 8004ce0:	211b      	movs	r1, #27
 8004ce2:	f000 f9af 	bl	8005044 <WriteRegData>
		gyroSensitivity = MPU925X_GYRO_SENSITIVITY_250DPS;
 8004ce6:	4b2c      	ldr	r3, [pc, #176]	; (8004d98 <MPU925x_SetGyroSensitivity+0x118>)
 8004ce8:	4a2c      	ldr	r2, [pc, #176]	; (8004d9c <MPU925x_SetGyroSensitivity+0x11c>)
 8004cea:	601a      	str	r2, [r3, #0]
		break;
 8004cec:	e04e      	b.n	8004d8c <MPU925x_SetGyroSensitivity+0x10c>

	case MPU925x_GyroSensitivity_500dps:
		ReadRegData(deviceIndex, MPU925X_REG_GYRO_CONFIG, &data, 1);
 8004cee:	f107 020f 	add.w	r2, r7, #15
 8004cf2:	79f8      	ldrb	r0, [r7, #7]
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	211b      	movs	r1, #27
 8004cf8:	f000 f926 	bl	8004f48 <ReadRegData>
		data = (data & ~0x18) | 0x08;
 8004cfc:	7bfb      	ldrb	r3, [r7, #15]
 8004cfe:	b25b      	sxtb	r3, r3
 8004d00:	f023 0318 	bic.w	r3, r3, #24
 8004d04:	b25b      	sxtb	r3, r3
 8004d06:	f043 0308 	orr.w	r3, r3, #8
 8004d0a:	b25b      	sxtb	r3, r3
 8004d0c:	b2db      	uxtb	r3, r3
 8004d0e:	73fb      	strb	r3, [r7, #15]
		WriteRegData(deviceIndex, MPU925X_REG_GYRO_CONFIG, &data, 1);
 8004d10:	f107 020f 	add.w	r2, r7, #15
 8004d14:	79f8      	ldrb	r0, [r7, #7]
 8004d16:	2301      	movs	r3, #1
 8004d18:	211b      	movs	r1, #27
 8004d1a:	f000 f993 	bl	8005044 <WriteRegData>
		gyroSensitivity = MPU925X_GYRO_SENSITIVITY_500DPS;
 8004d1e:	4b1e      	ldr	r3, [pc, #120]	; (8004d98 <MPU925x_SetGyroSensitivity+0x118>)
 8004d20:	4a1f      	ldr	r2, [pc, #124]	; (8004da0 <MPU925x_SetGyroSensitivity+0x120>)
 8004d22:	601a      	str	r2, [r3, #0]
		break;
 8004d24:	e032      	b.n	8004d8c <MPU925x_SetGyroSensitivity+0x10c>

	case MPU925x_GyroSensitivity_1000dps:
		ReadRegData(deviceIndex, MPU925X_REG_GYRO_CONFIG, &data, 1);
 8004d26:	f107 020f 	add.w	r2, r7, #15
 8004d2a:	79f8      	ldrb	r0, [r7, #7]
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	211b      	movs	r1, #27
 8004d30:	f000 f90a 	bl	8004f48 <ReadRegData>
		data = (data & ~0x18) | 0x10;
 8004d34:	7bfb      	ldrb	r3, [r7, #15]
 8004d36:	b25b      	sxtb	r3, r3
 8004d38:	f023 0318 	bic.w	r3, r3, #24
 8004d3c:	b25b      	sxtb	r3, r3
 8004d3e:	f043 0310 	orr.w	r3, r3, #16
 8004d42:	b25b      	sxtb	r3, r3
 8004d44:	b2db      	uxtb	r3, r3
 8004d46:	73fb      	strb	r3, [r7, #15]
		WriteRegData(deviceIndex, MPU925X_REG_GYRO_CONFIG, &data, 1);
 8004d48:	f107 020f 	add.w	r2, r7, #15
 8004d4c:	79f8      	ldrb	r0, [r7, #7]
 8004d4e:	2301      	movs	r3, #1
 8004d50:	211b      	movs	r1, #27
 8004d52:	f000 f977 	bl	8005044 <WriteRegData>
		gyroSensitivity = MPU925X_GYRO_SENSITIVITY_1000DPS;
 8004d56:	4b10      	ldr	r3, [pc, #64]	; (8004d98 <MPU925x_SetGyroSensitivity+0x118>)
 8004d58:	4a12      	ldr	r2, [pc, #72]	; (8004da4 <MPU925x_SetGyroSensitivity+0x124>)
 8004d5a:	601a      	str	r2, [r3, #0]
		break;
 8004d5c:	e016      	b.n	8004d8c <MPU925x_SetGyroSensitivity+0x10c>

	case MPU925x_GyroSensitivity_2000dps:
		ReadRegData(deviceIndex, MPU925X_REG_GYRO_CONFIG, &data, 1);
 8004d5e:	f107 020f 	add.w	r2, r7, #15
 8004d62:	79f8      	ldrb	r0, [r7, #7]
 8004d64:	2301      	movs	r3, #1
 8004d66:	211b      	movs	r1, #27
 8004d68:	f000 f8ee 	bl	8004f48 <ReadRegData>
		data = (data & ~0x18) | 0x18;
 8004d6c:	7bfb      	ldrb	r3, [r7, #15]
 8004d6e:	f043 0318 	orr.w	r3, r3, #24
 8004d72:	b2db      	uxtb	r3, r3
 8004d74:	73fb      	strb	r3, [r7, #15]
		WriteRegData(deviceIndex, MPU925X_REG_GYRO_CONFIG, &data, 1);
 8004d76:	f107 020f 	add.w	r2, r7, #15
 8004d7a:	79f8      	ldrb	r0, [r7, #7]
 8004d7c:	2301      	movs	r3, #1
 8004d7e:	211b      	movs	r1, #27
 8004d80:	f000 f960 	bl	8005044 <WriteRegData>
		gyroSensitivity = MPU925X_GYRO_SENSITIVITY_2000DPS;
 8004d84:	4b04      	ldr	r3, [pc, #16]	; (8004d98 <MPU925x_SetGyroSensitivity+0x118>)
 8004d86:	4a08      	ldr	r2, [pc, #32]	; (8004da8 <MPU925x_SetGyroSensitivity+0x128>)
 8004d88:	601a      	str	r2, [r3, #0]
		break;
 8004d8a:	bf00      	nop
	}
}
 8004d8c:	bf00      	nop
 8004d8e:	3710      	adds	r7, #16
 8004d90:	46bd      	mov	sp, r7
 8004d92:	bd80      	pop	{r7, pc}
 8004d94:	2000030c 	.word	0x2000030c
 8004d98:	2000000c 	.word	0x2000000c
 8004d9c:	43030000 	.word	0x43030000
 8004da0:	42830000 	.word	0x42830000
 8004da4:	42033333 	.word	0x42033333
 8004da8:	41833333 	.word	0x41833333

08004dac <MPU925x_ReadIMU>:

	WriteRegData(deviceIndex, MPU925X_REG_SMPLRT_DIV, &divider, 1);
}

MPU925x_IMU_Data_t MPU925x_ReadIMU(uint8_t deviceIndex)
{
 8004dac:	b5b0      	push	{r4, r5, r7, lr}
 8004dae:	b096      	sub	sp, #88	; 0x58
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
 8004db4:	460b      	mov	r3, r1
 8004db6:	70fb      	strb	r3, [r7, #3]
	if(!Device[deviceIndex].isInit)
 8004db8:	78fb      	ldrb	r3, [r7, #3]
 8004dba:	4a60      	ldr	r2, [pc, #384]	; (8004f3c <MPU925x_ReadIMU+0x190>)
 8004dbc:	011b      	lsls	r3, r3, #4
 8004dbe:	4413      	add	r3, r2
 8004dc0:	330c      	adds	r3, #12
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d100      	bne.n	8004dca <MPU925x_ReadIMU+0x1e>
		while(1);
 8004dc8:	e7fe      	b.n	8004dc8 <MPU925x_ReadIMU+0x1c>

	MPU925x_IMU_Data_t IMU_Data;
	uint8_t data[14];
	ReadRegData(deviceIndex, MPU925X_REG_ACCEL_XOUT_H, data, 14);
 8004dca:	f107 0208 	add.w	r2, r7, #8
 8004dce:	78f8      	ldrb	r0, [r7, #3]
 8004dd0:	230e      	movs	r3, #14
 8004dd2:	213b      	movs	r1, #59	; 0x3b
 8004dd4:	f000 f8b8 	bl	8004f48 <ReadRegData>

	int16_t ax = ((int16_t) data[0] << 8) | data[1];
 8004dd8:	7a3b      	ldrb	r3, [r7, #8]
 8004dda:	021b      	lsls	r3, r3, #8
 8004ddc:	b21a      	sxth	r2, r3
 8004dde:	7a7b      	ldrb	r3, [r7, #9]
 8004de0:	b21b      	sxth	r3, r3
 8004de2:	4313      	orrs	r3, r2
 8004de4:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
	int16_t ay = ((int16_t) data[2] << 8) | data[3];
 8004de8:	7abb      	ldrb	r3, [r7, #10]
 8004dea:	021b      	lsls	r3, r3, #8
 8004dec:	b21a      	sxth	r2, r3
 8004dee:	7afb      	ldrb	r3, [r7, #11]
 8004df0:	b21b      	sxth	r3, r3
 8004df2:	4313      	orrs	r3, r2
 8004df4:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
	int16_t az = ((int16_t) data[4] << 8) | data[5];
 8004df8:	7b3b      	ldrb	r3, [r7, #12]
 8004dfa:	021b      	lsls	r3, r3, #8
 8004dfc:	b21a      	sxth	r2, r3
 8004dfe:	7b7b      	ldrb	r3, [r7, #13]
 8004e00:	b21b      	sxth	r3, r3
 8004e02:	4313      	orrs	r3, r2
 8004e04:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
	int16_t gx = ((int16_t) data[8] << 8) | data[9];
 8004e08:	7c3b      	ldrb	r3, [r7, #16]
 8004e0a:	021b      	lsls	r3, r3, #8
 8004e0c:	b21a      	sxth	r2, r3
 8004e0e:	7c7b      	ldrb	r3, [r7, #17]
 8004e10:	b21b      	sxth	r3, r3
 8004e12:	4313      	orrs	r3, r2
 8004e14:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
	int16_t gy = ((int16_t) data[10] << 8) | data[11];
 8004e18:	7cbb      	ldrb	r3, [r7, #18]
 8004e1a:	021b      	lsls	r3, r3, #8
 8004e1c:	b21a      	sxth	r2, r3
 8004e1e:	7cfb      	ldrb	r3, [r7, #19]
 8004e20:	b21b      	sxth	r3, r3
 8004e22:	4313      	orrs	r3, r2
 8004e24:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	int16_t gz = ((int16_t) data[12] << 8) | data[13];
 8004e28:	7d3b      	ldrb	r3, [r7, #20]
 8004e2a:	021b      	lsls	r3, r3, #8
 8004e2c:	b21a      	sxth	r2, r3
 8004e2e:	7d7b      	ldrb	r3, [r7, #21]
 8004e30:	b21b      	sxth	r3, r3
 8004e32:	4313      	orrs	r3, r2
 8004e34:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

	IMU_Data.Struct.ax = ax / accelSensitivity;
 8004e38:	f9b7 3056 	ldrsh.w	r3, [r7, #86]	; 0x56
 8004e3c:	ee07 3a90 	vmov	s15, r3
 8004e40:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004e44:	4b3e      	ldr	r3, [pc, #248]	; (8004f40 <MPU925x_ReadIMU+0x194>)
 8004e46:	edd3 7a00 	vldr	s15, [r3]
 8004e4a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004e4e:	ee16 0a90 	vmov	r0, s13
 8004e52:	f7fb fb1d 	bl	8000490 <__aeabi_f2d>
 8004e56:	4602      	mov	r2, r0
 8004e58:	460b      	mov	r3, r1
 8004e5a:	e9c7 2306 	strd	r2, r3, [r7, #24]
	IMU_Data.Struct.ay = ay / accelSensitivity;
 8004e5e:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	; 0x54
 8004e62:	ee07 3a90 	vmov	s15, r3
 8004e66:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004e6a:	4b35      	ldr	r3, [pc, #212]	; (8004f40 <MPU925x_ReadIMU+0x194>)
 8004e6c:	edd3 7a00 	vldr	s15, [r3]
 8004e70:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004e74:	ee16 0a90 	vmov	r0, s13
 8004e78:	f7fb fb0a 	bl	8000490 <__aeabi_f2d>
 8004e7c:	4602      	mov	r2, r0
 8004e7e:	460b      	mov	r3, r1
 8004e80:	e9c7 2308 	strd	r2, r3, [r7, #32]
	IMU_Data.Struct.az = az / accelSensitivity;
 8004e84:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	; 0x52
 8004e88:	ee07 3a90 	vmov	s15, r3
 8004e8c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004e90:	4b2b      	ldr	r3, [pc, #172]	; (8004f40 <MPU925x_ReadIMU+0x194>)
 8004e92:	edd3 7a00 	vldr	s15, [r3]
 8004e96:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004e9a:	ee16 0a90 	vmov	r0, s13
 8004e9e:	f7fb faf7 	bl	8000490 <__aeabi_f2d>
 8004ea2:	4602      	mov	r2, r0
 8004ea4:	460b      	mov	r3, r1
 8004ea6:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	IMU_Data.Struct.gx = gx / gyroSensitivity;
 8004eaa:	f9b7 3050 	ldrsh.w	r3, [r7, #80]	; 0x50
 8004eae:	ee07 3a90 	vmov	s15, r3
 8004eb2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004eb6:	4b23      	ldr	r3, [pc, #140]	; (8004f44 <MPU925x_ReadIMU+0x198>)
 8004eb8:	edd3 7a00 	vldr	s15, [r3]
 8004ebc:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004ec0:	ee16 0a90 	vmov	r0, s13
 8004ec4:	f7fb fae4 	bl	8000490 <__aeabi_f2d>
 8004ec8:	4602      	mov	r2, r0
 8004eca:	460b      	mov	r3, r1
 8004ecc:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	IMU_Data.Struct.gy = gy / gyroSensitivity;
 8004ed0:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 8004ed4:	ee07 3a90 	vmov	s15, r3
 8004ed8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004edc:	4b19      	ldr	r3, [pc, #100]	; (8004f44 <MPU925x_ReadIMU+0x198>)
 8004ede:	edd3 7a00 	vldr	s15, [r3]
 8004ee2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004ee6:	ee16 0a90 	vmov	r0, s13
 8004eea:	f7fb fad1 	bl	8000490 <__aeabi_f2d>
 8004eee:	4602      	mov	r2, r0
 8004ef0:	460b      	mov	r3, r1
 8004ef2:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	IMU_Data.Struct.gz = gz / gyroSensitivity;
 8004ef6:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 8004efa:	ee07 3a90 	vmov	s15, r3
 8004efe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004f02:	4b10      	ldr	r3, [pc, #64]	; (8004f44 <MPU925x_ReadIMU+0x198>)
 8004f04:	edd3 7a00 	vldr	s15, [r3]
 8004f08:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004f0c:	ee16 0a90 	vmov	r0, s13
 8004f10:	f7fb fabe 	bl	8000490 <__aeabi_f2d>
 8004f14:	4602      	mov	r2, r0
 8004f16:	460b      	mov	r3, r1
 8004f18:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40

	return IMU_Data;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	461d      	mov	r5, r3
 8004f20:	f107 0418 	add.w	r4, r7, #24
 8004f24:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004f26:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004f28:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004f2a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004f2c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8004f30:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 8004f34:	6878      	ldr	r0, [r7, #4]
 8004f36:	3758      	adds	r7, #88	; 0x58
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	bdb0      	pop	{r4, r5, r7, pc}
 8004f3c:	2000030c 	.word	0x2000030c
 8004f40:	20000008 	.word	0x20000008
 8004f44:	2000000c 	.word	0x2000000c

08004f48 <ReadRegData>:
/*******************************************************************************
* PRIVATE FUNCTIONS
*******************************************************************************/

static void ReadRegData(uint8_t deviceIndex, uint8_t startAddress, uint8_t *data, uint8_t nBytes)
{
 8004f48:	b590      	push	{r4, r7, lr}
 8004f4a:	b085      	sub	sp, #20
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	603a      	str	r2, [r7, #0]
 8004f50:	461a      	mov	r2, r3
 8004f52:	4603      	mov	r3, r0
 8004f54:	71fb      	strb	r3, [r7, #7]
 8004f56:	460b      	mov	r3, r1
 8004f58:	71bb      	strb	r3, [r7, #6]
 8004f5a:	4613      	mov	r3, r2
 8004f5c:	717b      	strb	r3, [r7, #5]
	SetChipSelect(deviceIndex);
 8004f5e:	79fb      	ldrb	r3, [r7, #7]
 8004f60:	4618      	mov	r0, r3
 8004f62:	f000 f901 	bl	8005168 <SetChipSelect>

	while(!(LL_SPI_IsActiveFlag_TXE(Device[deviceIndex].SPI_Handle)));
 8004f66:	bf00      	nop
 8004f68:	79fb      	ldrb	r3, [r7, #7]
 8004f6a:	4a35      	ldr	r2, [pc, #212]	; (8005040 <ReadRegData+0xf8>)
 8004f6c:	011b      	lsls	r3, r3, #4
 8004f6e:	4413      	add	r3, r2
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4618      	mov	r0, r3
 8004f74:	f7ff fd6f 	bl	8004a56 <LL_SPI_IsActiveFlag_TXE>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d0f4      	beq.n	8004f68 <ReadRegData+0x20>
	LL_SPI_TransmitData8(Device[deviceIndex].SPI_Handle, (startAddress | 0x80));
 8004f7e:	79fb      	ldrb	r3, [r7, #7]
 8004f80:	4a2f      	ldr	r2, [pc, #188]	; (8005040 <ReadRegData+0xf8>)
 8004f82:	011b      	lsls	r3, r3, #4
 8004f84:	4413      	add	r3, r2
 8004f86:	681a      	ldr	r2, [r3, #0]
 8004f88:	79bb      	ldrb	r3, [r7, #6]
 8004f8a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004f8e:	b2db      	uxtb	r3, r3
 8004f90:	4619      	mov	r1, r3
 8004f92:	4610      	mov	r0, r2
 8004f94:	f7ff fd80 	bl	8004a98 <LL_SPI_TransmitData8>
	while(!(LL_SPI_IsActiveFlag_RXNE(Device[deviceIndex].SPI_Handle)));
 8004f98:	bf00      	nop
 8004f9a:	79fb      	ldrb	r3, [r7, #7]
 8004f9c:	4a28      	ldr	r2, [pc, #160]	; (8005040 <ReadRegData+0xf8>)
 8004f9e:	011b      	lsls	r3, r3, #4
 8004fa0:	4413      	add	r3, r2
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	f7ff fd43 	bl	8004a30 <LL_SPI_IsActiveFlag_RXNE>
 8004faa:	4603      	mov	r3, r0
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d0f4      	beq.n	8004f9a <ReadRegData+0x52>
	LL_SPI_ReceiveData8(Device[deviceIndex].SPI_Handle);
 8004fb0:	79fb      	ldrb	r3, [r7, #7]
 8004fb2:	4a23      	ldr	r2, [pc, #140]	; (8005040 <ReadRegData+0xf8>)
 8004fb4:	011b      	lsls	r3, r3, #4
 8004fb6:	4413      	add	r3, r2
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4618      	mov	r0, r3
 8004fbc:	f7ff fd5e 	bl	8004a7c <LL_SPI_ReceiveData8>

	for(uint8_t i = 0; i < nBytes; i++)
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	73fb      	strb	r3, [r7, #15]
 8004fc4:	e030      	b.n	8005028 <ReadRegData+0xe0>
	{
		while(!(LL_SPI_IsActiveFlag_TXE(Device[deviceIndex].SPI_Handle)));
 8004fc6:	bf00      	nop
 8004fc8:	79fb      	ldrb	r3, [r7, #7]
 8004fca:	4a1d      	ldr	r2, [pc, #116]	; (8005040 <ReadRegData+0xf8>)
 8004fcc:	011b      	lsls	r3, r3, #4
 8004fce:	4413      	add	r3, r2
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	f7ff fd3f 	bl	8004a56 <LL_SPI_IsActiveFlag_TXE>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d0f4      	beq.n	8004fc8 <ReadRegData+0x80>
		LL_SPI_TransmitData8(Device[deviceIndex].SPI_Handle, 0x00);
 8004fde:	79fb      	ldrb	r3, [r7, #7]
 8004fe0:	4a17      	ldr	r2, [pc, #92]	; (8005040 <ReadRegData+0xf8>)
 8004fe2:	011b      	lsls	r3, r3, #4
 8004fe4:	4413      	add	r3, r2
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	2100      	movs	r1, #0
 8004fea:	4618      	mov	r0, r3
 8004fec:	f7ff fd54 	bl	8004a98 <LL_SPI_TransmitData8>
		while(!(LL_SPI_IsActiveFlag_RXNE(Device[deviceIndex].SPI_Handle)));
 8004ff0:	bf00      	nop
 8004ff2:	79fb      	ldrb	r3, [r7, #7]
 8004ff4:	4a12      	ldr	r2, [pc, #72]	; (8005040 <ReadRegData+0xf8>)
 8004ff6:	011b      	lsls	r3, r3, #4
 8004ff8:	4413      	add	r3, r2
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	f7ff fd17 	bl	8004a30 <LL_SPI_IsActiveFlag_RXNE>
 8005002:	4603      	mov	r3, r0
 8005004:	2b00      	cmp	r3, #0
 8005006:	d0f4      	beq.n	8004ff2 <ReadRegData+0xaa>
		data[i] = LL_SPI_ReceiveData8(Device[deviceIndex].SPI_Handle);
 8005008:	79fb      	ldrb	r3, [r7, #7]
 800500a:	4a0d      	ldr	r2, [pc, #52]	; (8005040 <ReadRegData+0xf8>)
 800500c:	011b      	lsls	r3, r3, #4
 800500e:	4413      	add	r3, r2
 8005010:	6819      	ldr	r1, [r3, #0]
 8005012:	7bfb      	ldrb	r3, [r7, #15]
 8005014:	683a      	ldr	r2, [r7, #0]
 8005016:	18d4      	adds	r4, r2, r3
 8005018:	4608      	mov	r0, r1
 800501a:	f7ff fd2f 	bl	8004a7c <LL_SPI_ReceiveData8>
 800501e:	4603      	mov	r3, r0
 8005020:	7023      	strb	r3, [r4, #0]
	for(uint8_t i = 0; i < nBytes; i++)
 8005022:	7bfb      	ldrb	r3, [r7, #15]
 8005024:	3301      	adds	r3, #1
 8005026:	73fb      	strb	r3, [r7, #15]
 8005028:	7bfa      	ldrb	r2, [r7, #15]
 800502a:	797b      	ldrb	r3, [r7, #5]
 800502c:	429a      	cmp	r2, r3
 800502e:	d3ca      	bcc.n	8004fc6 <ReadRegData+0x7e>
	}

	ClearChipSelect(deviceIndex);
 8005030:	79fb      	ldrb	r3, [r7, #7]
 8005032:	4618      	mov	r0, r3
 8005034:	f000 f87c 	bl	8005130 <ClearChipSelect>
}
 8005038:	bf00      	nop
 800503a:	3714      	adds	r7, #20
 800503c:	46bd      	mov	sp, r7
 800503e:	bd90      	pop	{r4, r7, pc}
 8005040:	2000030c 	.word	0x2000030c

08005044 <WriteRegData>:

static void WriteRegData(uint8_t deviceIndex, uint8_t startAdress, uint8_t *data, uint8_t nBytes)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b084      	sub	sp, #16
 8005048:	af00      	add	r7, sp, #0
 800504a:	603a      	str	r2, [r7, #0]
 800504c:	461a      	mov	r2, r3
 800504e:	4603      	mov	r3, r0
 8005050:	71fb      	strb	r3, [r7, #7]
 8005052:	460b      	mov	r3, r1
 8005054:	71bb      	strb	r3, [r7, #6]
 8005056:	4613      	mov	r3, r2
 8005058:	717b      	strb	r3, [r7, #5]
	SetChipSelect(deviceIndex);
 800505a:	79fb      	ldrb	r3, [r7, #7]
 800505c:	4618      	mov	r0, r3
 800505e:	f000 f883 	bl	8005168 <SetChipSelect>

	while (!(Device[deviceIndex].SPI_Handle->SR & SPI_SR_TXE));
 8005062:	bf00      	nop
 8005064:	79fb      	ldrb	r3, [r7, #7]
 8005066:	4a31      	ldr	r2, [pc, #196]	; (800512c <WriteRegData+0xe8>)
 8005068:	011b      	lsls	r3, r3, #4
 800506a:	4413      	add	r3, r2
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	f003 0302 	and.w	r3, r3, #2
 8005074:	2b00      	cmp	r3, #0
 8005076:	d0f5      	beq.n	8005064 <WriteRegData+0x20>
	LL_SPI_TransmitData8(Device[deviceIndex].SPI_Handle, startAdress);
 8005078:	79fb      	ldrb	r3, [r7, #7]
 800507a:	4a2c      	ldr	r2, [pc, #176]	; (800512c <WriteRegData+0xe8>)
 800507c:	011b      	lsls	r3, r3, #4
 800507e:	4413      	add	r3, r2
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	79ba      	ldrb	r2, [r7, #6]
 8005084:	4611      	mov	r1, r2
 8005086:	4618      	mov	r0, r3
 8005088:	f7ff fd06 	bl	8004a98 <LL_SPI_TransmitData8>
	while (!(Device[deviceIndex].SPI_Handle->SR & SPI_SR_RXNE));
 800508c:	bf00      	nop
 800508e:	79fb      	ldrb	r3, [r7, #7]
 8005090:	4a26      	ldr	r2, [pc, #152]	; (800512c <WriteRegData+0xe8>)
 8005092:	011b      	lsls	r3, r3, #4
 8005094:	4413      	add	r3, r2
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	689b      	ldr	r3, [r3, #8]
 800509a:	f003 0301 	and.w	r3, r3, #1
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d0f5      	beq.n	800508e <WriteRegData+0x4a>
	LL_SPI_ReceiveData8(Device[deviceIndex].SPI_Handle);
 80050a2:	79fb      	ldrb	r3, [r7, #7]
 80050a4:	4a21      	ldr	r2, [pc, #132]	; (800512c <WriteRegData+0xe8>)
 80050a6:	011b      	lsls	r3, r3, #4
 80050a8:	4413      	add	r3, r2
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4618      	mov	r0, r3
 80050ae:	f7ff fce5 	bl	8004a7c <LL_SPI_ReceiveData8>

	for(uint8_t i = 0; i <nBytes; i++)
 80050b2:	2300      	movs	r3, #0
 80050b4:	73fb      	strb	r3, [r7, #15]
 80050b6:	e02c      	b.n	8005112 <WriteRegData+0xce>
	{
		while (!(Device[deviceIndex].SPI_Handle->SR & SPI_SR_TXE));
 80050b8:	bf00      	nop
 80050ba:	79fb      	ldrb	r3, [r7, #7]
 80050bc:	4a1b      	ldr	r2, [pc, #108]	; (800512c <WriteRegData+0xe8>)
 80050be:	011b      	lsls	r3, r3, #4
 80050c0:	4413      	add	r3, r2
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	689b      	ldr	r3, [r3, #8]
 80050c6:	f003 0302 	and.w	r3, r3, #2
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d0f5      	beq.n	80050ba <WriteRegData+0x76>
		LL_SPI_TransmitData8(Device[deviceIndex].SPI_Handle, data[i]);
 80050ce:	79fb      	ldrb	r3, [r7, #7]
 80050d0:	4a16      	ldr	r2, [pc, #88]	; (800512c <WriteRegData+0xe8>)
 80050d2:	011b      	lsls	r3, r3, #4
 80050d4:	4413      	add	r3, r2
 80050d6:	6818      	ldr	r0, [r3, #0]
 80050d8:	7bfb      	ldrb	r3, [r7, #15]
 80050da:	683a      	ldr	r2, [r7, #0]
 80050dc:	4413      	add	r3, r2
 80050de:	781b      	ldrb	r3, [r3, #0]
 80050e0:	4619      	mov	r1, r3
 80050e2:	f7ff fcd9 	bl	8004a98 <LL_SPI_TransmitData8>
		while (!(Device[deviceIndex].SPI_Handle->SR & SPI_SR_RXNE));
 80050e6:	bf00      	nop
 80050e8:	79fb      	ldrb	r3, [r7, #7]
 80050ea:	4a10      	ldr	r2, [pc, #64]	; (800512c <WriteRegData+0xe8>)
 80050ec:	011b      	lsls	r3, r3, #4
 80050ee:	4413      	add	r3, r2
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	f003 0301 	and.w	r3, r3, #1
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d0f5      	beq.n	80050e8 <WriteRegData+0xa4>
		LL_SPI_ReceiveData8(Device[deviceIndex].SPI_Handle);
 80050fc:	79fb      	ldrb	r3, [r7, #7]
 80050fe:	4a0b      	ldr	r2, [pc, #44]	; (800512c <WriteRegData+0xe8>)
 8005100:	011b      	lsls	r3, r3, #4
 8005102:	4413      	add	r3, r2
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	4618      	mov	r0, r3
 8005108:	f7ff fcb8 	bl	8004a7c <LL_SPI_ReceiveData8>
	for(uint8_t i = 0; i <nBytes; i++)
 800510c:	7bfb      	ldrb	r3, [r7, #15]
 800510e:	3301      	adds	r3, #1
 8005110:	73fb      	strb	r3, [r7, #15]
 8005112:	7bfa      	ldrb	r2, [r7, #15]
 8005114:	797b      	ldrb	r3, [r7, #5]
 8005116:	429a      	cmp	r2, r3
 8005118:	d3ce      	bcc.n	80050b8 <WriteRegData+0x74>
	}

	ClearChipSelect(deviceIndex);
 800511a:	79fb      	ldrb	r3, [r7, #7]
 800511c:	4618      	mov	r0, r3
 800511e:	f000 f807 	bl	8005130 <ClearChipSelect>
}
 8005122:	bf00      	nop
 8005124:	3710      	adds	r7, #16
 8005126:	46bd      	mov	sp, r7
 8005128:	bd80      	pop	{r7, pc}
 800512a:	bf00      	nop
 800512c:	2000030c 	.word	0x2000030c

08005130 <ClearChipSelect>:

static inline void ClearChipSelect(uint8_t deviceIndex)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b082      	sub	sp, #8
 8005134:	af00      	add	r7, sp, #0
 8005136:	4603      	mov	r3, r0
 8005138:	71fb      	strb	r3, [r7, #7]
	LL_GPIO_SetOutputPin(Device[deviceIndex].CS_GPIOx, Device[deviceIndex].csPin);
 800513a:	79fb      	ldrb	r3, [r7, #7]
 800513c:	4a09      	ldr	r2, [pc, #36]	; (8005164 <ClearChipSelect+0x34>)
 800513e:	011b      	lsls	r3, r3, #4
 8005140:	4413      	add	r3, r2
 8005142:	3304      	adds	r3, #4
 8005144:	681a      	ldr	r2, [r3, #0]
 8005146:	79fb      	ldrb	r3, [r7, #7]
 8005148:	4906      	ldr	r1, [pc, #24]	; (8005164 <ClearChipSelect+0x34>)
 800514a:	011b      	lsls	r3, r3, #4
 800514c:	440b      	add	r3, r1
 800514e:	3308      	adds	r3, #8
 8005150:	881b      	ldrh	r3, [r3, #0]
 8005152:	4619      	mov	r1, r3
 8005154:	4610      	mov	r0, r2
 8005156:	f7ff fcb1 	bl	8004abc <LL_GPIO_SetOutputPin>
}
 800515a:	bf00      	nop
 800515c:	3708      	adds	r7, #8
 800515e:	46bd      	mov	sp, r7
 8005160:	bd80      	pop	{r7, pc}
 8005162:	bf00      	nop
 8005164:	2000030c 	.word	0x2000030c

08005168 <SetChipSelect>:

static inline void SetChipSelect(uint8_t deviceIndex)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b082      	sub	sp, #8
 800516c:	af00      	add	r7, sp, #0
 800516e:	4603      	mov	r3, r0
 8005170:	71fb      	strb	r3, [r7, #7]
	LL_GPIO_ResetOutputPin(Device[deviceIndex].CS_GPIOx, Device[deviceIndex].csPin);
 8005172:	79fb      	ldrb	r3, [r7, #7]
 8005174:	4a09      	ldr	r2, [pc, #36]	; (800519c <SetChipSelect+0x34>)
 8005176:	011b      	lsls	r3, r3, #4
 8005178:	4413      	add	r3, r2
 800517a:	3304      	adds	r3, #4
 800517c:	681a      	ldr	r2, [r3, #0]
 800517e:	79fb      	ldrb	r3, [r7, #7]
 8005180:	4906      	ldr	r1, [pc, #24]	; (800519c <SetChipSelect+0x34>)
 8005182:	011b      	lsls	r3, r3, #4
 8005184:	440b      	add	r3, r1
 8005186:	3308      	adds	r3, #8
 8005188:	881b      	ldrh	r3, [r3, #0]
 800518a:	4619      	mov	r1, r3
 800518c:	4610      	mov	r0, r2
 800518e:	f7ff fca3 	bl	8004ad8 <LL_GPIO_ResetOutputPin>
}
 8005192:	bf00      	nop
 8005194:	3708      	adds	r7, #8
 8005196:	46bd      	mov	sp, r7
 8005198:	bd80      	pop	{r7, pc}
 800519a:	bf00      	nop
 800519c:	2000030c 	.word	0x2000030c

080051a0 <LL_ADC_REG_SetSequencerLength>:
{
 80051a0:	b480      	push	{r7}
 80051a2:	b083      	sub	sp, #12
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
 80051a8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051ae:	f023 020f 	bic.w	r2, r3, #15
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	431a      	orrs	r2, r3
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80051ba:	bf00      	nop
 80051bc:	370c      	adds	r7, #12
 80051be:	46bd      	mov	sp, r7
 80051c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c4:	4770      	bx	lr

080051c6 <LL_ADC_IsEnabled>:
{
 80051c6:	b480      	push	{r7}
 80051c8:	b083      	sub	sp, #12
 80051ca:	af00      	add	r7, sp, #0
 80051cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	689b      	ldr	r3, [r3, #8]
 80051d2:	f003 0301 	and.w	r3, r3, #1
 80051d6:	2b01      	cmp	r3, #1
 80051d8:	d101      	bne.n	80051de <LL_ADC_IsEnabled+0x18>
 80051da:	2301      	movs	r3, #1
 80051dc:	e000      	b.n	80051e0 <LL_ADC_IsEnabled+0x1a>
 80051de:	2300      	movs	r3, #0
}
 80051e0:	4618      	mov	r0, r3
 80051e2:	370c      	adds	r7, #12
 80051e4:	46bd      	mov	sp, r7
 80051e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ea:	4770      	bx	lr

080051ec <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 80051ec:	b590      	push	{r4, r7, lr}
 80051ee:	b085      	sub	sp, #20
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
 80051f4:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 80051f6:	2300      	movs	r3, #0
 80051f8:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 series, setting of these features is conditioned to  */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)
 80051fa:	481c      	ldr	r0, [pc, #112]	; (800526c <LL_ADC_CommonInit+0x80>)
 80051fc:	f7ff ffe3 	bl	80051c6 <LL_ADC_IsEnabled>
 8005200:	4604      	mov	r4, r0
 8005202:	481b      	ldr	r0, [pc, #108]	; (8005270 <LL_ADC_CommonInit+0x84>)
 8005204:	f7ff ffdf 	bl	80051c6 <LL_ADC_IsEnabled>
 8005208:	4603      	mov	r3, r0
 800520a:	431c      	orrs	r4, r3
 800520c:	4819      	ldr	r0, [pc, #100]	; (8005274 <LL_ADC_CommonInit+0x88>)
 800520e:	f7ff ffda 	bl	80051c6 <LL_ADC_IsEnabled>
 8005212:	4603      	mov	r3, r0
 8005214:	4323      	orrs	r3, r4
 8005216:	2b00      	cmp	r3, #0
 8005218:	d120      	bne.n	800525c <LL_ADC_CommonInit+0x70>
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if (ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	685b      	ldr	r3, [r3, #4]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d012      	beq.n	8005248 <LL_ADC_CommonInit+0x5c>
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	689a      	ldr	r2, [r3, #8]
 8005226:	4b14      	ldr	r3, [pc, #80]	; (8005278 <LL_ADC_CommonInit+0x8c>)
 8005228:	4013      	ands	r3, r2
 800522a:	683a      	ldr	r2, [r7, #0]
 800522c:	6811      	ldr	r1, [r2, #0]
 800522e:	683a      	ldr	r2, [r7, #0]
 8005230:	6852      	ldr	r2, [r2, #4]
 8005232:	4311      	orrs	r1, r2
 8005234:	683a      	ldr	r2, [r7, #0]
 8005236:	6892      	ldr	r2, [r2, #8]
 8005238:	4311      	orrs	r1, r2
 800523a:	683a      	ldr	r2, [r7, #0]
 800523c:	68d2      	ldr	r2, [r2, #12]
 800523e:	430a      	orrs	r2, r1
 8005240:	431a      	orrs	r2, r3
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	609a      	str	r2, [r3, #8]
 8005246:	e00b      	b.n	8005260 <LL_ADC_CommonInit+0x74>
                 | ADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	689a      	ldr	r2, [r3, #8]
 800524c:	4b0a      	ldr	r3, [pc, #40]	; (8005278 <LL_ADC_CommonInit+0x8c>)
 800524e:	4013      	ands	r3, r2
 8005250:	683a      	ldr	r2, [r7, #0]
 8005252:	6812      	ldr	r2, [r2, #0]
 8005254:	431a      	orrs	r2, r3
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	609a      	str	r2, [r3, #8]
 800525a:	e001      	b.n	8005260 <LL_ADC_CommonInit+0x74>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 800525c:	2301      	movs	r3, #1
 800525e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005260:	7bfb      	ldrb	r3, [r7, #15]
}
 8005262:	4618      	mov	r0, r3
 8005264:	3714      	adds	r7, #20
 8005266:	46bd      	mov	sp, r7
 8005268:	bd90      	pop	{r4, r7, pc}
 800526a:	bf00      	nop
 800526c:	50040000 	.word	0x50040000
 8005270:	50040100 	.word	0x50040100
 8005274:	50040200 	.word	0x50040200
 8005278:	ffc030e0 	.word	0xffc030e0

0800527c <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b084      	sub	sp, #16
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
 8005284:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8005286:	2300      	movs	r3, #0
 8005288:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_LOW_POWER(ADC_InitStruct->LowPowerMode));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 800528a:	6878      	ldr	r0, [r7, #4]
 800528c:	f7ff ff9b 	bl	80051c6 <LL_ADC_IsEnabled>
 8005290:	4603      	mov	r3, r0
 8005292:	2b00      	cmp	r3, #0
 8005294:	d111      	bne.n	80052ba <LL_ADC_Init+0x3e>
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    /*    - Set ADC low power mode                                            */
    MODIFY_REG(ADCx->CFGR,
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	68db      	ldr	r3, [r3, #12]
 800529a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800529e:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 80052a2:	683a      	ldr	r2, [r7, #0]
 80052a4:	6811      	ldr	r1, [r2, #0]
 80052a6:	683a      	ldr	r2, [r7, #0]
 80052a8:	6852      	ldr	r2, [r2, #4]
 80052aa:	4311      	orrs	r1, r2
 80052ac:	683a      	ldr	r2, [r7, #0]
 80052ae:	6892      	ldr	r2, [r2, #8]
 80052b0:	430a      	orrs	r2, r1
 80052b2:	431a      	orrs	r2, r3
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	60da      	str	r2, [r3, #12]
 80052b8:	e001      	b.n	80052be <LL_ADC_Init+0x42>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 80052ba:	2301      	movs	r3, #1
 80052bc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80052be:	7bfb      	ldrb	r3, [r7, #15]
}
 80052c0:	4618      	mov	r0, r3
 80052c2:	3710      	adds	r7, #16
 80052c4:	46bd      	mov	sp, r7
 80052c6:	bd80      	pop	{r7, pc}

080052c8 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b084      	sub	sp, #16
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
 80052d0:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 80052d2:	2300      	movs	r3, #0
 80052d4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_REG_DMA_TRANSFER(ADC_REG_InitStruct->DMATransfer));
  assert_param(IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(ADC_REG_InitStruct->Overrun));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 80052d6:	6878      	ldr	r0, [r7, #4]
 80052d8:	f7ff ff75 	bl	80051c6 <LL_ADC_IsEnabled>
 80052dc:	4603      	mov	r3, r0
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d132      	bne.n	8005348 <LL_ADC_REG_Init+0x80>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /*    - Set ADC group regular overrun behavior                            */
    /* Note: On this STM32 series, ADC trigger edge is set to value 0x0 by    */
    /*       setting of trigger source to SW start.                           */
    if (ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 80052e2:	683b      	ldr	r3, [r7, #0]
 80052e4:	685b      	ldr	r3, [r3, #4]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d015      	beq.n	8005316 <LL_ADC_REG_Init+0x4e>
    {
      MODIFY_REG(ADCx->CFGR,
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	68da      	ldr	r2, [r3, #12]
 80052ee:	4b1a      	ldr	r3, [pc, #104]	; (8005358 <LL_ADC_REG_Init+0x90>)
 80052f0:	4013      	ands	r3, r2
 80052f2:	683a      	ldr	r2, [r7, #0]
 80052f4:	6811      	ldr	r1, [r2, #0]
 80052f6:	683a      	ldr	r2, [r7, #0]
 80052f8:	6892      	ldr	r2, [r2, #8]
 80052fa:	4311      	orrs	r1, r2
 80052fc:	683a      	ldr	r2, [r7, #0]
 80052fe:	68d2      	ldr	r2, [r2, #12]
 8005300:	4311      	orrs	r1, r2
 8005302:	683a      	ldr	r2, [r7, #0]
 8005304:	6912      	ldr	r2, [r2, #16]
 8005306:	4311      	orrs	r1, r2
 8005308:	683a      	ldr	r2, [r7, #0]
 800530a:	6952      	ldr	r2, [r2, #20]
 800530c:	430a      	orrs	r2, r1
 800530e:	431a      	orrs	r2, r3
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	60da      	str	r2, [r3, #12]
 8005314:	e011      	b.n	800533a <LL_ADC_REG_Init+0x72>
                 | ADC_REG_InitStruct->Overrun
                );
    }
    else
    {
      MODIFY_REG(ADCx->CFGR,
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	68da      	ldr	r2, [r3, #12]
 800531a:	4b0f      	ldr	r3, [pc, #60]	; (8005358 <LL_ADC_REG_Init+0x90>)
 800531c:	4013      	ands	r3, r2
 800531e:	683a      	ldr	r2, [r7, #0]
 8005320:	6811      	ldr	r1, [r2, #0]
 8005322:	683a      	ldr	r2, [r7, #0]
 8005324:	68d2      	ldr	r2, [r2, #12]
 8005326:	4311      	orrs	r1, r2
 8005328:	683a      	ldr	r2, [r7, #0]
 800532a:	6912      	ldr	r2, [r2, #16]
 800532c:	4311      	orrs	r1, r2
 800532e:	683a      	ldr	r2, [r7, #0]
 8005330:	6952      	ldr	r2, [r2, #20]
 8005332:	430a      	orrs	r2, r1
 8005334:	431a      	orrs	r2, r3
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	60da      	str	r2, [r3, #12]
                 | ADC_REG_InitStruct->Overrun
                );
    }

    /* Set ADC group regular sequencer length and scan direction */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	4619      	mov	r1, r3
 8005340:	6878      	ldr	r0, [r7, #4]
 8005342:	f7ff ff2d 	bl	80051a0 <LL_ADC_REG_SetSequencerLength>
 8005346:	e001      	b.n	800534c <LL_ADC_REG_Init+0x84>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8005348:	2301      	movs	r3, #1
 800534a:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800534c:	7bfb      	ldrb	r3, [r7, #15]
}
 800534e:	4618      	mov	r0, r3
 8005350:	3710      	adds	r7, #16
 8005352:	46bd      	mov	sp, r7
 8005354:	bd80      	pop	{r7, pc}
 8005356:	bf00      	nop
 8005358:	fff0c03c 	.word	0xfff0c03c

0800535c <LL_GPIO_SetPinMode>:
{
 800535c:	b480      	push	{r7}
 800535e:	b08b      	sub	sp, #44	; 0x2c
 8005360:	af00      	add	r7, sp, #0
 8005362:	60f8      	str	r0, [r7, #12]
 8005364:	60b9      	str	r1, [r7, #8]
 8005366:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681a      	ldr	r2, [r3, #0]
 800536c:	68bb      	ldr	r3, [r7, #8]
 800536e:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005370:	697b      	ldr	r3, [r7, #20]
 8005372:	fa93 f3a3 	rbit	r3, r3
 8005376:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005378:	693b      	ldr	r3, [r7, #16]
 800537a:	61bb      	str	r3, [r7, #24]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800537c:	69bb      	ldr	r3, [r7, #24]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d101      	bne.n	8005386 <LL_GPIO_SetPinMode+0x2a>
  {
    return 32U;
 8005382:	2320      	movs	r3, #32
 8005384:	e003      	b.n	800538e <LL_GPIO_SetPinMode+0x32>
  }
  return __builtin_clz(value);
 8005386:	69bb      	ldr	r3, [r7, #24]
 8005388:	fab3 f383 	clz	r3, r3
 800538c:	b2db      	uxtb	r3, r3
 800538e:	005b      	lsls	r3, r3, #1
 8005390:	2103      	movs	r1, #3
 8005392:	fa01 f303 	lsl.w	r3, r1, r3
 8005396:	43db      	mvns	r3, r3
 8005398:	401a      	ands	r2, r3
 800539a:	68bb      	ldr	r3, [r7, #8]
 800539c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800539e:	6a3b      	ldr	r3, [r7, #32]
 80053a0:	fa93 f3a3 	rbit	r3, r3
 80053a4:	61fb      	str	r3, [r7, #28]
  return result;
 80053a6:	69fb      	ldr	r3, [r7, #28]
 80053a8:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80053aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d101      	bne.n	80053b4 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80053b0:	2320      	movs	r3, #32
 80053b2:	e003      	b.n	80053bc <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 80053b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053b6:	fab3 f383 	clz	r3, r3
 80053ba:	b2db      	uxtb	r3, r3
 80053bc:	005b      	lsls	r3, r3, #1
 80053be:	6879      	ldr	r1, [r7, #4]
 80053c0:	fa01 f303 	lsl.w	r3, r1, r3
 80053c4:	431a      	orrs	r2, r3
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	601a      	str	r2, [r3, #0]
}
 80053ca:	bf00      	nop
 80053cc:	372c      	adds	r7, #44	; 0x2c
 80053ce:	46bd      	mov	sp, r7
 80053d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d4:	4770      	bx	lr

080053d6 <LL_GPIO_SetPinOutputType>:
{
 80053d6:	b480      	push	{r7}
 80053d8:	b085      	sub	sp, #20
 80053da:	af00      	add	r7, sp, #0
 80053dc:	60f8      	str	r0, [r7, #12]
 80053de:	60b9      	str	r1, [r7, #8]
 80053e0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	685a      	ldr	r2, [r3, #4]
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	43db      	mvns	r3, r3
 80053ea:	401a      	ands	r2, r3
 80053ec:	68bb      	ldr	r3, [r7, #8]
 80053ee:	6879      	ldr	r1, [r7, #4]
 80053f0:	fb01 f303 	mul.w	r3, r1, r3
 80053f4:	431a      	orrs	r2, r3
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	605a      	str	r2, [r3, #4]
}
 80053fa:	bf00      	nop
 80053fc:	3714      	adds	r7, #20
 80053fe:	46bd      	mov	sp, r7
 8005400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005404:	4770      	bx	lr

08005406 <LL_GPIO_SetPinSpeed>:
{
 8005406:	b480      	push	{r7}
 8005408:	b08b      	sub	sp, #44	; 0x2c
 800540a:	af00      	add	r7, sp, #0
 800540c:	60f8      	str	r0, [r7, #12]
 800540e:	60b9      	str	r1, [r7, #8]
 8005410:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	689a      	ldr	r2, [r3, #8]
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800541a:	697b      	ldr	r3, [r7, #20]
 800541c:	fa93 f3a3 	rbit	r3, r3
 8005420:	613b      	str	r3, [r7, #16]
  return result;
 8005422:	693b      	ldr	r3, [r7, #16]
 8005424:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005426:	69bb      	ldr	r3, [r7, #24]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d101      	bne.n	8005430 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 800542c:	2320      	movs	r3, #32
 800542e:	e003      	b.n	8005438 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8005430:	69bb      	ldr	r3, [r7, #24]
 8005432:	fab3 f383 	clz	r3, r3
 8005436:	b2db      	uxtb	r3, r3
 8005438:	005b      	lsls	r3, r3, #1
 800543a:	2103      	movs	r1, #3
 800543c:	fa01 f303 	lsl.w	r3, r1, r3
 8005440:	43db      	mvns	r3, r3
 8005442:	401a      	ands	r2, r3
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005448:	6a3b      	ldr	r3, [r7, #32]
 800544a:	fa93 f3a3 	rbit	r3, r3
 800544e:	61fb      	str	r3, [r7, #28]
  return result;
 8005450:	69fb      	ldr	r3, [r7, #28]
 8005452:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8005454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005456:	2b00      	cmp	r3, #0
 8005458:	d101      	bne.n	800545e <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 800545a:	2320      	movs	r3, #32
 800545c:	e003      	b.n	8005466 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 800545e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005460:	fab3 f383 	clz	r3, r3
 8005464:	b2db      	uxtb	r3, r3
 8005466:	005b      	lsls	r3, r3, #1
 8005468:	6879      	ldr	r1, [r7, #4]
 800546a:	fa01 f303 	lsl.w	r3, r1, r3
 800546e:	431a      	orrs	r2, r3
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	609a      	str	r2, [r3, #8]
}
 8005474:	bf00      	nop
 8005476:	372c      	adds	r7, #44	; 0x2c
 8005478:	46bd      	mov	sp, r7
 800547a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547e:	4770      	bx	lr

08005480 <LL_GPIO_SetPinPull>:
{
 8005480:	b480      	push	{r7}
 8005482:	b08b      	sub	sp, #44	; 0x2c
 8005484:	af00      	add	r7, sp, #0
 8005486:	60f8      	str	r0, [r7, #12]
 8005488:	60b9      	str	r1, [r7, #8]
 800548a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	68da      	ldr	r2, [r3, #12]
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005494:	697b      	ldr	r3, [r7, #20]
 8005496:	fa93 f3a3 	rbit	r3, r3
 800549a:	613b      	str	r3, [r7, #16]
  return result;
 800549c:	693b      	ldr	r3, [r7, #16]
 800549e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80054a0:	69bb      	ldr	r3, [r7, #24]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d101      	bne.n	80054aa <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 80054a6:	2320      	movs	r3, #32
 80054a8:	e003      	b.n	80054b2 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 80054aa:	69bb      	ldr	r3, [r7, #24]
 80054ac:	fab3 f383 	clz	r3, r3
 80054b0:	b2db      	uxtb	r3, r3
 80054b2:	005b      	lsls	r3, r3, #1
 80054b4:	2103      	movs	r1, #3
 80054b6:	fa01 f303 	lsl.w	r3, r1, r3
 80054ba:	43db      	mvns	r3, r3
 80054bc:	401a      	ands	r2, r3
 80054be:	68bb      	ldr	r3, [r7, #8]
 80054c0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054c2:	6a3b      	ldr	r3, [r7, #32]
 80054c4:	fa93 f3a3 	rbit	r3, r3
 80054c8:	61fb      	str	r3, [r7, #28]
  return result;
 80054ca:	69fb      	ldr	r3, [r7, #28]
 80054cc:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80054ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d101      	bne.n	80054d8 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 80054d4:	2320      	movs	r3, #32
 80054d6:	e003      	b.n	80054e0 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 80054d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054da:	fab3 f383 	clz	r3, r3
 80054de:	b2db      	uxtb	r3, r3
 80054e0:	005b      	lsls	r3, r3, #1
 80054e2:	6879      	ldr	r1, [r7, #4]
 80054e4:	fa01 f303 	lsl.w	r3, r1, r3
 80054e8:	431a      	orrs	r2, r3
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	60da      	str	r2, [r3, #12]
}
 80054ee:	bf00      	nop
 80054f0:	372c      	adds	r7, #44	; 0x2c
 80054f2:	46bd      	mov	sp, r7
 80054f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f8:	4770      	bx	lr

080054fa <LL_GPIO_SetAFPin_0_7>:
{
 80054fa:	b480      	push	{r7}
 80054fc:	b08b      	sub	sp, #44	; 0x2c
 80054fe:	af00      	add	r7, sp, #0
 8005500:	60f8      	str	r0, [r7, #12]
 8005502:	60b9      	str	r1, [r7, #8]
 8005504:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	6a1a      	ldr	r2, [r3, #32]
 800550a:	68bb      	ldr	r3, [r7, #8]
 800550c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	fa93 f3a3 	rbit	r3, r3
 8005514:	613b      	str	r3, [r7, #16]
  return result;
 8005516:	693b      	ldr	r3, [r7, #16]
 8005518:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800551a:	69bb      	ldr	r3, [r7, #24]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d101      	bne.n	8005524 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8005520:	2320      	movs	r3, #32
 8005522:	e003      	b.n	800552c <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8005524:	69bb      	ldr	r3, [r7, #24]
 8005526:	fab3 f383 	clz	r3, r3
 800552a:	b2db      	uxtb	r3, r3
 800552c:	009b      	lsls	r3, r3, #2
 800552e:	210f      	movs	r1, #15
 8005530:	fa01 f303 	lsl.w	r3, r1, r3
 8005534:	43db      	mvns	r3, r3
 8005536:	401a      	ands	r2, r3
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800553c:	6a3b      	ldr	r3, [r7, #32]
 800553e:	fa93 f3a3 	rbit	r3, r3
 8005542:	61fb      	str	r3, [r7, #28]
  return result;
 8005544:	69fb      	ldr	r3, [r7, #28]
 8005546:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8005548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800554a:	2b00      	cmp	r3, #0
 800554c:	d101      	bne.n	8005552 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 800554e:	2320      	movs	r3, #32
 8005550:	e003      	b.n	800555a <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8005552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005554:	fab3 f383 	clz	r3, r3
 8005558:	b2db      	uxtb	r3, r3
 800555a:	009b      	lsls	r3, r3, #2
 800555c:	6879      	ldr	r1, [r7, #4]
 800555e:	fa01 f303 	lsl.w	r3, r1, r3
 8005562:	431a      	orrs	r2, r3
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	621a      	str	r2, [r3, #32]
}
 8005568:	bf00      	nop
 800556a:	372c      	adds	r7, #44	; 0x2c
 800556c:	46bd      	mov	sp, r7
 800556e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005572:	4770      	bx	lr

08005574 <LL_GPIO_SetAFPin_8_15>:
{
 8005574:	b480      	push	{r7}
 8005576:	b08b      	sub	sp, #44	; 0x2c
 8005578:	af00      	add	r7, sp, #0
 800557a:	60f8      	str	r0, [r7, #12]
 800557c:	60b9      	str	r1, [r7, #8]
 800557e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	0a1b      	lsrs	r3, r3, #8
 8005588:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800558a:	697b      	ldr	r3, [r7, #20]
 800558c:	fa93 f3a3 	rbit	r3, r3
 8005590:	613b      	str	r3, [r7, #16]
  return result;
 8005592:	693b      	ldr	r3, [r7, #16]
 8005594:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005596:	69bb      	ldr	r3, [r7, #24]
 8005598:	2b00      	cmp	r3, #0
 800559a:	d101      	bne.n	80055a0 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 800559c:	2320      	movs	r3, #32
 800559e:	e003      	b.n	80055a8 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 80055a0:	69bb      	ldr	r3, [r7, #24]
 80055a2:	fab3 f383 	clz	r3, r3
 80055a6:	b2db      	uxtb	r3, r3
 80055a8:	009b      	lsls	r3, r3, #2
 80055aa:	210f      	movs	r1, #15
 80055ac:	fa01 f303 	lsl.w	r3, r1, r3
 80055b0:	43db      	mvns	r3, r3
 80055b2:	401a      	ands	r2, r3
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	0a1b      	lsrs	r3, r3, #8
 80055b8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055ba:	6a3b      	ldr	r3, [r7, #32]
 80055bc:	fa93 f3a3 	rbit	r3, r3
 80055c0:	61fb      	str	r3, [r7, #28]
  return result;
 80055c2:	69fb      	ldr	r3, [r7, #28]
 80055c4:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80055c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d101      	bne.n	80055d0 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 80055cc:	2320      	movs	r3, #32
 80055ce:	e003      	b.n	80055d8 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 80055d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055d2:	fab3 f383 	clz	r3, r3
 80055d6:	b2db      	uxtb	r3, r3
 80055d8:	009b      	lsls	r3, r3, #2
 80055da:	6879      	ldr	r1, [r7, #4]
 80055dc:	fa01 f303 	lsl.w	r3, r1, r3
 80055e0:	431a      	orrs	r2, r3
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	625a      	str	r2, [r3, #36]	; 0x24
}
 80055e6:	bf00      	nop
 80055e8:	372c      	adds	r7, #44	; 0x2c
 80055ea:	46bd      	mov	sp, r7
 80055ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f0:	4770      	bx	lr

080055f2 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80055f2:	b580      	push	{r7, lr}
 80055f4:	b088      	sub	sp, #32
 80055f6:	af00      	add	r7, sp, #0
 80055f8:	6078      	str	r0, [r7, #4]
 80055fa:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005602:	693b      	ldr	r3, [r7, #16]
 8005604:	fa93 f3a3 	rbit	r3, r3
 8005608:	60fb      	str	r3, [r7, #12]
  return result;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d101      	bne.n	8005618 <LL_GPIO_Init+0x26>
    return 32U;
 8005614:	2320      	movs	r3, #32
 8005616:	e003      	b.n	8005620 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8005618:	697b      	ldr	r3, [r7, #20]
 800561a:	fab3 f383 	clz	r3, r3
 800561e:	b2db      	uxtb	r3, r3
 8005620:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8005622:	e048      	b.n	80056b6 <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	681a      	ldr	r2, [r3, #0]
 8005628:	2101      	movs	r1, #1
 800562a:	69fb      	ldr	r3, [r7, #28]
 800562c:	fa01 f303 	lsl.w	r3, r1, r3
 8005630:	4013      	ands	r3, r2
 8005632:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8005634:	69bb      	ldr	r3, [r7, #24]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d03a      	beq.n	80056b0 <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	2b01      	cmp	r3, #1
 8005640:	d003      	beq.n	800564a <LL_GPIO_Init+0x58>
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	685b      	ldr	r3, [r3, #4]
 8005646:	2b02      	cmp	r3, #2
 8005648:	d10e      	bne.n	8005668 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	689b      	ldr	r3, [r3, #8]
 800564e:	461a      	mov	r2, r3
 8005650:	69b9      	ldr	r1, [r7, #24]
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	f7ff fed7 	bl	8005406 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	6819      	ldr	r1, [r3, #0]
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	68db      	ldr	r3, [r3, #12]
 8005660:	461a      	mov	r2, r3
 8005662:	6878      	ldr	r0, [r7, #4]
 8005664:	f7ff feb7 	bl	80053d6 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	691b      	ldr	r3, [r3, #16]
 800566c:	461a      	mov	r2, r3
 800566e:	69b9      	ldr	r1, [r7, #24]
 8005670:	6878      	ldr	r0, [r7, #4]
 8005672:	f7ff ff05 	bl	8005480 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	2b02      	cmp	r3, #2
 800567c:	d111      	bne.n	80056a2 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800567e:	69bb      	ldr	r3, [r7, #24]
 8005680:	2bff      	cmp	r3, #255	; 0xff
 8005682:	d807      	bhi.n	8005694 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	695b      	ldr	r3, [r3, #20]
 8005688:	461a      	mov	r2, r3
 800568a:	69b9      	ldr	r1, [r7, #24]
 800568c:	6878      	ldr	r0, [r7, #4]
 800568e:	f7ff ff34 	bl	80054fa <LL_GPIO_SetAFPin_0_7>
 8005692:	e006      	b.n	80056a2 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	695b      	ldr	r3, [r3, #20]
 8005698:	461a      	mov	r2, r3
 800569a:	69b9      	ldr	r1, [r7, #24]
 800569c:	6878      	ldr	r0, [r7, #4]
 800569e:	f7ff ff69 	bl	8005574 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	685b      	ldr	r3, [r3, #4]
 80056a6:	461a      	mov	r2, r3
 80056a8:	69b9      	ldr	r1, [r7, #24]
 80056aa:	6878      	ldr	r0, [r7, #4]
 80056ac:	f7ff fe56 	bl	800535c <LL_GPIO_SetPinMode>
    }
    pinpos++;
 80056b0:	69fb      	ldr	r3, [r7, #28]
 80056b2:	3301      	adds	r3, #1
 80056b4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	681a      	ldr	r2, [r3, #0]
 80056ba:	69fb      	ldr	r3, [r7, #28]
 80056bc:	fa22 f303 	lsr.w	r3, r2, r3
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d1af      	bne.n	8005624 <LL_GPIO_Init+0x32>
  }

  return (SUCCESS);
 80056c4:	2300      	movs	r3, #0
}
 80056c6:	4618      	mov	r0, r3
 80056c8:	3720      	adds	r7, #32
 80056ca:	46bd      	mov	sp, r7
 80056cc:	bd80      	pop	{r7, pc}
	...

080056d0 <LL_RCC_HSI_IsReady>:
{
 80056d0:	b480      	push	{r7}
 80056d2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 80056d4:	4b07      	ldr	r3, [pc, #28]	; (80056f4 <LL_RCC_HSI_IsReady+0x24>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80056dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056e0:	d101      	bne.n	80056e6 <LL_RCC_HSI_IsReady+0x16>
 80056e2:	2301      	movs	r3, #1
 80056e4:	e000      	b.n	80056e8 <LL_RCC_HSI_IsReady+0x18>
 80056e6:	2300      	movs	r3, #0
}
 80056e8:	4618      	mov	r0, r3
 80056ea:	46bd      	mov	sp, r7
 80056ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f0:	4770      	bx	lr
 80056f2:	bf00      	nop
 80056f4:	40021000 	.word	0x40021000

080056f8 <LL_RCC_LSE_IsReady>:
{
 80056f8:	b480      	push	{r7}
 80056fa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY) ? 1UL : 0UL);
 80056fc:	4b07      	ldr	r3, [pc, #28]	; (800571c <LL_RCC_LSE_IsReady+0x24>)
 80056fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005702:	f003 0302 	and.w	r3, r3, #2
 8005706:	2b02      	cmp	r3, #2
 8005708:	d101      	bne.n	800570e <LL_RCC_LSE_IsReady+0x16>
 800570a:	2301      	movs	r3, #1
 800570c:	e000      	b.n	8005710 <LL_RCC_LSE_IsReady+0x18>
 800570e:	2300      	movs	r3, #0
}
 8005710:	4618      	mov	r0, r3
 8005712:	46bd      	mov	sp, r7
 8005714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005718:	4770      	bx	lr
 800571a:	bf00      	nop
 800571c:	40021000 	.word	0x40021000

08005720 <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8005720:	b480      	push	{r7}
 8005722:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RCC_CR_MSIRGSEL) ? 1UL : 0UL);
 8005724:	4b06      	ldr	r3, [pc, #24]	; (8005740 <LL_RCC_MSI_IsEnabledRangeSelect+0x20>)
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f003 0308 	and.w	r3, r3, #8
 800572c:	2b08      	cmp	r3, #8
 800572e:	d101      	bne.n	8005734 <LL_RCC_MSI_IsEnabledRangeSelect+0x14>
 8005730:	2301      	movs	r3, #1
 8005732:	e000      	b.n	8005736 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8005734:	2300      	movs	r3, #0
}
 8005736:	4618      	mov	r0, r3
 8005738:	46bd      	mov	sp, r7
 800573a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573e:	4770      	bx	lr
 8005740:	40021000 	.word	0x40021000

08005744 <LL_RCC_MSI_GetRange>:
{
 8005744:	b480      	push	{r7}
 8005746:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8005748:	4b04      	ldr	r3, [pc, #16]	; (800575c <LL_RCC_MSI_GetRange+0x18>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8005750:	4618      	mov	r0, r3
 8005752:	46bd      	mov	sp, r7
 8005754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005758:	4770      	bx	lr
 800575a:	bf00      	nop
 800575c:	40021000 	.word	0x40021000

08005760 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8005760:	b480      	push	{r7}
 8005762:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8005764:	4b04      	ldr	r3, [pc, #16]	; (8005778 <LL_RCC_MSI_GetRangeAfterStandby+0x18>)
 8005766:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800576a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 800576e:	4618      	mov	r0, r3
 8005770:	46bd      	mov	sp, r7
 8005772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005776:	4770      	bx	lr
 8005778:	40021000 	.word	0x40021000

0800577c <LL_RCC_GetSysClkSource>:
{
 800577c:	b480      	push	{r7}
 800577e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005780:	4b04      	ldr	r3, [pc, #16]	; (8005794 <LL_RCC_GetSysClkSource+0x18>)
 8005782:	689b      	ldr	r3, [r3, #8]
 8005784:	f003 030c 	and.w	r3, r3, #12
}
 8005788:	4618      	mov	r0, r3
 800578a:	46bd      	mov	sp, r7
 800578c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005790:	4770      	bx	lr
 8005792:	bf00      	nop
 8005794:	40021000 	.word	0x40021000

08005798 <LL_RCC_GetAHBPrescaler>:
{
 8005798:	b480      	push	{r7}
 800579a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800579c:	4b04      	ldr	r3, [pc, #16]	; (80057b0 <LL_RCC_GetAHBPrescaler+0x18>)
 800579e:	689b      	ldr	r3, [r3, #8]
 80057a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80057a4:	4618      	mov	r0, r3
 80057a6:	46bd      	mov	sp, r7
 80057a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ac:	4770      	bx	lr
 80057ae:	bf00      	nop
 80057b0:	40021000 	.word	0x40021000

080057b4 <LL_RCC_GetAPB1Prescaler>:
{
 80057b4:	b480      	push	{r7}
 80057b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80057b8:	4b04      	ldr	r3, [pc, #16]	; (80057cc <LL_RCC_GetAPB1Prescaler+0x18>)
 80057ba:	689b      	ldr	r3, [r3, #8]
 80057bc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 80057c0:	4618      	mov	r0, r3
 80057c2:	46bd      	mov	sp, r7
 80057c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c8:	4770      	bx	lr
 80057ca:	bf00      	nop
 80057cc:	40021000 	.word	0x40021000

080057d0 <LL_RCC_GetAPB2Prescaler>:
{
 80057d0:	b480      	push	{r7}
 80057d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80057d4:	4b04      	ldr	r3, [pc, #16]	; (80057e8 <LL_RCC_GetAPB2Prescaler+0x18>)
 80057d6:	689b      	ldr	r3, [r3, #8]
 80057d8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 80057dc:	4618      	mov	r0, r3
 80057de:	46bd      	mov	sp, r7
 80057e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e4:	4770      	bx	lr
 80057e6:	bf00      	nop
 80057e8:	40021000 	.word	0x40021000

080057ec <LL_RCC_GetUSARTClockSource>:
{
 80057ec:	b480      	push	{r7}
 80057ee:	b083      	sub	sp, #12
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 80057f4:	4b06      	ldr	r3, [pc, #24]	; (8005810 <LL_RCC_GetUSARTClockSource+0x24>)
 80057f6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	401a      	ands	r2, r3
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	041b      	lsls	r3, r3, #16
 8005802:	4313      	orrs	r3, r2
}
 8005804:	4618      	mov	r0, r3
 8005806:	370c      	adds	r7, #12
 8005808:	46bd      	mov	sp, r7
 800580a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580e:	4770      	bx	lr
 8005810:	40021000 	.word	0x40021000

08005814 <LL_RCC_GetUARTClockSource>:
{
 8005814:	b480      	push	{r7}
 8005816:	b083      	sub	sp, #12
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 800581c:	4b06      	ldr	r3, [pc, #24]	; (8005838 <LL_RCC_GetUARTClockSource+0x24>)
 800581e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	401a      	ands	r2, r3
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	041b      	lsls	r3, r3, #16
 800582a:	4313      	orrs	r3, r2
}
 800582c:	4618      	mov	r0, r3
 800582e:	370c      	adds	r7, #12
 8005830:	46bd      	mov	sp, r7
 8005832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005836:	4770      	bx	lr
 8005838:	40021000 	.word	0x40021000

0800583c <LL_RCC_PLL_GetMainSource>:
{
 800583c:	b480      	push	{r7}
 800583e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8005840:	4b04      	ldr	r3, [pc, #16]	; (8005854 <LL_RCC_PLL_GetMainSource+0x18>)
 8005842:	68db      	ldr	r3, [r3, #12]
 8005844:	f003 0303 	and.w	r3, r3, #3
}
 8005848:	4618      	mov	r0, r3
 800584a:	46bd      	mov	sp, r7
 800584c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005850:	4770      	bx	lr
 8005852:	bf00      	nop
 8005854:	40021000 	.word	0x40021000

08005858 <LL_RCC_PLL_GetN>:
{
 8005858:	b480      	push	{r7}
 800585a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800585c:	4b04      	ldr	r3, [pc, #16]	; (8005870 <LL_RCC_PLL_GetN+0x18>)
 800585e:	68db      	ldr	r3, [r3, #12]
 8005860:	0a1b      	lsrs	r3, r3, #8
 8005862:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8005866:	4618      	mov	r0, r3
 8005868:	46bd      	mov	sp, r7
 800586a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586e:	4770      	bx	lr
 8005870:	40021000 	.word	0x40021000

08005874 <LL_RCC_PLL_GetR>:
{
 8005874:	b480      	push	{r7}
 8005876:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8005878:	4b04      	ldr	r3, [pc, #16]	; (800588c <LL_RCC_PLL_GetR+0x18>)
 800587a:	68db      	ldr	r3, [r3, #12]
 800587c:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 8005880:	4618      	mov	r0, r3
 8005882:	46bd      	mov	sp, r7
 8005884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005888:	4770      	bx	lr
 800588a:	bf00      	nop
 800588c:	40021000 	.word	0x40021000

08005890 <LL_RCC_PLL_GetDivider>:
{
 8005890:	b480      	push	{r7}
 8005892:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8005894:	4b04      	ldr	r3, [pc, #16]	; (80058a8 <LL_RCC_PLL_GetDivider+0x18>)
 8005896:	68db      	ldr	r3, [r3, #12]
 8005898:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 800589c:	4618      	mov	r0, r3
 800589e:	46bd      	mov	sp, r7
 80058a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a4:	4770      	bx	lr
 80058a6:	bf00      	nop
 80058a8:	40021000 	.word	0x40021000

080058ac <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b084      	sub	sp, #16
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 80058b4:	2300      	movs	r3, #0
 80058b6:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2b03      	cmp	r3, #3
 80058bc:	d137      	bne.n	800592e <LL_RCC_GetUSARTClockFreq+0x82>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80058be:	6878      	ldr	r0, [r7, #4]
 80058c0:	f7ff ff94 	bl	80057ec <LL_RCC_GetUSARTClockSource>
 80058c4:	4603      	mov	r3, r0
 80058c6:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 80058ca:	2b03      	cmp	r3, #3
 80058cc:	f200 80b3 	bhi.w	8005a36 <LL_RCC_GetUSARTClockFreq+0x18a>
 80058d0:	a201      	add	r2, pc, #4	; (adr r2, 80058d8 <LL_RCC_GetUSARTClockFreq+0x2c>)
 80058d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058d6:	bf00      	nop
 80058d8:	08005917 	.word	0x08005917
 80058dc:	080058e9 	.word	0x080058e9
 80058e0:	080058f1 	.word	0x080058f1
 80058e4:	08005903 	.word	0x08005903
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 80058e8:	f000 f95c 	bl	8005ba4 <RCC_GetSystemClockFreq>
 80058ec:	60f8      	str	r0, [r7, #12]
        break;
 80058ee:	e0b5      	b.n	8005a5c <LL_RCC_GetUSARTClockFreq+0x1b0>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 80058f0:	f7ff feee 	bl	80056d0 <LL_RCC_HSI_IsReady>
 80058f4:	4603      	mov	r3, r0
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	f000 809f 	beq.w	8005a3a <LL_RCC_GetUSARTClockFreq+0x18e>
        {
          usart_frequency = HSI_VALUE;
 80058fc:	4b5a      	ldr	r3, [pc, #360]	; (8005a68 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 80058fe:	60fb      	str	r3, [r7, #12]
        }
        break;
 8005900:	e09b      	b.n	8005a3a <LL_RCC_GetUSARTClockFreq+0x18e>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8005902:	f7ff fef9 	bl	80056f8 <LL_RCC_LSE_IsReady>
 8005906:	4603      	mov	r3, r0
 8005908:	2b00      	cmp	r3, #0
 800590a:	f000 8098 	beq.w	8005a3e <LL_RCC_GetUSARTClockFreq+0x192>
        {
          usart_frequency = LSE_VALUE;
 800590e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005912:	60fb      	str	r3, [r7, #12]
        }
        break;
 8005914:	e093      	b.n	8005a3e <LL_RCC_GetUSARTClockFreq+0x192>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8005916:	f000 f945 	bl	8005ba4 <RCC_GetSystemClockFreq>
 800591a:	4603      	mov	r3, r0
 800591c:	4618      	mov	r0, r3
 800591e:	f000 f9d1 	bl	8005cc4 <RCC_GetHCLKClockFreq>
 8005922:	4603      	mov	r3, r0
 8005924:	4618      	mov	r0, r3
 8005926:	f000 f9f7 	bl	8005d18 <RCC_GetPCLK2ClockFreq>
 800592a:	60f8      	str	r0, [r7, #12]
        break;
 800592c:	e096      	b.n	8005a5c <LL_RCC_GetUSARTClockFreq+0x1b0>

      default:
        break;
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2b0c      	cmp	r3, #12
 8005932:	d146      	bne.n	80059c2 <LL_RCC_GetUSARTClockFreq+0x116>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8005934:	6878      	ldr	r0, [r7, #4]
 8005936:	f7ff ff59 	bl	80057ec <LL_RCC_GetUSARTClockSource>
 800593a:	4603      	mov	r3, r0
 800593c:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 8005940:	2b0c      	cmp	r3, #12
 8005942:	d87e      	bhi.n	8005a42 <LL_RCC_GetUSARTClockFreq+0x196>
 8005944:	a201      	add	r2, pc, #4	; (adr r2, 800594c <LL_RCC_GetUSARTClockFreq+0xa0>)
 8005946:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800594a:	bf00      	nop
 800594c:	080059ab 	.word	0x080059ab
 8005950:	08005a43 	.word	0x08005a43
 8005954:	08005a43 	.word	0x08005a43
 8005958:	08005a43 	.word	0x08005a43
 800595c:	08005981 	.word	0x08005981
 8005960:	08005a43 	.word	0x08005a43
 8005964:	08005a43 	.word	0x08005a43
 8005968:	08005a43 	.word	0x08005a43
 800596c:	08005989 	.word	0x08005989
 8005970:	08005a43 	.word	0x08005a43
 8005974:	08005a43 	.word	0x08005a43
 8005978:	08005a43 	.word	0x08005a43
 800597c:	08005999 	.word	0x08005999
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8005980:	f000 f910 	bl	8005ba4 <RCC_GetSystemClockFreq>
 8005984:	60f8      	str	r0, [r7, #12]
        break;
 8005986:	e069      	b.n	8005a5c <LL_RCC_GetUSARTClockFreq+0x1b0>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8005988:	f7ff fea2 	bl	80056d0 <LL_RCC_HSI_IsReady>
 800598c:	4603      	mov	r3, r0
 800598e:	2b00      	cmp	r3, #0
 8005990:	d059      	beq.n	8005a46 <LL_RCC_GetUSARTClockFreq+0x19a>
        {
          usart_frequency = HSI_VALUE;
 8005992:	4b35      	ldr	r3, [pc, #212]	; (8005a68 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 8005994:	60fb      	str	r3, [r7, #12]
        }
        break;
 8005996:	e056      	b.n	8005a46 <LL_RCC_GetUSARTClockFreq+0x19a>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8005998:	f7ff feae 	bl	80056f8 <LL_RCC_LSE_IsReady>
 800599c:	4603      	mov	r3, r0
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d053      	beq.n	8005a4a <LL_RCC_GetUSARTClockFreq+0x19e>
        {
          usart_frequency = LSE_VALUE;
 80059a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80059a6:	60fb      	str	r3, [r7, #12]
        }
        break;
 80059a8:	e04f      	b.n	8005a4a <LL_RCC_GetUSARTClockFreq+0x19e>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80059aa:	f000 f8fb 	bl	8005ba4 <RCC_GetSystemClockFreq>
 80059ae:	4603      	mov	r3, r0
 80059b0:	4618      	mov	r0, r3
 80059b2:	f000 f987 	bl	8005cc4 <RCC_GetHCLKClockFreq>
 80059b6:	4603      	mov	r3, r0
 80059b8:	4618      	mov	r0, r3
 80059ba:	f000 f999 	bl	8005cf0 <RCC_GetPCLK1ClockFreq>
 80059be:	60f8      	str	r0, [r7, #12]
        break;
 80059c0:	e04c      	b.n	8005a5c <LL_RCC_GetUSARTClockFreq+0x1b0>
    }
  }
  else
  {
#if defined(RCC_CCIPR_USART3SEL)
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2b30      	cmp	r3, #48	; 0x30
 80059c6:	d142      	bne.n	8005a4e <LL_RCC_GetUSARTClockFreq+0x1a2>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80059c8:	6878      	ldr	r0, [r7, #4]
 80059ca:	f7ff ff0f 	bl	80057ec <LL_RCC_GetUSARTClockSource>
 80059ce:	4603      	mov	r3, r0
 80059d0:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 80059d4:	d01a      	beq.n	8005a0c <LL_RCC_GetUSARTClockFreq+0x160>
 80059d6:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 80059da:	d83a      	bhi.n	8005a52 <LL_RCC_GetUSARTClockFreq+0x1a6>
 80059dc:	4a23      	ldr	r2, [pc, #140]	; (8005a6c <LL_RCC_GetUSARTClockFreq+0x1c0>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d00c      	beq.n	80059fc <LL_RCC_GetUSARTClockFreq+0x150>
 80059e2:	4a22      	ldr	r2, [pc, #136]	; (8005a6c <LL_RCC_GetUSARTClockFreq+0x1c0>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d834      	bhi.n	8005a52 <LL_RCC_GetUSARTClockFreq+0x1a6>
 80059e8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80059ec:	d017      	beq.n	8005a1e <LL_RCC_GetUSARTClockFreq+0x172>
 80059ee:	4a20      	ldr	r2, [pc, #128]	; (8005a70 <LL_RCC_GetUSARTClockFreq+0x1c4>)
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d12e      	bne.n	8005a52 <LL_RCC_GetUSARTClockFreq+0x1a6>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 80059f4:	f000 f8d6 	bl	8005ba4 <RCC_GetSystemClockFreq>
 80059f8:	60f8      	str	r0, [r7, #12]
          break;
 80059fa:	e02f      	b.n	8005a5c <LL_RCC_GetUSARTClockFreq+0x1b0>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady() != 0U)
 80059fc:	f7ff fe68 	bl	80056d0 <LL_RCC_HSI_IsReady>
 8005a00:	4603      	mov	r3, r0
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d027      	beq.n	8005a56 <LL_RCC_GetUSARTClockFreq+0x1aa>
          {
            usart_frequency = HSI_VALUE;
 8005a06:	4b18      	ldr	r3, [pc, #96]	; (8005a68 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 8005a08:	60fb      	str	r3, [r7, #12]
          }
          break;
 8005a0a:	e024      	b.n	8005a56 <LL_RCC_GetUSARTClockFreq+0x1aa>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady() != 0U)
 8005a0c:	f7ff fe74 	bl	80056f8 <LL_RCC_LSE_IsReady>
 8005a10:	4603      	mov	r3, r0
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d021      	beq.n	8005a5a <LL_RCC_GetUSARTClockFreq+0x1ae>
          {
            usart_frequency = LSE_VALUE;
 8005a16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005a1a:	60fb      	str	r3, [r7, #12]
          }
          break;
 8005a1c:	e01d      	b.n	8005a5a <LL_RCC_GetUSARTClockFreq+0x1ae>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8005a1e:	f000 f8c1 	bl	8005ba4 <RCC_GetSystemClockFreq>
 8005a22:	4603      	mov	r3, r0
 8005a24:	4618      	mov	r0, r3
 8005a26:	f000 f94d 	bl	8005cc4 <RCC_GetHCLKClockFreq>
 8005a2a:	4603      	mov	r3, r0
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	f000 f95f 	bl	8005cf0 <RCC_GetPCLK1ClockFreq>
 8005a32:	60f8      	str	r0, [r7, #12]
          break;
 8005a34:	e012      	b.n	8005a5c <LL_RCC_GetUSARTClockFreq+0x1b0>
        break;
 8005a36:	bf00      	nop
 8005a38:	e010      	b.n	8005a5c <LL_RCC_GetUSARTClockFreq+0x1b0>
        break;
 8005a3a:	bf00      	nop
 8005a3c:	e00e      	b.n	8005a5c <LL_RCC_GetUSARTClockFreq+0x1b0>
        break;
 8005a3e:	bf00      	nop
 8005a40:	e00c      	b.n	8005a5c <LL_RCC_GetUSARTClockFreq+0x1b0>
        break;
 8005a42:	bf00      	nop
 8005a44:	e00a      	b.n	8005a5c <LL_RCC_GetUSARTClockFreq+0x1b0>
        break;
 8005a46:	bf00      	nop
 8005a48:	e008      	b.n	8005a5c <LL_RCC_GetUSARTClockFreq+0x1b0>
        break;
 8005a4a:	bf00      	nop
 8005a4c:	e006      	b.n	8005a5c <LL_RCC_GetUSARTClockFreq+0x1b0>

        default:
          break;
      }
    }
 8005a4e:	bf00      	nop
 8005a50:	e004      	b.n	8005a5c <LL_RCC_GetUSARTClockFreq+0x1b0>
          break;
 8005a52:	bf00      	nop
 8005a54:	e002      	b.n	8005a5c <LL_RCC_GetUSARTClockFreq+0x1b0>
          break;
 8005a56:	bf00      	nop
 8005a58:	e000      	b.n	8005a5c <LL_RCC_GetUSARTClockFreq+0x1b0>
          break;
 8005a5a:	bf00      	nop
#endif /* RCC_CCIPR_USART3SEL */
  }
  return usart_frequency;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
}
 8005a5e:	4618      	mov	r0, r3
 8005a60:	3710      	adds	r7, #16
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bd80      	pop	{r7, pc}
 8005a66:	bf00      	nop
 8005a68:	00f42400 	.word	0x00f42400
 8005a6c:	00300020 	.word	0x00300020
 8005a70:	00300010 	.word	0x00300010

08005a74 <LL_RCC_GetUARTClockFreq>:
  *         @arg @ref LL_RCC_UART5_CLKSOURCE
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b084      	sub	sp, #16
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

#if defined(RCC_CCIPR_UART4SEL)
  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2bc0      	cmp	r3, #192	; 0xc0
 8005a84:	d136      	bne.n	8005af4 <LL_RCC_GetUARTClockFreq+0x80>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8005a86:	6878      	ldr	r0, [r7, #4]
 8005a88:	f7ff fec4 	bl	8005814 <LL_RCC_GetUARTClockSource>
 8005a8c:	4603      	mov	r3, r0
 8005a8e:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 8005a92:	d01a      	beq.n	8005aca <LL_RCC_GetUARTClockFreq+0x56>
 8005a94:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 8005a98:	d82e      	bhi.n	8005af8 <LL_RCC_GetUARTClockFreq+0x84>
 8005a9a:	4a3d      	ldr	r2, [pc, #244]	; (8005b90 <LL_RCC_GetUARTClockFreq+0x11c>)
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d00c      	beq.n	8005aba <LL_RCC_GetUARTClockFreq+0x46>
 8005aa0:	4a3b      	ldr	r2, [pc, #236]	; (8005b90 <LL_RCC_GetUARTClockFreq+0x11c>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d828      	bhi.n	8005af8 <LL_RCC_GetUARTClockFreq+0x84>
 8005aa6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005aaa:	d017      	beq.n	8005adc <LL_RCC_GetUARTClockFreq+0x68>
 8005aac:	4a39      	ldr	r2, [pc, #228]	; (8005b94 <LL_RCC_GetUARTClockFreq+0x120>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d122      	bne.n	8005af8 <LL_RCC_GetUARTClockFreq+0x84>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8005ab2:	f000 f877 	bl	8005ba4 <RCC_GetSystemClockFreq>
 8005ab6:	60f8      	str	r0, [r7, #12]
        break;
 8005ab8:	e023      	b.n	8005b02 <LL_RCC_GetUARTClockFreq+0x8e>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8005aba:	f7ff fe09 	bl	80056d0 <LL_RCC_HSI_IsReady>
 8005abe:	4603      	mov	r3, r0
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d01b      	beq.n	8005afc <LL_RCC_GetUARTClockFreq+0x88>
        {
          uart_frequency = HSI_VALUE;
 8005ac4:	4b34      	ldr	r3, [pc, #208]	; (8005b98 <LL_RCC_GetUARTClockFreq+0x124>)
 8005ac6:	60fb      	str	r3, [r7, #12]
        }
        break;
 8005ac8:	e018      	b.n	8005afc <LL_RCC_GetUARTClockFreq+0x88>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8005aca:	f7ff fe15 	bl	80056f8 <LL_RCC_LSE_IsReady>
 8005ace:	4603      	mov	r3, r0
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d015      	beq.n	8005b00 <LL_RCC_GetUARTClockFreq+0x8c>
        {
          uart_frequency = LSE_VALUE;
 8005ad4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005ad8:	60fb      	str	r3, [r7, #12]
        }
        break;
 8005ada:	e011      	b.n	8005b00 <LL_RCC_GetUARTClockFreq+0x8c>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8005adc:	f000 f862 	bl	8005ba4 <RCC_GetSystemClockFreq>
 8005ae0:	4603      	mov	r3, r0
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	f000 f8ee 	bl	8005cc4 <RCC_GetHCLKClockFreq>
 8005ae8:	4603      	mov	r3, r0
 8005aea:	4618      	mov	r0, r3
 8005aec:	f000 f900 	bl	8005cf0 <RCC_GetPCLK1ClockFreq>
 8005af0:	60f8      	str	r0, [r7, #12]
        break;
 8005af2:	e006      	b.n	8005b02 <LL_RCC_GetUARTClockFreq+0x8e>

      default:
        break;
    }
  }
 8005af4:	bf00      	nop
 8005af6:	e004      	b.n	8005b02 <LL_RCC_GetUARTClockFreq+0x8e>
        break;
 8005af8:	bf00      	nop
 8005afa:	e002      	b.n	8005b02 <LL_RCC_GetUARTClockFreq+0x8e>
        break;
 8005afc:	bf00      	nop
 8005afe:	e000      	b.n	8005b02 <LL_RCC_GetUARTClockFreq+0x8e>
        break;
 8005b00:	bf00      	nop
#endif /* RCC_CCIPR_UART4SEL */

#if defined(RCC_CCIPR_UART5SEL)
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005b08:	d136      	bne.n	8005b78 <LL_RCC_GetUARTClockFreq+0x104>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8005b0a:	6878      	ldr	r0, [r7, #4]
 8005b0c:	f7ff fe82 	bl	8005814 <LL_RCC_GetUARTClockSource>
 8005b10:	4603      	mov	r3, r0
 8005b12:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 8005b16:	d01a      	beq.n	8005b4e <LL_RCC_GetUARTClockFreq+0xda>
 8005b18:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 8005b1c:	d82e      	bhi.n	8005b7c <LL_RCC_GetUARTClockFreq+0x108>
 8005b1e:	4a1f      	ldr	r2, [pc, #124]	; (8005b9c <LL_RCC_GetUARTClockFreq+0x128>)
 8005b20:	4293      	cmp	r3, r2
 8005b22:	d00c      	beq.n	8005b3e <LL_RCC_GetUARTClockFreq+0xca>
 8005b24:	4a1d      	ldr	r2, [pc, #116]	; (8005b9c <LL_RCC_GetUARTClockFreq+0x128>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d828      	bhi.n	8005b7c <LL_RCC_GetUARTClockFreq+0x108>
 8005b2a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005b2e:	d017      	beq.n	8005b60 <LL_RCC_GetUARTClockFreq+0xec>
 8005b30:	4a1b      	ldr	r2, [pc, #108]	; (8005ba0 <LL_RCC_GetUARTClockFreq+0x12c>)
 8005b32:	4293      	cmp	r3, r2
 8005b34:	d122      	bne.n	8005b7c <LL_RCC_GetUARTClockFreq+0x108>
    {
      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8005b36:	f000 f835 	bl	8005ba4 <RCC_GetSystemClockFreq>
 8005b3a:	60f8      	str	r0, [r7, #12]
        break;
 8005b3c:	e023      	b.n	8005b86 <LL_RCC_GetUARTClockFreq+0x112>

      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8005b3e:	f7ff fdc7 	bl	80056d0 <LL_RCC_HSI_IsReady>
 8005b42:	4603      	mov	r3, r0
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d01b      	beq.n	8005b80 <LL_RCC_GetUARTClockFreq+0x10c>
        {
          uart_frequency = HSI_VALUE;
 8005b48:	4b13      	ldr	r3, [pc, #76]	; (8005b98 <LL_RCC_GetUARTClockFreq+0x124>)
 8005b4a:	60fb      	str	r3, [r7, #12]
        }
        break;
 8005b4c:	e018      	b.n	8005b80 <LL_RCC_GetUARTClockFreq+0x10c>

      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8005b4e:	f7ff fdd3 	bl	80056f8 <LL_RCC_LSE_IsReady>
 8005b52:	4603      	mov	r3, r0
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d015      	beq.n	8005b84 <LL_RCC_GetUARTClockFreq+0x110>
        {
          uart_frequency = LSE_VALUE;
 8005b58:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005b5c:	60fb      	str	r3, [r7, #12]
        }
        break;
 8005b5e:	e011      	b.n	8005b84 <LL_RCC_GetUARTClockFreq+0x110>

      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8005b60:	f000 f820 	bl	8005ba4 <RCC_GetSystemClockFreq>
 8005b64:	4603      	mov	r3, r0
 8005b66:	4618      	mov	r0, r3
 8005b68:	f000 f8ac 	bl	8005cc4 <RCC_GetHCLKClockFreq>
 8005b6c:	4603      	mov	r3, r0
 8005b6e:	4618      	mov	r0, r3
 8005b70:	f000 f8be 	bl	8005cf0 <RCC_GetPCLK1ClockFreq>
 8005b74:	60f8      	str	r0, [r7, #12]
        break;
 8005b76:	e006      	b.n	8005b86 <LL_RCC_GetUARTClockFreq+0x112>

      default:
        break;
    }
  }
 8005b78:	bf00      	nop
 8005b7a:	e004      	b.n	8005b86 <LL_RCC_GetUARTClockFreq+0x112>
        break;
 8005b7c:	bf00      	nop
 8005b7e:	e002      	b.n	8005b86 <LL_RCC_GetUARTClockFreq+0x112>
        break;
 8005b80:	bf00      	nop
 8005b82:	e000      	b.n	8005b86 <LL_RCC_GetUARTClockFreq+0x112>
        break;
 8005b84:	bf00      	nop
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 8005b86:	68fb      	ldr	r3, [r7, #12]
}
 8005b88:	4618      	mov	r0, r3
 8005b8a:	3710      	adds	r7, #16
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	bd80      	pop	{r7, pc}
 8005b90:	00c00080 	.word	0x00c00080
 8005b94:	00c00040 	.word	0x00c00040
 8005b98:	00f42400 	.word	0x00f42400
 8005b9c:	03000200 	.word	0x03000200
 8005ba0:	03000100 	.word	0x03000100

08005ba4 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b082      	sub	sp, #8
 8005ba8:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8005baa:	f7ff fde7 	bl	800577c <LL_RCC_GetSysClkSource>
 8005bae:	4603      	mov	r3, r0
 8005bb0:	2b0c      	cmp	r3, #12
 8005bb2:	d851      	bhi.n	8005c58 <RCC_GetSystemClockFreq+0xb4>
 8005bb4:	a201      	add	r2, pc, #4	; (adr r2, 8005bbc <RCC_GetSystemClockFreq+0x18>)
 8005bb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bba:	bf00      	nop
 8005bbc:	08005bf1 	.word	0x08005bf1
 8005bc0:	08005c59 	.word	0x08005c59
 8005bc4:	08005c59 	.word	0x08005c59
 8005bc8:	08005c59 	.word	0x08005c59
 8005bcc:	08005c45 	.word	0x08005c45
 8005bd0:	08005c59 	.word	0x08005c59
 8005bd4:	08005c59 	.word	0x08005c59
 8005bd8:	08005c59 	.word	0x08005c59
 8005bdc:	08005c4b 	.word	0x08005c4b
 8005be0:	08005c59 	.word	0x08005c59
 8005be4:	08005c59 	.word	0x08005c59
 8005be8:	08005c59 	.word	0x08005c59
 8005bec:	08005c51 	.word	0x08005c51
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8005bf0:	f7ff fd96 	bl	8005720 <LL_RCC_MSI_IsEnabledRangeSelect>
 8005bf4:	4603      	mov	r3, r0
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d111      	bne.n	8005c1e <RCC_GetSystemClockFreq+0x7a>
 8005bfa:	f7ff fd91 	bl	8005720 <LL_RCC_MSI_IsEnabledRangeSelect>
 8005bfe:	4603      	mov	r3, r0
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d004      	beq.n	8005c0e <RCC_GetSystemClockFreq+0x6a>
 8005c04:	f7ff fd9e 	bl	8005744 <LL_RCC_MSI_GetRange>
 8005c08:	4603      	mov	r3, r0
 8005c0a:	0a1b      	lsrs	r3, r3, #8
 8005c0c:	e003      	b.n	8005c16 <RCC_GetSystemClockFreq+0x72>
 8005c0e:	f7ff fda7 	bl	8005760 <LL_RCC_MSI_GetRangeAfterStandby>
 8005c12:	4603      	mov	r3, r0
 8005c14:	0a1b      	lsrs	r3, r3, #8
 8005c16:	4a28      	ldr	r2, [pc, #160]	; (8005cb8 <RCC_GetSystemClockFreq+0x114>)
 8005c18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c1c:	e010      	b.n	8005c40 <RCC_GetSystemClockFreq+0x9c>
 8005c1e:	f7ff fd7f 	bl	8005720 <LL_RCC_MSI_IsEnabledRangeSelect>
 8005c22:	4603      	mov	r3, r0
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d004      	beq.n	8005c32 <RCC_GetSystemClockFreq+0x8e>
 8005c28:	f7ff fd8c 	bl	8005744 <LL_RCC_MSI_GetRange>
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	091b      	lsrs	r3, r3, #4
 8005c30:	e003      	b.n	8005c3a <RCC_GetSystemClockFreq+0x96>
 8005c32:	f7ff fd95 	bl	8005760 <LL_RCC_MSI_GetRangeAfterStandby>
 8005c36:	4603      	mov	r3, r0
 8005c38:	091b      	lsrs	r3, r3, #4
 8005c3a:	4a1f      	ldr	r2, [pc, #124]	; (8005cb8 <RCC_GetSystemClockFreq+0x114>)
 8005c3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c40:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8005c42:	e033      	b.n	8005cac <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8005c44:	4b1d      	ldr	r3, [pc, #116]	; (8005cbc <RCC_GetSystemClockFreq+0x118>)
 8005c46:	607b      	str	r3, [r7, #4]
      break;
 8005c48:	e030      	b.n	8005cac <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8005c4a:	4b1d      	ldr	r3, [pc, #116]	; (8005cc0 <RCC_GetSystemClockFreq+0x11c>)
 8005c4c:	607b      	str	r3, [r7, #4]
      break;
 8005c4e:	e02d      	b.n	8005cac <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8005c50:	f000 f876 	bl	8005d40 <RCC_PLL_GetFreqDomain_SYS>
 8005c54:	6078      	str	r0, [r7, #4]
      break;
 8005c56:	e029      	b.n	8005cac <RCC_GetSystemClockFreq+0x108>

    default:
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8005c58:	f7ff fd62 	bl	8005720 <LL_RCC_MSI_IsEnabledRangeSelect>
 8005c5c:	4603      	mov	r3, r0
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d111      	bne.n	8005c86 <RCC_GetSystemClockFreq+0xe2>
 8005c62:	f7ff fd5d 	bl	8005720 <LL_RCC_MSI_IsEnabledRangeSelect>
 8005c66:	4603      	mov	r3, r0
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d004      	beq.n	8005c76 <RCC_GetSystemClockFreq+0xd2>
 8005c6c:	f7ff fd6a 	bl	8005744 <LL_RCC_MSI_GetRange>
 8005c70:	4603      	mov	r3, r0
 8005c72:	0a1b      	lsrs	r3, r3, #8
 8005c74:	e003      	b.n	8005c7e <RCC_GetSystemClockFreq+0xda>
 8005c76:	f7ff fd73 	bl	8005760 <LL_RCC_MSI_GetRangeAfterStandby>
 8005c7a:	4603      	mov	r3, r0
 8005c7c:	0a1b      	lsrs	r3, r3, #8
 8005c7e:	4a0e      	ldr	r2, [pc, #56]	; (8005cb8 <RCC_GetSystemClockFreq+0x114>)
 8005c80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c84:	e010      	b.n	8005ca8 <RCC_GetSystemClockFreq+0x104>
 8005c86:	f7ff fd4b 	bl	8005720 <LL_RCC_MSI_IsEnabledRangeSelect>
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d004      	beq.n	8005c9a <RCC_GetSystemClockFreq+0xf6>
 8005c90:	f7ff fd58 	bl	8005744 <LL_RCC_MSI_GetRange>
 8005c94:	4603      	mov	r3, r0
 8005c96:	091b      	lsrs	r3, r3, #4
 8005c98:	e003      	b.n	8005ca2 <RCC_GetSystemClockFreq+0xfe>
 8005c9a:	f7ff fd61 	bl	8005760 <LL_RCC_MSI_GetRangeAfterStandby>
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	091b      	lsrs	r3, r3, #4
 8005ca2:	4a05      	ldr	r2, [pc, #20]	; (8005cb8 <RCC_GetSystemClockFreq+0x114>)
 8005ca4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ca8:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8005caa:	bf00      	nop
  }

  return frequency;
 8005cac:	687b      	ldr	r3, [r7, #4]
}
 8005cae:	4618      	mov	r0, r3
 8005cb0:	3708      	adds	r7, #8
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	bd80      	pop	{r7, pc}
 8005cb6:	bf00      	nop
 8005cb8:	0800644c 	.word	0x0800644c
 8005cbc:	00f42400 	.word	0x00f42400
 8005cc0:	007a1200 	.word	0x007a1200

08005cc4 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	b082      	sub	sp, #8
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8005ccc:	f7ff fd64 	bl	8005798 <LL_RCC_GetAHBPrescaler>
 8005cd0:	4603      	mov	r3, r0
 8005cd2:	091b      	lsrs	r3, r3, #4
 8005cd4:	f003 030f 	and.w	r3, r3, #15
 8005cd8:	4a04      	ldr	r2, [pc, #16]	; (8005cec <RCC_GetHCLKClockFreq+0x28>)
 8005cda:	5cd3      	ldrb	r3, [r2, r3]
 8005cdc:	461a      	mov	r2, r3
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	40d3      	lsrs	r3, r2
}
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	3708      	adds	r7, #8
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	bd80      	pop	{r7, pc}
 8005cea:	bf00      	nop
 8005cec:	08006434 	.word	0x08006434

08005cf0 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b082      	sub	sp, #8
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8005cf8:	f7ff fd5c 	bl	80057b4 <LL_RCC_GetAPB1Prescaler>
 8005cfc:	4603      	mov	r3, r0
 8005cfe:	0a1b      	lsrs	r3, r3, #8
 8005d00:	4a04      	ldr	r2, [pc, #16]	; (8005d14 <RCC_GetPCLK1ClockFreq+0x24>)
 8005d02:	5cd3      	ldrb	r3, [r2, r3]
 8005d04:	461a      	mov	r2, r3
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	40d3      	lsrs	r3, r2
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	3708      	adds	r7, #8
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bd80      	pop	{r7, pc}
 8005d12:	bf00      	nop
 8005d14:	08006444 	.word	0x08006444

08005d18 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b082      	sub	sp, #8
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8005d20:	f7ff fd56 	bl	80057d0 <LL_RCC_GetAPB2Prescaler>
 8005d24:	4603      	mov	r3, r0
 8005d26:	0adb      	lsrs	r3, r3, #11
 8005d28:	4a04      	ldr	r2, [pc, #16]	; (8005d3c <RCC_GetPCLK2ClockFreq+0x24>)
 8005d2a:	5cd3      	ldrb	r3, [r2, r3]
 8005d2c:	461a      	mov	r2, r3
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	40d3      	lsrs	r3, r2
}
 8005d32:	4618      	mov	r0, r3
 8005d34:	3708      	adds	r7, #8
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bd80      	pop	{r7, pc}
 8005d3a:	bf00      	nop
 8005d3c:	08006444 	.word	0x08006444

08005d40 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8005d40:	b590      	push	{r4, r7, lr}
 8005d42:	b083      	sub	sp, #12
 8005d44:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8005d46:	f7ff fd79 	bl	800583c <LL_RCC_PLL_GetMainSource>
 8005d4a:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	2b03      	cmp	r3, #3
 8005d50:	d036      	beq.n	8005dc0 <RCC_PLL_GetFreqDomain_SYS+0x80>
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	2b03      	cmp	r3, #3
 8005d56:	d836      	bhi.n	8005dc6 <RCC_PLL_GetFreqDomain_SYS+0x86>
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	2b01      	cmp	r3, #1
 8005d5c:	d003      	beq.n	8005d66 <RCC_PLL_GetFreqDomain_SYS+0x26>
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	2b02      	cmp	r3, #2
 8005d62:	d02a      	beq.n	8005dba <RCC_PLL_GetFreqDomain_SYS+0x7a>
 8005d64:	e02f      	b.n	8005dc6 <RCC_PLL_GetFreqDomain_SYS+0x86>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8005d66:	f7ff fcdb 	bl	8005720 <LL_RCC_MSI_IsEnabledRangeSelect>
 8005d6a:	4603      	mov	r3, r0
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d111      	bne.n	8005d94 <RCC_PLL_GetFreqDomain_SYS+0x54>
 8005d70:	f7ff fcd6 	bl	8005720 <LL_RCC_MSI_IsEnabledRangeSelect>
 8005d74:	4603      	mov	r3, r0
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d004      	beq.n	8005d84 <RCC_PLL_GetFreqDomain_SYS+0x44>
 8005d7a:	f7ff fce3 	bl	8005744 <LL_RCC_MSI_GetRange>
 8005d7e:	4603      	mov	r3, r0
 8005d80:	0a1b      	lsrs	r3, r3, #8
 8005d82:	e003      	b.n	8005d8c <RCC_PLL_GetFreqDomain_SYS+0x4c>
 8005d84:	f7ff fcec 	bl	8005760 <LL_RCC_MSI_GetRangeAfterStandby>
 8005d88:	4603      	mov	r3, r0
 8005d8a:	0a1b      	lsrs	r3, r3, #8
 8005d8c:	4a2f      	ldr	r2, [pc, #188]	; (8005e4c <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8005d8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d92:	e010      	b.n	8005db6 <RCC_PLL_GetFreqDomain_SYS+0x76>
 8005d94:	f7ff fcc4 	bl	8005720 <LL_RCC_MSI_IsEnabledRangeSelect>
 8005d98:	4603      	mov	r3, r0
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d004      	beq.n	8005da8 <RCC_PLL_GetFreqDomain_SYS+0x68>
 8005d9e:	f7ff fcd1 	bl	8005744 <LL_RCC_MSI_GetRange>
 8005da2:	4603      	mov	r3, r0
 8005da4:	091b      	lsrs	r3, r3, #4
 8005da6:	e003      	b.n	8005db0 <RCC_PLL_GetFreqDomain_SYS+0x70>
 8005da8:	f7ff fcda 	bl	8005760 <LL_RCC_MSI_GetRangeAfterStandby>
 8005dac:	4603      	mov	r3, r0
 8005dae:	091b      	lsrs	r3, r3, #4
 8005db0:	4a26      	ldr	r2, [pc, #152]	; (8005e4c <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8005db2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005db6:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8005db8:	e02f      	b.n	8005e1a <RCC_PLL_GetFreqDomain_SYS+0xda>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8005dba:	4b25      	ldr	r3, [pc, #148]	; (8005e50 <RCC_PLL_GetFreqDomain_SYS+0x110>)
 8005dbc:	607b      	str	r3, [r7, #4]
      break;
 8005dbe:	e02c      	b.n	8005e1a <RCC_PLL_GetFreqDomain_SYS+0xda>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8005dc0:	4b24      	ldr	r3, [pc, #144]	; (8005e54 <RCC_PLL_GetFreqDomain_SYS+0x114>)
 8005dc2:	607b      	str	r3, [r7, #4]
      break;
 8005dc4:	e029      	b.n	8005e1a <RCC_PLL_GetFreqDomain_SYS+0xda>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8005dc6:	f7ff fcab 	bl	8005720 <LL_RCC_MSI_IsEnabledRangeSelect>
 8005dca:	4603      	mov	r3, r0
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d111      	bne.n	8005df4 <RCC_PLL_GetFreqDomain_SYS+0xb4>
 8005dd0:	f7ff fca6 	bl	8005720 <LL_RCC_MSI_IsEnabledRangeSelect>
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d004      	beq.n	8005de4 <RCC_PLL_GetFreqDomain_SYS+0xa4>
 8005dda:	f7ff fcb3 	bl	8005744 <LL_RCC_MSI_GetRange>
 8005dde:	4603      	mov	r3, r0
 8005de0:	0a1b      	lsrs	r3, r3, #8
 8005de2:	e003      	b.n	8005dec <RCC_PLL_GetFreqDomain_SYS+0xac>
 8005de4:	f7ff fcbc 	bl	8005760 <LL_RCC_MSI_GetRangeAfterStandby>
 8005de8:	4603      	mov	r3, r0
 8005dea:	0a1b      	lsrs	r3, r3, #8
 8005dec:	4a17      	ldr	r2, [pc, #92]	; (8005e4c <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8005dee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005df2:	e010      	b.n	8005e16 <RCC_PLL_GetFreqDomain_SYS+0xd6>
 8005df4:	f7ff fc94 	bl	8005720 <LL_RCC_MSI_IsEnabledRangeSelect>
 8005df8:	4603      	mov	r3, r0
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d004      	beq.n	8005e08 <RCC_PLL_GetFreqDomain_SYS+0xc8>
 8005dfe:	f7ff fca1 	bl	8005744 <LL_RCC_MSI_GetRange>
 8005e02:	4603      	mov	r3, r0
 8005e04:	091b      	lsrs	r3, r3, #4
 8005e06:	e003      	b.n	8005e10 <RCC_PLL_GetFreqDomain_SYS+0xd0>
 8005e08:	f7ff fcaa 	bl	8005760 <LL_RCC_MSI_GetRangeAfterStandby>
 8005e0c:	4603      	mov	r3, r0
 8005e0e:	091b      	lsrs	r3, r3, #4
 8005e10:	4a0e      	ldr	r2, [pc, #56]	; (8005e4c <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8005e12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e16:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8005e18:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8005e1a:	f7ff fd39 	bl	8005890 <LL_RCC_PLL_GetDivider>
 8005e1e:	4603      	mov	r3, r0
 8005e20:	091b      	lsrs	r3, r3, #4
 8005e22:	3301      	adds	r3, #1
 8005e24:	687a      	ldr	r2, [r7, #4]
 8005e26:	fbb2 f4f3 	udiv	r4, r2, r3
 8005e2a:	f7ff fd15 	bl	8005858 <LL_RCC_PLL_GetN>
 8005e2e:	4603      	mov	r3, r0
 8005e30:	fb03 f404 	mul.w	r4, r3, r4
 8005e34:	f7ff fd1e 	bl	8005874 <LL_RCC_PLL_GetR>
 8005e38:	4603      	mov	r3, r0
 8005e3a:	0e5b      	lsrs	r3, r3, #25
 8005e3c:	3301      	adds	r3, #1
 8005e3e:	005b      	lsls	r3, r3, #1
 8005e40:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 8005e44:	4618      	mov	r0, r3
 8005e46:	370c      	adds	r7, #12
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	bd90      	pop	{r4, r7, pc}
 8005e4c:	0800644c 	.word	0x0800644c
 8005e50:	00f42400 	.word	0x00f42400
 8005e54:	007a1200 	.word	0x007a1200

08005e58 <LL_SPI_IsEnabled>:
{
 8005e58:	b480      	push	{r7}
 8005e5a:	b083      	sub	sp, #12
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e68:	2b40      	cmp	r3, #64	; 0x40
 8005e6a:	d101      	bne.n	8005e70 <LL_SPI_IsEnabled+0x18>
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	e000      	b.n	8005e72 <LL_SPI_IsEnabled+0x1a>
 8005e70:	2300      	movs	r3, #0
}
 8005e72:	4618      	mov	r0, r3
 8005e74:	370c      	adds	r7, #12
 8005e76:	46bd      	mov	sp, r7
 8005e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7c:	4770      	bx	lr

08005e7e <LL_SPI_SetRxFIFOThreshold>:
{
 8005e7e:	b480      	push	{r7}
 8005e80:	b083      	sub	sp, #12
 8005e82:	af00      	add	r7, sp, #0
 8005e84:	6078      	str	r0, [r7, #4]
 8005e86:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	685b      	ldr	r3, [r3, #4]
 8005e8c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	431a      	orrs	r2, r3
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	605a      	str	r2, [r3, #4]
}
 8005e98:	bf00      	nop
 8005e9a:	370c      	adds	r7, #12
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea2:	4770      	bx	lr

08005ea4 <LL_SPI_SetCRCPolynomial>:
{
 8005ea4:	b480      	push	{r7}
 8005ea6:	b083      	sub	sp, #12
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
 8005eac:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	b29b      	uxth	r3, r3
 8005eb2:	461a      	mov	r2, r3
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	611a      	str	r2, [r3, #16]
}
 8005eb8:	bf00      	nop
 8005eba:	370c      	adds	r7, #12
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec2:	4770      	bx	lr

08005ec4 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b084      	sub	sp, #16
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
 8005ecc:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8005ece:	2301      	movs	r3, #1
 8005ed0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8005ed2:	6878      	ldr	r0, [r7, #4]
 8005ed4:	f7ff ffc0 	bl	8005e58 <LL_SPI_IsEnabled>
 8005ed8:	4603      	mov	r3, r0
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d145      	bne.n	8005f6a <LL_SPI_Init+0xa6>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005ee6:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8005eea:	683a      	ldr	r2, [r7, #0]
 8005eec:	6811      	ldr	r1, [r2, #0]
 8005eee:	683a      	ldr	r2, [r7, #0]
 8005ef0:	6852      	ldr	r2, [r2, #4]
 8005ef2:	4311      	orrs	r1, r2
 8005ef4:	683a      	ldr	r2, [r7, #0]
 8005ef6:	68d2      	ldr	r2, [r2, #12]
 8005ef8:	4311      	orrs	r1, r2
 8005efa:	683a      	ldr	r2, [r7, #0]
 8005efc:	6912      	ldr	r2, [r2, #16]
 8005efe:	4311      	orrs	r1, r2
 8005f00:	683a      	ldr	r2, [r7, #0]
 8005f02:	6952      	ldr	r2, [r2, #20]
 8005f04:	4311      	orrs	r1, r2
 8005f06:	683a      	ldr	r2, [r7, #0]
 8005f08:	6992      	ldr	r2, [r2, #24]
 8005f0a:	4311      	orrs	r1, r2
 8005f0c:	683a      	ldr	r2, [r7, #0]
 8005f0e:	69d2      	ldr	r2, [r2, #28]
 8005f10:	4311      	orrs	r1, r2
 8005f12:	683a      	ldr	r2, [r7, #0]
 8005f14:	6a12      	ldr	r2, [r2, #32]
 8005f16:	430a      	orrs	r2, r1
 8005f18:	431a      	orrs	r2, r3
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	685b      	ldr	r3, [r3, #4]
 8005f22:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005f26:	f023 0304 	bic.w	r3, r3, #4
 8005f2a:	683a      	ldr	r2, [r7, #0]
 8005f2c:	6891      	ldr	r1, [r2, #8]
 8005f2e:	683a      	ldr	r2, [r7, #0]
 8005f30:	6952      	ldr	r2, [r2, #20]
 8005f32:	0c12      	lsrs	r2, r2, #16
 8005f34:	430a      	orrs	r2, r1
 8005f36:	431a      	orrs	r2, r3
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	605a      	str	r2, [r3, #4]
               SPI_CR2_DS | SPI_CR2_SSOE,
               SPI_InitStruct->DataWidth | (SPI_InitStruct->NSS >> 16U));

    /* Set Rx FIFO to Quarter (1 Byte) in case of 8 Bits mode. No DataPacking by default */
    if (SPI_InitStruct->DataWidth < LL_SPI_DATAWIDTH_9BIT)
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	689b      	ldr	r3, [r3, #8]
 8005f40:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005f44:	d204      	bcs.n	8005f50 <LL_SPI_Init+0x8c>
    {
      LL_SPI_SetRxFIFOThreshold(SPIx, LL_SPI_RX_FIFO_TH_QUARTER);
 8005f46:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005f4a:	6878      	ldr	r0, [r7, #4]
 8005f4c:	f7ff ff97 	bl	8005e7e <LL_SPI_SetRxFIFOThreshold>

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	6a1b      	ldr	r3, [r3, #32]
 8005f54:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f58:	d105      	bne.n	8005f66 <LL_SPI_Init+0xa2>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f5e:	4619      	mov	r1, r3
 8005f60:	6878      	ldr	r0, [r7, #4]
 8005f62:	f7ff ff9f 	bl	8005ea4 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8005f66:	2300      	movs	r3, #0
 8005f68:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005f6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	3710      	adds	r7, #16
 8005f70:	46bd      	mov	sp, r7
 8005f72:	bd80      	pop	{r7, pc}

08005f74 <LL_TIM_SetPrescaler>:
{
 8005f74:	b480      	push	{r7}
 8005f76:	b083      	sub	sp, #12
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
 8005f7c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	683a      	ldr	r2, [r7, #0]
 8005f82:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005f84:	bf00      	nop
 8005f86:	370c      	adds	r7, #12
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8e:	4770      	bx	lr

08005f90 <LL_TIM_SetAutoReload>:
{
 8005f90:	b480      	push	{r7}
 8005f92:	b083      	sub	sp, #12
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
 8005f98:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	683a      	ldr	r2, [r7, #0]
 8005f9e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005fa0:	bf00      	nop
 8005fa2:	370c      	adds	r7, #12
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005faa:	4770      	bx	lr

08005fac <LL_TIM_SetRepetitionCounter>:
{
 8005fac:	b480      	push	{r7}
 8005fae:	b083      	sub	sp, #12
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
 8005fb4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	683a      	ldr	r2, [r7, #0]
 8005fba:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005fbc:	bf00      	nop
 8005fbe:	370c      	adds	r7, #12
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc6:	4770      	bx	lr

08005fc8 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b083      	sub	sp, #12
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	695b      	ldr	r3, [r3, #20]
 8005fd4:	f043 0201 	orr.w	r2, r3, #1
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	615a      	str	r2, [r3, #20]
}
 8005fdc:	bf00      	nop
 8005fde:	370c      	adds	r7, #12
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe6:	4770      	bx	lr

08005fe8 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b084      	sub	sp, #16
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
 8005ff0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	4a3d      	ldr	r2, [pc, #244]	; (80060f0 <LL_TIM_Init+0x108>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d013      	beq.n	8006028 <LL_TIM_Init+0x40>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006006:	d00f      	beq.n	8006028 <LL_TIM_Init+0x40>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	4a3a      	ldr	r2, [pc, #232]	; (80060f4 <LL_TIM_Init+0x10c>)
 800600c:	4293      	cmp	r3, r2
 800600e:	d00b      	beq.n	8006028 <LL_TIM_Init+0x40>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	4a39      	ldr	r2, [pc, #228]	; (80060f8 <LL_TIM_Init+0x110>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d007      	beq.n	8006028 <LL_TIM_Init+0x40>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	4a38      	ldr	r2, [pc, #224]	; (80060fc <LL_TIM_Init+0x114>)
 800601c:	4293      	cmp	r3, r2
 800601e:	d003      	beq.n	8006028 <LL_TIM_Init+0x40>
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	4a37      	ldr	r2, [pc, #220]	; (8006100 <LL_TIM_Init+0x118>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d106      	bne.n	8006036 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	685b      	ldr	r3, [r3, #4]
 8006032:	4313      	orrs	r3, r2
 8006034:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	4a2d      	ldr	r2, [pc, #180]	; (80060f0 <LL_TIM_Init+0x108>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d01f      	beq.n	800607e <LL_TIM_Init+0x96>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006044:	d01b      	beq.n	800607e <LL_TIM_Init+0x96>
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	4a2a      	ldr	r2, [pc, #168]	; (80060f4 <LL_TIM_Init+0x10c>)
 800604a:	4293      	cmp	r3, r2
 800604c:	d017      	beq.n	800607e <LL_TIM_Init+0x96>
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	4a29      	ldr	r2, [pc, #164]	; (80060f8 <LL_TIM_Init+0x110>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d013      	beq.n	800607e <LL_TIM_Init+0x96>
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	4a28      	ldr	r2, [pc, #160]	; (80060fc <LL_TIM_Init+0x114>)
 800605a:	4293      	cmp	r3, r2
 800605c:	d00f      	beq.n	800607e <LL_TIM_Init+0x96>
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	4a27      	ldr	r2, [pc, #156]	; (8006100 <LL_TIM_Init+0x118>)
 8006062:	4293      	cmp	r3, r2
 8006064:	d00b      	beq.n	800607e <LL_TIM_Init+0x96>
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	4a26      	ldr	r2, [pc, #152]	; (8006104 <LL_TIM_Init+0x11c>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d007      	beq.n	800607e <LL_TIM_Init+0x96>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	4a25      	ldr	r2, [pc, #148]	; (8006108 <LL_TIM_Init+0x120>)
 8006072:	4293      	cmp	r3, r2
 8006074:	d003      	beq.n	800607e <LL_TIM_Init+0x96>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	4a24      	ldr	r2, [pc, #144]	; (800610c <LL_TIM_Init+0x124>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d106      	bne.n	800608c <LL_TIM_Init+0xa4>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	68db      	ldr	r3, [r3, #12]
 8006088:	4313      	orrs	r3, r2
 800608a:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	68fa      	ldr	r2, [r7, #12]
 8006090:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	689b      	ldr	r3, [r3, #8]
 8006096:	4619      	mov	r1, r3
 8006098:	6878      	ldr	r0, [r7, #4]
 800609a:	f7ff ff79 	bl	8005f90 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	881b      	ldrh	r3, [r3, #0]
 80060a2:	4619      	mov	r1, r3
 80060a4:	6878      	ldr	r0, [r7, #4]
 80060a6:	f7ff ff65 	bl	8005f74 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	4a10      	ldr	r2, [pc, #64]	; (80060f0 <LL_TIM_Init+0x108>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d00f      	beq.n	80060d2 <LL_TIM_Init+0xea>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	4a12      	ldr	r2, [pc, #72]	; (8006100 <LL_TIM_Init+0x118>)
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d00b      	beq.n	80060d2 <LL_TIM_Init+0xea>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	4a11      	ldr	r2, [pc, #68]	; (8006104 <LL_TIM_Init+0x11c>)
 80060be:	4293      	cmp	r3, r2
 80060c0:	d007      	beq.n	80060d2 <LL_TIM_Init+0xea>
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	4a10      	ldr	r2, [pc, #64]	; (8006108 <LL_TIM_Init+0x120>)
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d003      	beq.n	80060d2 <LL_TIM_Init+0xea>
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	4a0f      	ldr	r2, [pc, #60]	; (800610c <LL_TIM_Init+0x124>)
 80060ce:	4293      	cmp	r3, r2
 80060d0:	d105      	bne.n	80060de <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	691b      	ldr	r3, [r3, #16]
 80060d6:	4619      	mov	r1, r3
 80060d8:	6878      	ldr	r0, [r7, #4]
 80060da:	f7ff ff67 	bl	8005fac <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80060de:	6878      	ldr	r0, [r7, #4]
 80060e0:	f7ff ff72 	bl	8005fc8 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80060e4:	2300      	movs	r3, #0
}
 80060e6:	4618      	mov	r0, r3
 80060e8:	3710      	adds	r7, #16
 80060ea:	46bd      	mov	sp, r7
 80060ec:	bd80      	pop	{r7, pc}
 80060ee:	bf00      	nop
 80060f0:	40012c00 	.word	0x40012c00
 80060f4:	40000400 	.word	0x40000400
 80060f8:	40000800 	.word	0x40000800
 80060fc:	40000c00 	.word	0x40000c00
 8006100:	40013400 	.word	0x40013400
 8006104:	40014000 	.word	0x40014000
 8006108:	40014400 	.word	0x40014400
 800610c:	40014800 	.word	0x40014800

08006110 <LL_USART_IsEnabled>:
{
 8006110:	b480      	push	{r7}
 8006112:	b083      	sub	sp, #12
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f003 0301 	and.w	r3, r3, #1
 8006120:	2b01      	cmp	r3, #1
 8006122:	d101      	bne.n	8006128 <LL_USART_IsEnabled+0x18>
 8006124:	2301      	movs	r3, #1
 8006126:	e000      	b.n	800612a <LL_USART_IsEnabled+0x1a>
 8006128:	2300      	movs	r3, #0
}
 800612a:	4618      	mov	r0, r3
 800612c:	370c      	adds	r7, #12
 800612e:	46bd      	mov	sp, r7
 8006130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006134:	4770      	bx	lr

08006136 <LL_USART_SetStopBitsLength>:
{
 8006136:	b480      	push	{r7}
 8006138:	b083      	sub	sp, #12
 800613a:	af00      	add	r7, sp, #0
 800613c:	6078      	str	r0, [r7, #4]
 800613e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	685b      	ldr	r3, [r3, #4]
 8006144:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	431a      	orrs	r2, r3
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	605a      	str	r2, [r3, #4]
}
 8006150:	bf00      	nop
 8006152:	370c      	adds	r7, #12
 8006154:	46bd      	mov	sp, r7
 8006156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615a:	4770      	bx	lr

0800615c <LL_USART_SetHWFlowCtrl>:
{
 800615c:	b480      	push	{r7}
 800615e:	b083      	sub	sp, #12
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
 8006164:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	689b      	ldr	r3, [r3, #8]
 800616a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800616e:	683b      	ldr	r3, [r7, #0]
 8006170:	431a      	orrs	r2, r3
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	609a      	str	r2, [r3, #8]
}
 8006176:	bf00      	nop
 8006178:	370c      	adds	r7, #12
 800617a:	46bd      	mov	sp, r7
 800617c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006180:	4770      	bx	lr

08006182 <LL_USART_SetBaudRate>:
{
 8006182:	b480      	push	{r7}
 8006184:	b087      	sub	sp, #28
 8006186:	af00      	add	r7, sp, #0
 8006188:	60f8      	str	r0, [r7, #12]
 800618a:	60b9      	str	r1, [r7, #8]
 800618c:	607a      	str	r2, [r7, #4]
 800618e:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006196:	d11a      	bne.n	80061ce <LL_USART_SetBaudRate+0x4c>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8006198:	68bb      	ldr	r3, [r7, #8]
 800619a:	005a      	lsls	r2, r3, #1
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	085b      	lsrs	r3, r3, #1
 80061a0:	441a      	add	r2, r3
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80061a8:	b29b      	uxth	r3, r3
 80061aa:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 80061ac:	697a      	ldr	r2, [r7, #20]
 80061ae:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 80061b2:	4013      	ands	r3, r2
 80061b4:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80061b6:	697b      	ldr	r3, [r7, #20]
 80061b8:	085b      	lsrs	r3, r3, #1
 80061ba:	b29b      	uxth	r3, r3
 80061bc:	f003 0307 	and.w	r3, r3, #7
 80061c0:	693a      	ldr	r2, [r7, #16]
 80061c2:	4313      	orrs	r3, r2
 80061c4:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	693a      	ldr	r2, [r7, #16]
 80061ca:	60da      	str	r2, [r3, #12]
}
 80061cc:	e00a      	b.n	80061e4 <LL_USART_SetBaudRate+0x62>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	085a      	lsrs	r2, r3, #1
 80061d2:	68bb      	ldr	r3, [r7, #8]
 80061d4:	441a      	add	r2, r3
 80061d6:	683b      	ldr	r3, [r7, #0]
 80061d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80061dc:	b29b      	uxth	r3, r3
 80061de:	461a      	mov	r2, r3
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	60da      	str	r2, [r3, #12]
}
 80061e4:	bf00      	nop
 80061e6:	371c      	adds	r7, #28
 80061e8:	46bd      	mov	sp, r7
 80061ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ee:	4770      	bx	lr

080061f0 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b084      	sub	sp, #16
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
 80061f8:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80061fa:	2301      	movs	r3, #1
 80061fc:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 80061fe:	2300      	movs	r3, #0
 8006200:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8006202:	6878      	ldr	r0, [r7, #4]
 8006204:	f7ff ff84 	bl	8006110 <LL_USART_IsEnabled>
 8006208:	4603      	mov	r3, r0
 800620a:	2b00      	cmp	r3, #0
 800620c:	d15b      	bne.n	80062c6 <LL_USART_Init+0xd6>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681a      	ldr	r2, [r3, #0]
 8006212:	4b2f      	ldr	r3, [pc, #188]	; (80062d0 <LL_USART_Init+0xe0>)
 8006214:	4013      	ands	r3, r2
 8006216:	683a      	ldr	r2, [r7, #0]
 8006218:	6851      	ldr	r1, [r2, #4]
 800621a:	683a      	ldr	r2, [r7, #0]
 800621c:	68d2      	ldr	r2, [r2, #12]
 800621e:	4311      	orrs	r1, r2
 8006220:	683a      	ldr	r2, [r7, #0]
 8006222:	6912      	ldr	r2, [r2, #16]
 8006224:	4311      	orrs	r1, r2
 8006226:	683a      	ldr	r2, [r7, #0]
 8006228:	6992      	ldr	r2, [r2, #24]
 800622a:	430a      	orrs	r2, r1
 800622c:	431a      	orrs	r2, r3
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	689b      	ldr	r3, [r3, #8]
 8006236:	4619      	mov	r1, r3
 8006238:	6878      	ldr	r0, [r7, #4]
 800623a:	f7ff ff7c 	bl	8006136 <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	695b      	ldr	r3, [r3, #20]
 8006242:	4619      	mov	r1, r3
 8006244:	6878      	ldr	r0, [r7, #4]
 8006246:	f7ff ff89 	bl	800615c <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	4a21      	ldr	r2, [pc, #132]	; (80062d4 <LL_USART_Init+0xe4>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d104      	bne.n	800625c <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8006252:	2003      	movs	r0, #3
 8006254:	f7ff fb2a 	bl	80058ac <LL_RCC_GetUSARTClockFreq>
 8006258:	60b8      	str	r0, [r7, #8]
 800625a:	e023      	b.n	80062a4 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART2)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	4a1e      	ldr	r2, [pc, #120]	; (80062d8 <LL_USART_Init+0xe8>)
 8006260:	4293      	cmp	r3, r2
 8006262:	d104      	bne.n	800626e <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8006264:	200c      	movs	r0, #12
 8006266:	f7ff fb21 	bl	80058ac <LL_RCC_GetUSARTClockFreq>
 800626a:	60b8      	str	r0, [r7, #8]
 800626c:	e01a      	b.n	80062a4 <LL_USART_Init+0xb4>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	4a1a      	ldr	r2, [pc, #104]	; (80062dc <LL_USART_Init+0xec>)
 8006272:	4293      	cmp	r3, r2
 8006274:	d104      	bne.n	8006280 <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 8006276:	2030      	movs	r0, #48	; 0x30
 8006278:	f7ff fb18 	bl	80058ac <LL_RCC_GetUSARTClockFreq>
 800627c:	60b8      	str	r0, [r7, #8]
 800627e:	e011      	b.n	80062a4 <LL_USART_Init+0xb4>
    }
#endif /* USART3 */
#if defined(UART4)
    else if (USARTx == UART4)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	4a17      	ldr	r2, [pc, #92]	; (80062e0 <LL_USART_Init+0xf0>)
 8006284:	4293      	cmp	r3, r2
 8006286:	d104      	bne.n	8006292 <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 8006288:	20c0      	movs	r0, #192	; 0xc0
 800628a:	f7ff fbf3 	bl	8005a74 <LL_RCC_GetUARTClockFreq>
 800628e:	60b8      	str	r0, [r7, #8]
 8006290:	e008      	b.n	80062a4 <LL_USART_Init+0xb4>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	4a13      	ldr	r2, [pc, #76]	; (80062e4 <LL_USART_Init+0xf4>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d104      	bne.n	80062a4 <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 800629a:	f44f 7040 	mov.w	r0, #768	; 0x300
 800629e:	f7ff fbe9 	bl	8005a74 <LL_RCC_GetUARTClockFreq>
 80062a2:	60b8      	str	r0, [r7, #8]
       - prescaler value is required
#endif
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80062a4:	68bb      	ldr	r3, [r7, #8]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d00d      	beq.n	80062c6 <LL_USART_Init+0xd6>
        && (USART_InitStruct->BaudRate != 0U))
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d009      	beq.n	80062c6 <LL_USART_Init+0xd6>
    {
      status = SUCCESS;
 80062b2:	2300      	movs	r3, #0
 80062b4:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	699a      	ldr	r2, [r3, #24]
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	68b9      	ldr	r1, [r7, #8]
 80062c0:	6878      	ldr	r0, [r7, #4]
 80062c2:	f7ff ff5e 	bl	8006182 <LL_USART_SetBaudRate>
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
#endif /* USART_PRESC_PRESCALER */
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80062c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80062c8:	4618      	mov	r0, r3
 80062ca:	3710      	adds	r7, #16
 80062cc:	46bd      	mov	sp, r7
 80062ce:	bd80      	pop	{r7, pc}
 80062d0:	efff69f3 	.word	0xefff69f3
 80062d4:	40013800 	.word	0x40013800
 80062d8:	40004400 	.word	0x40004400
 80062dc:	40004800 	.word	0x40004800
 80062e0:	40004c00 	.word	0x40004c00
 80062e4:	40005000 	.word	0x40005000

080062e8 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 80062e8:	b480      	push	{r7}
 80062ea:	b083      	sub	sp, #12
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
 80062f0:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 80062f2:	687a      	ldr	r2, [r7, #4]
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80062fa:	4a07      	ldr	r2, [pc, #28]	; (8006318 <LL_InitTick+0x30>)
 80062fc:	3b01      	subs	r3, #1
 80062fe:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8006300:	4b05      	ldr	r3, [pc, #20]	; (8006318 <LL_InitTick+0x30>)
 8006302:	2200      	movs	r2, #0
 8006304:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006306:	4b04      	ldr	r3, [pc, #16]	; (8006318 <LL_InitTick+0x30>)
 8006308:	2205      	movs	r2, #5
 800630a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 800630c:	bf00      	nop
 800630e:	370c      	adds	r7, #12
 8006310:	46bd      	mov	sp, r7
 8006312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006316:	4770      	bx	lr
 8006318:	e000e010 	.word	0xe000e010

0800631c <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b082      	sub	sp, #8
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8006324:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8006328:	6878      	ldr	r0, [r7, #4]
 800632a:	f7ff ffdd 	bl	80062e8 <LL_InitTick>
}
 800632e:	bf00      	nop
 8006330:	3708      	adds	r7, #8
 8006332:	46bd      	mov	sp, r7
 8006334:	bd80      	pop	{r7, pc}
	...

08006338 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8006338:	b480      	push	{r7}
 800633a:	b085      	sub	sp, #20
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8006340:	4b10      	ldr	r3, [pc, #64]	; (8006384 <LL_mDelay+0x4c>)
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	60bb      	str	r3, [r7, #8]
  uint32_t tmpDelay = Delay;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	60fb      	str	r3, [r7, #12]

  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 800634a:	68bb      	ldr	r3, [r7, #8]

  /* Add a period to guaranty minimum wait */
  if(tmpDelay < LL_MAX_DELAY)
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006352:	d00c      	beq.n	800636e <LL_mDelay+0x36>
  {
    tmpDelay++;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	3301      	adds	r3, #1
 8006358:	60fb      	str	r3, [r7, #12]
  }

  while (tmpDelay != 0U)
 800635a:	e008      	b.n	800636e <LL_mDelay+0x36>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 800635c:	4b09      	ldr	r3, [pc, #36]	; (8006384 <LL_mDelay+0x4c>)
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006364:	2b00      	cmp	r3, #0
 8006366:	d002      	beq.n	800636e <LL_mDelay+0x36>
    {
      tmpDelay--;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	3b01      	subs	r3, #1
 800636c:	60fb      	str	r3, [r7, #12]
  while (tmpDelay != 0U)
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d1f3      	bne.n	800635c <LL_mDelay+0x24>
    }
  }
}
 8006374:	bf00      	nop
 8006376:	bf00      	nop
 8006378:	3714      	adds	r7, #20
 800637a:	46bd      	mov	sp, r7
 800637c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006380:	4770      	bx	lr
 8006382:	bf00      	nop
 8006384:	e000e010 	.word	0xe000e010

08006388 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8006388:	b480      	push	{r7}
 800638a:	b083      	sub	sp, #12
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8006390:	4a04      	ldr	r2, [pc, #16]	; (80063a4 <LL_SetSystemCoreClock+0x1c>)
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6013      	str	r3, [r2, #0]
}
 8006396:	bf00      	nop
 8006398:	370c      	adds	r7, #12
 800639a:	46bd      	mov	sp, r7
 800639c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a0:	4770      	bx	lr
 80063a2:	bf00      	nop
 80063a4:	20000004 	.word	0x20000004

080063a8 <__libc_init_array>:
 80063a8:	b570      	push	{r4, r5, r6, lr}
 80063aa:	4d0d      	ldr	r5, [pc, #52]	; (80063e0 <__libc_init_array+0x38>)
 80063ac:	4c0d      	ldr	r4, [pc, #52]	; (80063e4 <__libc_init_array+0x3c>)
 80063ae:	1b64      	subs	r4, r4, r5
 80063b0:	10a4      	asrs	r4, r4, #2
 80063b2:	2600      	movs	r6, #0
 80063b4:	42a6      	cmp	r6, r4
 80063b6:	d109      	bne.n	80063cc <__libc_init_array+0x24>
 80063b8:	4d0b      	ldr	r5, [pc, #44]	; (80063e8 <__libc_init_array+0x40>)
 80063ba:	4c0c      	ldr	r4, [pc, #48]	; (80063ec <__libc_init_array+0x44>)
 80063bc:	f000 f82e 	bl	800641c <_init>
 80063c0:	1b64      	subs	r4, r4, r5
 80063c2:	10a4      	asrs	r4, r4, #2
 80063c4:	2600      	movs	r6, #0
 80063c6:	42a6      	cmp	r6, r4
 80063c8:	d105      	bne.n	80063d6 <__libc_init_array+0x2e>
 80063ca:	bd70      	pop	{r4, r5, r6, pc}
 80063cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80063d0:	4798      	blx	r3
 80063d2:	3601      	adds	r6, #1
 80063d4:	e7ee      	b.n	80063b4 <__libc_init_array+0xc>
 80063d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80063da:	4798      	blx	r3
 80063dc:	3601      	adds	r6, #1
 80063de:	e7f2      	b.n	80063c6 <__libc_init_array+0x1e>
 80063e0:	0800647c 	.word	0x0800647c
 80063e4:	0800647c 	.word	0x0800647c
 80063e8:	0800647c 	.word	0x0800647c
 80063ec:	08006480 	.word	0x08006480

080063f0 <memcpy>:
 80063f0:	440a      	add	r2, r1
 80063f2:	4291      	cmp	r1, r2
 80063f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80063f8:	d100      	bne.n	80063fc <memcpy+0xc>
 80063fa:	4770      	bx	lr
 80063fc:	b510      	push	{r4, lr}
 80063fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006402:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006406:	4291      	cmp	r1, r2
 8006408:	d1f9      	bne.n	80063fe <memcpy+0xe>
 800640a:	bd10      	pop	{r4, pc}

0800640c <memset>:
 800640c:	4402      	add	r2, r0
 800640e:	4603      	mov	r3, r0
 8006410:	4293      	cmp	r3, r2
 8006412:	d100      	bne.n	8006416 <memset+0xa>
 8006414:	4770      	bx	lr
 8006416:	f803 1b01 	strb.w	r1, [r3], #1
 800641a:	e7f9      	b.n	8006410 <memset+0x4>

0800641c <_init>:
 800641c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800641e:	bf00      	nop
 8006420:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006422:	bc08      	pop	{r3}
 8006424:	469e      	mov	lr, r3
 8006426:	4770      	bx	lr

08006428 <_fini>:
 8006428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800642a:	bf00      	nop
 800642c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800642e:	bc08      	pop	{r3}
 8006430:	469e      	mov	lr, r3
 8006432:	4770      	bx	lr
