$date
	Fri Apr 27 15:34:02 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bench_top $end
$scope module uClock $end
$var reg 1 ! CLK_O $end
$var reg 1 " nRST_O $end
$upscope $end
$upscope $end
$scope module bench_top $end
$scope module uCPU $end
$var wire 1 # CLK_I $end
$var wire 14 $ D_ADDR_O [13:0] $end
$var wire 8 % D_DAT_I [7:0] $end
$var wire 8 & D_DAT_O [7:0] $end
$var wire 5 ' IO_ADDR_O [4:0] $end
$var wire 8 ( IO_DAT_I [7:0] $end
$var wire 8 ) IO_DAT_O [7:0] $end
$var wire 14 * I_ADDR_O [13:0] $end
$var wire 8 + I_DAT_I [7:0] $end
$var wire 1 , nRST_I $end
$var wire 4 - wD_ALU_OPR [3:0] $end
$var wire 1 . wD_Bubble_A $end
$var wire 1 / wD_Bubble_S $end
$var wire 1 0 wD_INS_ALUI $end
$var wire 1 1 wD_INS_ALUR $end
$var wire 1 2 wD_INS_DCR $end
$var wire 1 3 wD_INS_INC $end
$var wire 1 4 wD_INS_LMI $end
$var wire 1 5 wD_INS_LMR $end
$var wire 1 6 wD_INS_LRI $end
$var wire 1 7 wD_INS_LRM $end
$var wire 1 8 wD_INS_LRR $end
$var wire 1 9 wD_INS_NOP $end
$var wire 1 : wD_INS_ROT $end
$var wire 1 ; wD_RegSrc_CS_A $end
$var wire 1 < wD_RegSrc_CS_S $end
$var wire 1 = wD_dstM_CS $end
$var wire 1 > wD_dstM_CS_C $end
$var wire 1 ? wD_dstM_CS_S $end
$var wire 1 @ wD_dstR_CS $end
$var wire 1 A wD_dstR_CS_C $end
$var wire 1 B wD_dstR_CS_E $end
$var wire 1 C wD_dstR_CS_M $end
$var wire 1 D wD_dstR_CS_S $end
$var wire 8 E wD_forward_A [7:0] $end
$var wire 8 F wD_forward_H [7:0] $end
$var wire 8 G wD_forward_L [7:0] $end
$var wire 8 H wD_forward_S [7:0] $end
$var wire 1 I wDoubleByte $end
$var wire 8 J wE_ALU_E [7:0] $end
$var wire 1 K wE_dstM_CS $end
$var wire 1 L wE_dstM_CS_C $end
$var wire 1 M wE_dstM_CS_S $end
$var wire 1 N wINS_NOP $end
$var wire 1 O wSingle $end
$var wire 1 P wTripleByte $end
$var wire 8 Q wW_dstVal [7:0] $end
$var reg 2 R rD_count [1:0] $end
$var reg 3 S rD_dst [2:0] $end
$var reg 8 T rD_icode [7:0] $end
$var reg 3 U rD_ifun [2:0] $end
$var reg 3 V rD_src [2:0] $end
$var reg 8 W rD_valC [7:0] $end
$var reg 14 X rD_valP [13:0] $end
$var reg 1 Y rD_valid $end
$var reg 4 Z rE_ALU_OPR [3:0] $end
$var reg 3 [ rE_dst [2:0] $end
$var reg 1 \ rE_dstM_CS $end
$var reg 1 ] rE_dstM_CS_C $end
$var reg 1 ^ rE_dstM_CS_S $end
$var reg 1 _ rE_dstR_CS $end
$var reg 1 ` rE_dstR_CS_C $end
$var reg 1 a rE_dstR_CS_E $end
$var reg 1 b rE_dstR_CS_M $end
$var reg 1 c rE_dstR_CS_S $end
$var reg 8 d rE_icode [7:0] $end
$var reg 3 e rE_ifun [2:0] $end
$var reg 8 f rE_valA [7:0] $end
$var reg 8 g rE_valC [7:0] $end
$var reg 8 h rE_valH [7:0] $end
$var reg 8 i rE_valL [7:0] $end
$var reg 14 j rE_valP [13:0] $end
$var reg 8 k rE_valS [7:0] $end
$var reg 1 l rE_valid $end
$var reg 8 m rF1_IR [7:0] $end
$var reg 1 n rF1_IR_valid $end
$var reg 8 o rF2_IR [7:0] $end
$var reg 1 p rF2_IR_valid $end
$var reg 8 q rF3_IR [7:0] $end
$var reg 1 r rF3_IR_valid $end
$var reg 3 s rM_dst [2:0] $end
$var reg 1 t rM_dstM_CS $end
$var reg 1 u rM_dstM_CS_C $end
$var reg 1 v rM_dstM_CS_S $end
$var reg 1 w rM_dstR_CS $end
$var reg 1 x rM_dstR_CS_C $end
$var reg 1 y rM_dstR_CS_E $end
$var reg 1 z rM_dstR_CS_M $end
$var reg 1 { rM_dstR_CS_S $end
$var reg 8 | rM_icode [7:0] $end
$var reg 8 } rM_valC [7:0] $end
$var reg 8 ~ rM_valE [7:0] $end
$var reg 8 !" rM_valH [7:0] $end
$var reg 8 "" rM_valL [7:0] $end
$var reg 8 #" rM_valS [7:0] $end
$var reg 1 $" rM_valid $end
$var reg 3 %" rStack_ndx [2:0] $end
$var reg 8 &" rTest [7:0] $end
$var reg 3 '" rW_dst [2:0] $end
$var reg 1 (" rW_dstR_CS $end
$var reg 1 )" rW_dstR_CS_C $end
$var reg 1 *" rW_dstR_CS_E $end
$var reg 1 +" rW_dstR_CS_M $end
$var reg 1 ," rW_dstR_CS_S $end
$var reg 8 -" rW_icode [7:0] $end
$var reg 8 ." rW_valC [7:0] $end
$var reg 8 /" rW_valE [7:0] $end
$var reg 8 0" rW_valM [7:0] $end
$var reg 8 1" rW_valS [7:0] $end
$var reg 1 2" rW_valid $end
$scope module uForward_S $end
$var wire 1 3" E_DSTR_CS_C_I $end
$var wire 1 4" E_DSTR_CS_E_I $end
$var wire 1 5" E_DSTR_CS_I $end
$var wire 1 6" E_DSTR_CS_M_I $end
$var wire 1 7" E_DSTR_CS_S_I $end
$var wire 3 8" E_DSTR_I [2:0] $end
$var wire 1 9" E_VALID_I $end
$var wire 8 :" E_VAL_C_I [7:0] $end
$var wire 8 ;" E_VAL_S_I [7:0] $end
$var wire 1 <" M_DSTR_CS_C_I $end
$var wire 1 =" M_DSTR_CS_E_I $end
$var wire 1 >" M_DSTR_CS_I $end
$var wire 1 ?" M_DSTR_CS_M_I $end
$var wire 1 @" M_DSTR_CS_S_I $end
$var wire 3 A" M_DSTR_I [2:0] $end
$var wire 1 B" M_VALID_I $end
$var wire 8 C" M_VAL_C_I [7:0] $end
$var wire 8 D" M_VAL_E_I [7:0] $end
$var wire 8 E" M_VAL_S_I [7:0] $end
$var wire 8 F" REG_BANK_I [7:0] $end
$var wire 8 G" REG_BANK_O [7:0] $end
$var wire 1 < REG_SRC_CS_I $end
$var wire 3 H" REG_SRC_I [2:0] $end
$var wire 1 I" W_DSTR_CS_C_I $end
$var wire 1 J" W_DSTR_CS_E_I $end
$var wire 1 K" W_DSTR_CS_I $end
$var wire 1 L" W_DSTR_CS_M_I $end
$var wire 1 M" W_DSTR_CS_S_I $end
$var wire 3 N" W_DSTR_I [2:0] $end
$var wire 1 O" W_VALID_I $end
$var wire 8 P" W_VAL_C_I [7:0] $end
$var wire 8 Q" W_VAL_E_I [7:0] $end
$var wire 8 R" W_VAL_M_I [7:0] $end
$var wire 8 S" W_VAL_S_I [7:0] $end
$var wire 1 T" wE_Enable $end
$var wire 1 U" wM_Enable $end
$var wire 1 V" wW_Enable $end
$upscope $end
$scope module uForward_A $end
$var wire 1 3" E_DSTR_CS_C_I $end
$var wire 1 4" E_DSTR_CS_E_I $end
$var wire 1 5" E_DSTR_CS_I $end
$var wire 1 6" E_DSTR_CS_M_I $end
$var wire 1 7" E_DSTR_CS_S_I $end
$var wire 3 W" E_DSTR_I [2:0] $end
$var wire 1 9" E_VALID_I $end
$var wire 8 X" E_VAL_C_I [7:0] $end
$var wire 8 Y" E_VAL_S_I [7:0] $end
$var wire 1 <" M_DSTR_CS_C_I $end
$var wire 1 =" M_DSTR_CS_E_I $end
$var wire 1 >" M_DSTR_CS_I $end
$var wire 1 ?" M_DSTR_CS_M_I $end
$var wire 1 @" M_DSTR_CS_S_I $end
$var wire 3 Z" M_DSTR_I [2:0] $end
$var wire 1 B" M_VALID_I $end
$var wire 8 [" M_VAL_C_I [7:0] $end
$var wire 8 \" M_VAL_E_I [7:0] $end
$var wire 8 ]" M_VAL_S_I [7:0] $end
$var wire 8 ^" REG_BANK_I [7:0] $end
$var wire 8 _" REG_BANK_O [7:0] $end
$var wire 1 ; REG_SRC_CS_I $end
$var wire 3 `" REG_SRC_I [2:0] $end
$var wire 1 I" W_DSTR_CS_C_I $end
$var wire 1 J" W_DSTR_CS_E_I $end
$var wire 1 K" W_DSTR_CS_I $end
$var wire 1 L" W_DSTR_CS_M_I $end
$var wire 1 M" W_DSTR_CS_S_I $end
$var wire 3 a" W_DSTR_I [2:0] $end
$var wire 1 O" W_VALID_I $end
$var wire 8 b" W_VAL_C_I [7:0] $end
$var wire 8 c" W_VAL_E_I [7:0] $end
$var wire 8 d" W_VAL_M_I [7:0] $end
$var wire 8 e" W_VAL_S_I [7:0] $end
$var wire 1 f" wE_Enable $end
$var wire 1 g" wM_Enable $end
$var wire 1 h" wW_Enable $end
$upscope $end
$scope module uForward_H $end
$var wire 1 3" E_DSTR_CS_C_I $end
$var wire 1 4" E_DSTR_CS_E_I $end
$var wire 1 5" E_DSTR_CS_I $end
$var wire 1 6" E_DSTR_CS_M_I $end
$var wire 1 7" E_DSTR_CS_S_I $end
$var wire 3 i" E_DSTR_I [2:0] $end
$var wire 1 9" E_VALID_I $end
$var wire 8 j" E_VAL_C_I [7:0] $end
$var wire 8 k" E_VAL_S_I [7:0] $end
$var wire 1 <" M_DSTR_CS_C_I $end
$var wire 1 =" M_DSTR_CS_E_I $end
$var wire 1 >" M_DSTR_CS_I $end
$var wire 1 ?" M_DSTR_CS_M_I $end
$var wire 1 @" M_DSTR_CS_S_I $end
$var wire 3 l" M_DSTR_I [2:0] $end
$var wire 1 B" M_VALID_I $end
$var wire 8 m" M_VAL_C_I [7:0] $end
$var wire 8 n" M_VAL_E_I [7:0] $end
$var wire 8 o" M_VAL_S_I [7:0] $end
$var wire 8 p" REG_BANK_I [7:0] $end
$var wire 8 q" REG_BANK_O [7:0] $end
$var wire 1 r" REG_SRC_CS_I $end
$var wire 3 s" REG_SRC_I [2:0] $end
$var wire 1 I" W_DSTR_CS_C_I $end
$var wire 1 J" W_DSTR_CS_E_I $end
$var wire 1 K" W_DSTR_CS_I $end
$var wire 1 L" W_DSTR_CS_M_I $end
$var wire 1 M" W_DSTR_CS_S_I $end
$var wire 3 t" W_DSTR_I [2:0] $end
$var wire 1 O" W_VALID_I $end
$var wire 8 u" W_VAL_C_I [7:0] $end
$var wire 8 v" W_VAL_E_I [7:0] $end
$var wire 8 w" W_VAL_M_I [7:0] $end
$var wire 8 x" W_VAL_S_I [7:0] $end
$var wire 1 y" wE_Enable $end
$var wire 1 z" wM_Enable $end
$var wire 1 {" wW_Enable $end
$upscope $end
$scope module uForward_L $end
$var wire 1 3" E_DSTR_CS_C_I $end
$var wire 1 4" E_DSTR_CS_E_I $end
$var wire 1 5" E_DSTR_CS_I $end
$var wire 1 6" E_DSTR_CS_M_I $end
$var wire 1 7" E_DSTR_CS_S_I $end
$var wire 3 |" E_DSTR_I [2:0] $end
$var wire 1 9" E_VALID_I $end
$var wire 8 }" E_VAL_C_I [7:0] $end
$var wire 8 ~" E_VAL_S_I [7:0] $end
$var wire 1 <" M_DSTR_CS_C_I $end
$var wire 1 =" M_DSTR_CS_E_I $end
$var wire 1 >" M_DSTR_CS_I $end
$var wire 1 ?" M_DSTR_CS_M_I $end
$var wire 1 @" M_DSTR_CS_S_I $end
$var wire 3 !# M_DSTR_I [2:0] $end
$var wire 1 B" M_VALID_I $end
$var wire 8 "# M_VAL_C_I [7:0] $end
$var wire 8 ## M_VAL_E_I [7:0] $end
$var wire 8 $# M_VAL_S_I [7:0] $end
$var wire 8 %# REG_BANK_I [7:0] $end
$var wire 8 &# REG_BANK_O [7:0] $end
$var wire 1 '# REG_SRC_CS_I $end
$var wire 3 (# REG_SRC_I [2:0] $end
$var wire 1 I" W_DSTR_CS_C_I $end
$var wire 1 J" W_DSTR_CS_E_I $end
$var wire 1 K" W_DSTR_CS_I $end
$var wire 1 L" W_DSTR_CS_M_I $end
$var wire 1 M" W_DSTR_CS_S_I $end
$var wire 3 )# W_DSTR_I [2:0] $end
$var wire 1 O" W_VALID_I $end
$var wire 8 *# W_VAL_C_I [7:0] $end
$var wire 8 +# W_VAL_E_I [7:0] $end
$var wire 8 ,# W_VAL_M_I [7:0] $end
$var wire 8 -# W_VAL_S_I [7:0] $end
$var wire 1 .# wE_Enable $end
$var wire 1 /# wM_Enable $end
$var wire 1 0# wW_Enable $end
$upscope $end
$scope module uBubbleData_S $end
$var wire 1 / BUBBLE_DATA_O $end
$var wire 1 <" M_DSTR_CS_C_I $end
$var wire 1 =" M_DSTR_CS_E_I $end
$var wire 1 >" M_DSTR_CS_I $end
$var wire 1 ?" M_DSTR_CS_M_I $end
$var wire 1 @" M_DSTR_CS_S_I $end
$var wire 3 1# M_DSTR_I [2:0] $end
$var wire 1 B" M_VALID_I $end
$var wire 1 < REG_SRC_CS_I $end
$var wire 3 2# REG_SRC_I [2:0] $end
$var wire 1 I" W_DSTR_CS_C_I $end
$var wire 1 J" W_DSTR_CS_E_I $end
$var wire 1 K" W_DSTR_CS_I $end
$var wire 1 L" W_DSTR_CS_M_I $end
$var wire 1 I" W_DSTR_CS_S_I $end
$var wire 3 3# W_DSTR_I [2:0] $end
$var wire 1 O" W_VALID_I $end
$var wire 1 4# wM_Enable $end
$var wire 1 5# wW_Enable $end
$upscope $end
$scope module uBubbleData_A $end
$var wire 1 . BUBBLE_DATA_O $end
$var wire 1 <" M_DSTR_CS_C_I $end
$var wire 1 =" M_DSTR_CS_E_I $end
$var wire 1 >" M_DSTR_CS_I $end
$var wire 1 ?" M_DSTR_CS_M_I $end
$var wire 1 @" M_DSTR_CS_S_I $end
$var wire 3 6# M_DSTR_I [2:0] $end
$var wire 1 B" M_VALID_I $end
$var wire 1 ; REG_SRC_CS_I $end
$var wire 3 7# REG_SRC_I [2:0] $end
$var wire 1 I" W_DSTR_CS_C_I $end
$var wire 1 J" W_DSTR_CS_E_I $end
$var wire 1 K" W_DSTR_CS_I $end
$var wire 1 L" W_DSTR_CS_M_I $end
$var wire 1 I" W_DSTR_CS_S_I $end
$var wire 3 8# W_DSTR_I [2:0] $end
$var wire 1 O" W_VALID_I $end
$var wire 1 9# wM_Enable $end
$var wire 1 :# wW_Enable $end
$upscope $end
$scope module uALU $end
$var wire 8 ;# ALU_A_I [7:0] $end
$var wire 8 <# ALU_B_I [7:0] $end
$var wire 1 =# ALU_CF_I $end
$var wire 1 ># ALU_PF_O $end
$var wire 1 ?# ALU_SF_O $end
$var wire 1 @# ALU_ZF_O $end
$var wire 3 A# FUNC_I [2:0] $end
$var wire 4 B# OPR_SELECT [3:0] $end
$var reg 1 C# ALU_CF_O $end
$var reg 8 D# ALU_E_O [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module bench_top $end
$scope module uRom $end
$var wire 14 E# ADDR_I [13:0] $end
$var reg 8 F# DAT_O [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx F#
bx E#
bx D#
0C#
bx B#
bx A#
x@#
x?#
x>#
0=#
bx <#
bx ;#
x:#
x9#
bx 8#
b0 7#
bx 6#
x5#
x4#
bx 3#
bx 2#
bx 1#
x0#
x/#
x.#
bx -#
bx ,#
bx +#
bx *#
bx )#
b110 (#
1'#
bx &#
bz %#
bx $#
bx ##
bx "#
bx !#
bx ~"
bx }"
bx |"
x{"
xz"
xy"
bx x"
bx w"
bx v"
bx u"
bx t"
b101 s"
1r"
bx q"
bz p"
bx o"
bx n"
bx m"
bx l"
bx k"
bx j"
bx i"
xh"
xg"
xf"
bx e"
bx d"
bx c"
bx b"
bx a"
b0 `"
bx _"
bz ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
xV"
xU"
xT"
bx S"
bx R"
bx Q"
bx P"
xO"
bx N"
xM"
xL"
xK"
xJ"
xI"
bx H"
bx G"
bx F"
bx E"
bx D"
bx C"
xB"
bx A"
x@"
x?"
x>"
x="
x<"
bx ;"
bx :"
x9"
bx 8"
x7"
x6"
x5"
x4"
x3"
x2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
x,"
x+"
x*"
x)"
x("
bx '"
bx &"
bx %"
x$"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
x{
xz
xy
xx
xw
xv
xu
xt
bx s
xr
bx q
xp
bx o
xn
bx m
xl
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
xc
xb
xa
x`
x_
x^
x]
x\
bx [
bx Z
xY
bx X
bx W
bx V
bx U
bx T
bx S
bx R
bx Q
xP
xO
xN
xM
xL
xK
bx J
xI
bx H
bx G
bx F
bx E
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
bx -
1,
bx +
bx *
bz )
bz (
bz '
bz &
bz %
bz $
0#
1"
0!
$end
#5
0Y
1n
1!
1#
#10
0!
0#
#15
0T"
0f"
0y"
0.#
0l
09"
1p
1!
1#
#20
0!
0#
#25
0/
0.
0U"
0g"
0z"
0/#
04#
09#
1r
0$"
0B"
1!
1#
#30
0!
0#
#35
0V"
0h"
0{"
00#
05#
0:#
02"
0O"
1!
1#
#40
0!
0#
#45
1!
1#
#50
0!
0#
#55
1!
1#
#60
0!
0#
#65
1!
1#
#70
0!
0#
#75
1!
1#
#80
0!
0#
#85
1!
1#
#90
0!
0#
#95
1!
1#
#100
0!
0#
0"
0,
#105
b1110 F#
b1110 +
b0 H
b0 G"
1@
b0 G
b0 &#
b0 F
b0 q"
b0 E
b0 _"
1N
13
1B
1;
10
1O
0<
0=
0D
08
0K
0I
0P
01
0?
05
0A
06
0>
04
0:
0L
0M
b0 Q
19
02
b1010 -
0C
07
b0 %"
b0 *
b0 E#
0p
b0 o
0r
b0 q
b0 R
b0 W
b0 X
b0 S
b0 V
b0 F"
b0 H"
b0 2#
b0 U
b0 T
0^
0]
0\
0b
06"
0a
04"
0c
07"
0`
03"
0_
05"
b0 i
b0 h
b0 g
b0 :"
b0 X"
b0 j"
b0 }"
b0 j
b0 [
b0 8"
b0 W"
b0 i"
b0 |"
b0 Z
b0 B#
b0 e
b0 A#
b0 d
b0 s
b0 A"
b0 Z"
b0 l"
b0 !#
b0 1#
b0 6#
b0 ~
b0 D"
b0 \"
b0 n"
b0 ##
b0 #"
b0 E"
b0 ]"
b0 o"
b0 $#
b0 }
b0 C"
b0 ["
b0 m"
b0 "#
b0 |
b0 '"
b0 N"
b0 a"
b0 t"
b0 )#
b0 3#
b0 8#
b0 0"
b0 R"
b0 d"
b0 w"
b0 ,#
b0 /"
b0 Q"
b0 c"
b0 v"
b0 +#
b0 1"
b0 S"
b0 e"
b0 x"
b0 -#
b0 ."
b0 P"
b0 b"
b0 u"
b0 *#
b0 -"
0n
b0 m
b0 %#
b0 p"
b0 ^"
1!
1#
#110
0!
0#
#115
1!
1#
#120
0!
0#
#125
1!
1#
#130
0!
0#
#135
1!
1#
#140
0!
0#
#145
1!
1#
#150
0!
0#
#155
1!
1#
#160
0!
0#
#165
1!
1#
#170
0!
0#
#175
1!
1#
#180
0!
0#
#185
1!
1#
#190
0!
0#
#195
1!
1#
#200
0!
0#
1"
1,
#205
b10101010 F#
b10101010 +
b1 *
b1 E#
1n
b1110 m
1!
1#
#210
0!
0#
#215
b10110 F#
b10110 +
b10101010 m
b111000000000 X
1p
b1110 o
b10 *
b10 E#
1!
1#
#220
0!
0#
#225
b1010101 F#
b1010101 +
0O
1I
0N
b11 *
b11 E#
b10101010 o
1r
b1110 q
b10101000001110 X
b1110 W
b10110 m
1!
1#
#230
0!
0#
#235
b11011001 F#
b11011001 +
0B
0;
1O
03
00
1A
16
0:
b0 -
0I
09
b1010101 m
b1 R
1Y
b1011010101010 X
b10101010 W
b1 S
b110 V
b110 H"
b110 2#
b1 U
b1110 T
b10101010 q
b10110 o
b100 *
b100 E#
1!
1#
#240
0!
0#
#245
b11100010 F#
b11100010 +
0O
1I
b101 *
b101 E#
b1010101 o
b10110 q
0Y
b0 R
b10101010 k
b10101010 ;"
b10101010 Y"
b10101010 k"
b10101010 ~"
b10101010 <#
b10101010 g
b10101010 :"
b10101010 X"
b10101010 j"
b10101010 }"
1`
13"
1_
15"
b1011010101010 j
b1 [
b1 8"
b1 W"
b1 i"
b1 |"
b1 e
b1 A#
b1110 d
1l
19"
b11011001 m
1!
1#
#250
0!
0#
#255
b11000011 F#
b11000011 +
1O
0I
09#
b11100010 m
0v
0u
0t
0z
0?"
0y
0="
0{
0@"
1x
1<"
1w
1>"
b1 s
b1 A"
b1 Z"
b1 l"
b1 !#
b1 1#
b1 6#
b0 ""
b0 !"
b10101010 #"
b10101010 E"
b10101010 ]"
b10101010 o"
b10101010 $#
b10101010 }
b10101010 C"
b10101010 ["
b10101010 m"
b10101010 "#
b1110 |
1$"
1B"
0l
09"
b1 R
1Y
b1100101010101 X
b1010101 W
b10 S
b10 U
b10110 T
b1010101 q
b11011001 o
b110 *
b110 E#
1!
1#
#260
0!
0#
#265
b10000010 F#
b10000010 +
b10101010 Q
0:#
b111 *
b111 E#
b11100010 o
b11011001 q
0Y
b0 R
b1010101 k
b1010101 ;"
b1010101 Y"
b1010101 k"
b1010101 ~"
b1010101 <#
b1010101 g
b1010101 :"
b1010101 X"
b1010101 j"
b1010101 }"
b1100101010101 j
b10 [
b10 8"
b10 W"
b10 i"
b10 |"
b10 e
b10 A#
b10110 d
1l
19"
0$"
0B"
0+"
0L"
0*"
0J"
0,"
0M"
1)"
1I"
1("
1K"
b1 '"
b1 N"
b1 a"
b1 t"
b1 )#
b1 3#
b1 8#
b10101010 1"
b10101010 S"
b10101010 e"
b10101010 x"
b10101010 -#
b10101010 ."
b10101010 P"
b10101010 b"
b10101010 u"
b10101010 *#
b1110 -"
12"
1O"
b11000011 m
1!
1#
#270
0!
0#
#275
b11111111 F#
b11111111 +
b10101010 H
b10101010 G"
1<
1@
1=
1D
18
0A
06
b10101010 &"
b10101010 F"
b10000010 m
02"
0O"
b10 s
b10 A"
b10 Z"
b10 l"
b10 !#
b10 1#
b10 6#
b1010101 #"
b1010101 E"
b1010101 ]"
b1010101 o"
b1010101 $#
b1010101 }
b1010101 C"
b1010101 ["
b1010101 m"
b1010101 "#
b10110 |
1$"
1B"
0l
09"
1Y
b1111100010 X
b11100010 W
b11 S
b1 V
b1 H"
b1 2#
b11 U
b11011001 T
b11100010 q
b11000011 o
b1000 *
b1000 E#
1!
1#
#280
0!
0#
#285
bx F#
bx +
b1010101 H
b1010101 G"
b1010101 Q
1V"
15#
b1001 *
b1001 E#
b10000010 o
b11000011 q
b1011000011 X
b11000011 W
b100 S
b10 V
b0 F"
b10 H"
b10 2#
b100 U
b11100010 T
b10101010 k
b10101010 ;"
b10101010 Y"
b10101010 k"
b10101010 ~"
b10101010 <#
b11100010 g
b11100010 :"
b11100010 X"
b11100010 j"
b11100010 }"
1\
1c
17"
0`
03"
b1111100010 j
b11 [
b11 8"
b11 W"
b11 i"
b11 |"
b11 e
b11 A#
b11011001 d
1l
19"
0$"
0B"
b10 '"
b10 N"
b10 a"
b10 t"
b10 )#
b10 3#
b10 8#
b1010101 1"
b1010101 S"
b1010101 e"
b1010101 x"
b1010101 -#
b1010101 ."
b1010101 P"
b1010101 b"
b1010101 u"
b1010101 *#
b10110 -"
12"
1O"
b11111111 m
1!
1#
#290
0!
0#
#295
b10101010 H
b10101010 G"
0V"
05#
1U"
14#
b1010101 &"
bx m
02"
0O"
1t
1{
1@"
0x
0<"
b11 s
b11 A"
b11 Z"
b11 l"
b11 !#
b11 1#
b11 6#
b10101010 #"
b10101010 E"
b10101010 ]"
b10101010 o"
b10101010 $#
b11100010 }
b11100010 C"
b11100010 ["
b11100010 m"
b11100010 "#
b11011001 |
1$"
1B"
b1010101 k
b1010101 ;"
b1010101 Y"
b1010101 k"
b1010101 ~"
b1010101 <#
b11000011 g
b11000011 :"
b11000011 X"
b11000011 j"
b11000011 }"
b1011000011 j
b100 [
b100 8"
b100 W"
b100 i"
b100 |"
b100 e
b100 A#
b11100010 d
b11111110000010 X
b10000010 W
b0 S
b11 V
b11 H"
b11 2#
b0 U
b11000011 T
b10000010 q
b11111111 o
b1010 *
b1010 E#
1!
1#
#300
0!
0#
#305
b10101010 E
b10101010 _"
1f"
1@
b1010101 H
b1010101 G"
1B
1;
b1000 -
0=
0U"
11
0D
08
04#
b10101010 Q
b1011 *
b1011 E#
bx o
b11111111 q
bx11111111 X
b11111111 W
b10 V
b1010101 F"
b10 H"
b10 2#
b10000010 T
b10101010 k
b10101010 ;"
b10101010 Y"
b10101010 k"
b10101010 ~"
b10101010 <#
b10000010 g
b10000010 :"
b10000010 X"
b10000010 j"
b10000010 }"
b11111110000010 j
b0 [
b0 8"
b0 W"
b0 i"
b0 |"
b0 e
b0 A#
b11000011 d
b100 s
b100 A"
b100 Z"
b100 l"
b100 !#
b100 1#
b100 6#
b1010101 #"
b1010101 E"
b1010101 ]"
b1010101 o"
b1010101 $#
b11000011 }
b11000011 C"
b11000011 ["
b11000011 m"
b11000011 "#
b11100010 |
1,"
1M"
0)"
0I"
b11 '"
b11 N"
b11 a"
b11 t"
b11 )#
b11 3#
b11 8#
b10101010 1"
b10101010 S"
b10101010 e"
b10101010 x"
b10101010 -#
b11100010 ."
b11100010 P"
b11100010 b"
b11100010 u"
b11100010 *#
b11011001 -"
12"
1O"
1!
1#
#310
0!
0#
#315
0>#
0@#
1?#
b11111111 D#
b11111111 J
b0 H
b0 G"
b0 E
b0 _"
xN
0f"
0@
xO
0g"
0<
0B
xI
b1010101 Q
19#
0;
b0 -
xP
01
b10101010 &"
b100 '"
b100 N"
b100 a"
b100 t"
b100 )#
b100 3#
b100 8#
b1010101 1"
b1010101 S"
b1010101 e"
b1010101 x"
b1010101 -#
b11000011 ."
b11000011 P"
b11000011 b"
b11000011 u"
b11000011 *#
b11100010 -"
b0 s
b0 A"
b0 Z"
b0 l"
b0 !#
b0 1#
b0 6#
b10101010 #"
b10101010 E"
b10101010 ]"
b10101010 o"
b10101010 $#
b10000010 }
b10000010 C"
b10000010 ["
b10000010 m"
b10000010 "#
b11000011 |
b1010101 k
b1010101 ;"
b1010101 Y"
b1010101 k"
b1010101 ~"
b1010101 <#
b10101010 f
b10101010 ;#
b11111111 g
b11111111 :"
b11111111 X"
b11111111 j"
b11111111 }"
0\
1a
14"
0c
07"
bx11111111 j
b1000 Z
b1000 B#
b10000010 d
bx X
bx W
b111 S
b111 V
b0 F"
b111 H"
b111 2#
b111 U
b11111111 T
bx q
b1100 *
b1100 E#
1!
1#
#320
0!
0#
#325
1>#
b10101010 D#
b10101010 J
bx0x0x0x0 E
bx0x0x0x0 _"
bx H
bx G"
x3
x2
xg"
xh"
xU"
xV"
xA
x6
x>
x4
x0
x:
xB
x=
x@
x4#
x;
bx -
xD
x8
xC
x7
x<
x5#
1:#
b10101010 Q
x1
x?
x5
x9
b1101 *
b1101 E#
xY
bx S
bx V
bx F"
bx H"
bx 2#
bx U
bx T
b0 k
b0 ;"
b0 Y"
b0 k"
b0 ~"
b0 <#
bx g
bx :"
bx X"
bx j"
bx }"
0a
04"
0_
05"
bx j
b111 [
b111 8"
b111 W"
b111 i"
b111 |"
b0 Z
b0 B#
b111 e
b111 A#
b11111111 d
0t
1y
1="
0{
0@"
b1010101 #"
b1010101 E"
b1010101 ]"
b1010101 o"
b1010101 $#
b11111111 }
b11111111 C"
b11111111 ["
b11111111 m"
b11111111 "#
b10000010 |
b0 '"
b0 N"
b0 a"
b0 t"
b0 )#
b0 3#
b0 8#
b10101010 1"
b10101010 S"
b10101010 e"
b10101010 x"
b10101010 -#
b10000010 ."
b10000010 P"
b10000010 b"
b10000010 u"
b10000010 *#
b11000011 -"
b1010101 &"
1!
1#
#330
0!
0#
#335
bx0x0x0x0 E
bx0x0x0x0 _"
b0 Q
0U"
0g"
04#
09#
b10101010 &"
b10101010 ^"
1*"
1J"
0,"
0M"
b1010101 1"
b1010101 S"
b1010101 e"
b1010101 x"
b1010101 -#
b11111111 ."
b11111111 P"
b11111111 b"
b11111111 u"
b11111111 *#
b10000010 -"
0y
0="
0w
0>"
b111 s
b111 A"
b111 Z"
b111 l"
b111 !#
b111 1#
b111 6#
b0 #"
b0 E"
b0 ]"
b0 o"
b0 $#
bx }
bx C"
bx ["
bx m"
bx "#
b11111111 |
xl
x9"
b1110 *
b1110 E#
1!
1#
#340
0!
0#
#345
b0 E
b0 _"
0V"
0h"
05#
0:#
b1111 *
b1111 E#
x$"
xB"
0*"
0J"
0("
0K"
b111 '"
b111 N"
b111 a"
b111 t"
b111 )#
b111 3#
b111 8#
b0 1"
b0 S"
b0 e"
b0 x"
b0 -#
bx ."
bx P"
bx b"
bx u"
bx *#
b11111111 -"
b0 &"
b0 ^"
1!
1#
#350
0!
0#
#355
x2"
xO"
b10000 *
b10000 E#
1!
1#
#360
0!
0#
#365
b10001 *
b10001 E#
1!
1#
#370
0!
0#
#375
b10010 *
b10010 E#
1!
1#
#380
0!
0#
#385
b10011 *
b10011 E#
1!
1#
#390
0!
0#
#395
b10100 *
b10100 E#
1!
1#
#400
0!
0#
#405
b10101 *
b10101 E#
1!
1#
#410
0!
0#
#415
b10110 *
b10110 E#
1!
1#
#420
0!
0#
#425
b10111 *
b10111 E#
1!
1#
#430
0!
0#
#435
b11000 *
b11000 E#
1!
1#
#440
0!
0#
#445
b11001 *
b11001 E#
1!
1#
#450
0!
0#
#455
b11010 *
b11010 E#
1!
1#
#460
0!
0#
#465
b11011 *
b11011 E#
1!
1#
#470
0!
0#
#475
b11100 *
b11100 E#
1!
1#
#480
0!
0#
#485
b11101 *
b11101 E#
1!
1#
#490
0!
0#
#495
b11110 *
b11110 E#
1!
1#
#500
0!
0#
#505
b11111 *
b11111 E#
1!
1#
#510
0!
0#
#515
b100000 *
b100000 E#
1!
1#
#520
0!
0#
#525
b100001 *
b100001 E#
1!
1#
#530
0!
0#
#535
b100010 *
b100010 E#
1!
1#
#540
0!
0#
#545
b100011 *
b100011 E#
1!
1#
#550
0!
0#
#555
b100100 *
b100100 E#
1!
1#
#560
0!
0#
#565
b100101 *
b100101 E#
1!
1#
#570
0!
0#
#575
b100110 *
b100110 E#
1!
1#
#580
0!
0#
#585
b100111 *
b100111 E#
1!
1#
#590
0!
0#
#595
b101000 *
b101000 E#
1!
1#
#600
0!
0#
