
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_adder_16_20_4.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_adder_16_20_4.v' to AST representation.
Generating RTLIL representation for module `\winograd_adder_16_20_4'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: winograd_adder_16_20_4
Automatically selected winograd_adder_16_20_4 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \winograd_adder_16_20_4

2.3. Analyzing design hierarchy..
Top module:  \winograd_adder_16_20_4
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 15 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_adder_16_20_4.v:41$1'.

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\winograd_adder_16_20_4.\pipeline_0_0' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_adder_16_20_4.v:41$1'.
  created $dff cell `$procdff$17' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_0_1' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_adder_16_20_4.v:41$1'.
  created $dff cell `$procdff$18' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_0_2' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_adder_16_20_4.v:41$1'.
  created $dff cell `$procdff$19' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_0_3' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_adder_16_20_4.v:41$1'.
  created $dff cell `$procdff$20' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_0_4' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_adder_16_20_4.v:41$1'.
  created $dff cell `$procdff$21' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_0_5' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_adder_16_20_4.v:41$1'.
  created $dff cell `$procdff$22' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_0_6' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_adder_16_20_4.v:41$1'.
  created $dff cell `$procdff$23' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_0_7' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_adder_16_20_4.v:41$1'.
  created $dff cell `$procdff$24' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_1_0' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_adder_16_20_4.v:41$1'.
  created $dff cell `$procdff$25' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_1_1' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_adder_16_20_4.v:41$1'.
  created $dff cell `$procdff$26' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_1_2' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_adder_16_20_4.v:41$1'.
  created $dff cell `$procdff$27' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_1_3' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_adder_16_20_4.v:41$1'.
  created $dff cell `$procdff$28' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_2_0' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_adder_16_20_4.v:41$1'.
  created $dff cell `$procdff$29' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_2_1' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_adder_16_20_4.v:41$1'.
  created $dff cell `$procdff$30' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_3_0' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_adder_16_20_4.v:41$1'.
  created $dff cell `$procdff$31' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_adder_16_20_4.v:41$1'.
Cleaned up 0 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module winograd_adder_16_20_4.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module winograd_adder_16_20_4.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\winograd_adder_16_20_4'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \winograd_adder_16_20_4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \winograd_adder_16_20_4.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\winograd_adder_16_20_4'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \winograd_adder_16_20_4..
Removed 0 unused cells and 15 unused wires.
<suppressed ~1 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module winograd_adder_16_20_4.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \winograd_adder_16_20_4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \winograd_adder_16_20_4.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\winograd_adder_16_20_4'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \winograd_adder_16_20_4..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module winograd_adder_16_20_4.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== winograd_adder_16_20_4 ===

   Number of wires:                 49
   Number of wire bits:            878
   Number of public wires:          34
   Number of public wire bits:     578
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 30
     $add                          300
     $dff                          300

End of script. Logfile hash: 3d35e63823, CPU: user 0.03s system 0.00s, MEM: 11.87 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 42% 4x opt_expr (0 sec), 14% 3x opt_merge (0 sec), ...
