#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Tue Jan 05 20:01:20 2016
# Process ID: 4396
# Log file: C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/impl_1/example_top.vdi
# Journal file: C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source example_top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/mig_7series_0_synth_1/mig_7series_0.dcp' for cell 'u_mig_7series_0'
INFO: [Netlist 29-17] Analyzing 828 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_0/init_calib_complete' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/impl_1/.Xil/Vivado-4396-SP-W7X64-VM/dcp_2/mig_7series_0.edf:646564]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_0/ui_clk' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/impl_1/.Xil/Vivado-4396-SP-W7X64-VM/dcp_2/mig_7series_0.edf:646662]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_0/ui_clk_sync_rst' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/impl_1/.Xil/Vivado-4396-SP-W7X64-VM/dcp_2/mig_7series_0.edf:646669]
Parsing XDC File [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/constrs_1/imports/par/example_top.xdc]
Finished Parsing XDC File [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/constrs_1/imports/par/example_top.xdc]
Parsing XDC File [c:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'u_mig_7series_0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:817]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:817]
set_max_delay: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1112.199 ; gain = 477.695
INFO: [Vivado 12-3489] Using the max delay datapath only value '5.000' scoped to cell 'u_mig_7series_0' from the checkpoint. [c:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:818]
Finished Parsing XDC File [c:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'u_mig_7series_0'
INFO: [Project 1-538] Ignoring constraints in dcp 'C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/mig_7series_0_synth_1/mig_7series_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 497 instances were transformed.
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 424 instances

link_design: Time (s): cpu = 00:00:46 ; elapsed = 00:01:05 . Memory (MB): peak = 1112.199 ; gain = 917.711
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.733 . Memory (MB): peak = 1125.711 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11240dacb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1125.711 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 151 cells.
Phase 2 Constant Propagation | Checksum: 1834840e0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1125.711 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 971 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 299 unconnected cells.
Phase 3 Sweep | Checksum: 1d1cc002e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1125.711 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1d1cc002e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1125.711 ; gain = 0.000
Implement Debug Cores | Checksum: f21a4301
Logic Optimization | Checksum: f21a4301

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1d1cc002e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1197.797 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1d1cc002e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1197.797 ; gain = 72.086
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1197.797 ; gain = 85.598
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.336 . Memory (MB): peak = 1197.797 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 15098c76a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.438 . Memory (MB): peak = 1197.797 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1197.797 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1197.797 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: 84b76fdb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.640 . Memory (MB): peak = 1197.797 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: 84b76fdb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.757 . Memory (MB): peak = 1197.797 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: 84b76fdb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.765 . Memory (MB): peak = 1197.797 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: 165127b1e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1197.797 ; gain = 0.000
Phase 2.1.4 Build Shapes/ HD Config | Checksum: 165127b1e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1197.797 ; gain = 0.000

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: f4e17680

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1197.797 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: f4e17680

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1197.797 ; gain = 0.000

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: f4e17680

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1197.797 ; gain = 0.000

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: 81b43dc6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1197.797 ; gain = 0.000
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1620f4909

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1197.797 ; gain = 0.000

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design

Phase 2.1.6.1.1 Init Lut Pin Assignment
Phase 2.1.6.1.1 Init Lut Pin Assignment | Checksum: 167b5abbc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 1203.695 ; gain = 5.898

Phase 2.1.6.1.2 Build Clock Data
Phase 2.1.6.1.2 Build Clock Data | Checksum: 1b7ae3806

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 1203.695 ; gain = 5.898

Phase 2.1.6.1.3 setBudgets in placeInitDesign
Phase 2.1.6.1.3 setBudgets in placeInitDesign | Checksum: 1f1c3fe36

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 1203.695 ; gain = 5.898
Phase 2.1.6.1 Place Init Design | Checksum: 188047c86

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 1203.695 ; gain = 5.898
Phase 2.1.6 Build Placer Netlist Model | Checksum: 188047c86

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 1203.695 ; gain = 5.898

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: 188047c86

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 1203.695 ; gain = 5.898
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 188047c86

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 1203.695 ; gain = 5.898
Phase 2.1 Placer Initialization Core | Checksum: 188047c86

Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 1203.695 ; gain = 5.898
Phase 2 Placer Initialization | Checksum: 188047c86

Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 1203.695 ; gain = 5.898

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 14dab9d56

Time (s): cpu = 00:01:40 ; elapsed = 00:01:15 . Memory (MB): peak = 1210.875 ; gain = 13.078

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 14dab9d56

Time (s): cpu = 00:01:40 ; elapsed = 00:01:15 . Memory (MB): peak = 1210.875 ; gain = 13.078

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 159c31913

Time (s): cpu = 00:01:56 ; elapsed = 00:01:35 . Memory (MB): peak = 1215.145 ; gain = 17.348

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1c90cc156

Time (s): cpu = 00:01:56 ; elapsed = 00:01:36 . Memory (MB): peak = 1215.145 ; gain = 17.348

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 1fa46d301

Time (s): cpu = 00:02:01 ; elapsed = 00:01:40 . Memory (MB): peak = 1215.445 ; gain = 17.648

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 119ec979c

Time (s): cpu = 00:02:01 ; elapsed = 00:01:41 . Memory (MB): peak = 1215.445 ; gain = 17.648
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 1a3c2d433

Time (s): cpu = 00:02:16 ; elapsed = 00:02:02 . Memory (MB): peak = 1245.430 ; gain = 47.633

Phase 4.6 Re-assign LUT pins
Phase 4.6 Re-assign LUT pins | Checksum: 1a3c2d433

Time (s): cpu = 00:02:19 ; elapsed = 00:02:05 . Memory (MB): peak = 1247.441 ; gain = 49.645
Phase 4 Detail Placement | Checksum: 1a3c2d433

Time (s): cpu = 00:02:19 ; elapsed = 00:02:06 . Memory (MB): peak = 1247.441 ; gain = 49.645

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: e007c585

Time (s): cpu = 00:02:19 ; elapsed = 00:02:06 . Memory (MB): peak = 1247.441 ; gain = 49.645

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.975. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 6e9bded8

Time (s): cpu = 00:02:30 ; elapsed = 00:02:15 . Memory (MB): peak = 1247.441 ; gain = 49.645
Phase 5.2 Post Placement Optimization | Checksum: 6e9bded8

Time (s): cpu = 00:02:30 ; elapsed = 00:02:15 . Memory (MB): peak = 1247.441 ; gain = 49.645

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 6e9bded8

Time (s): cpu = 00:02:30 ; elapsed = 00:02:15 . Memory (MB): peak = 1247.441 ; gain = 49.645

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 6e9bded8

Time (s): cpu = 00:02:31 ; elapsed = 00:02:16 . Memory (MB): peak = 1247.441 ; gain = 49.645
Phase 5.4 Placer Reporting | Checksum: 6e9bded8

Time (s): cpu = 00:02:31 ; elapsed = 00:02:16 . Memory (MB): peak = 1247.441 ; gain = 49.645

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: d9421ebe

Time (s): cpu = 00:02:31 ; elapsed = 00:02:16 . Memory (MB): peak = 1247.441 ; gain = 49.645
Phase 5 Post Placement Optimization and Clean-Up | Checksum: d9421ebe

Time (s): cpu = 00:02:31 ; elapsed = 00:02:16 . Memory (MB): peak = 1247.441 ; gain = 49.645
Ending Placer Task | Checksum: b88b6a9e

Time (s): cpu = 00:00:00 ; elapsed = 00:02:16 . Memory (MB): peak = 1247.441 ; gain = 49.645
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:35 ; elapsed = 00:02:19 . Memory (MB): peak = 1247.441 ; gain = 49.645
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1247.441 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1247.441 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.617 . Memory (MB): peak = 1247.441 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1745fa32e

Time (s): cpu = 00:02:50 ; elapsed = 00:02:22 . Memory (MB): peak = 1488.746 ; gain = 187.969

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1745fa32e

Time (s): cpu = 00:02:52 ; elapsed = 00:02:23 . Memory (MB): peak = 1488.746 ; gain = 187.969
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 7b1f59f0

Time (s): cpu = 00:03:18 ; elapsed = 00:02:45 . Memory (MB): peak = 1534.355 ; gain = 233.578
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.904  | TNS=0      | WHS=-0.473 | THS=-1.88e+03|

Phase 2 Router Initialization | Checksum: 7b1f59f0

Time (s): cpu = 00:03:29 ; elapsed = 00:02:56 . Memory (MB): peak = 1534.355 ; gain = 233.578

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 94c3b7ff

Time (s): cpu = 00:03:39 ; elapsed = 00:03:03 . Memory (MB): peak = 1534.355 ; gain = 233.578

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1702
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: b7ddd802

Time (s): cpu = 00:04:00 ; elapsed = 00:03:19 . Memory (MB): peak = 1534.355 ; gain = 233.578
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.904  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: b7ddd802

Time (s): cpu = 00:04:01 ; elapsed = 00:03:20 . Memory (MB): peak = 1534.355 ; gain = 233.578
Phase 4 Rip-up And Reroute | Checksum: b7ddd802

Time (s): cpu = 00:04:01 ; elapsed = 00:03:20 . Memory (MB): peak = 1534.355 ; gain = 233.578

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: b7ddd802

Time (s): cpu = 00:04:04 ; elapsed = 00:03:22 . Memory (MB): peak = 1534.355 ; gain = 233.578
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.904  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: b7ddd802

Time (s): cpu = 00:04:04 ; elapsed = 00:03:23 . Memory (MB): peak = 1534.355 ; gain = 233.578

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: b7ddd802

Time (s): cpu = 00:04:04 ; elapsed = 00:03:23 . Memory (MB): peak = 1534.355 ; gain = 233.578

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: b7ddd802

Time (s): cpu = 00:04:08 ; elapsed = 00:03:26 . Memory (MB): peak = 1534.355 ; gain = 233.578
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.904  | TNS=0      | WHS=0.052  | THS=0      |

Phase 7 Post Hold Fix | Checksum: b7ddd802

Time (s): cpu = 00:04:08 ; elapsed = 00:03:26 . Memory (MB): peak = 1534.355 ; gain = 233.578

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.83785 %
  Global Horizontal Routing Utilization  = 1.84356 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: b7ddd802

Time (s): cpu = 00:04:09 ; elapsed = 00:03:26 . Memory (MB): peak = 1534.355 ; gain = 233.578

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: b7ddd802

Time (s): cpu = 00:04:09 ; elapsed = 00:03:26 . Memory (MB): peak = 1534.355 ; gain = 233.578

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 17e3fd534

Time (s): cpu = 00:04:13 ; elapsed = 00:03:31 . Memory (MB): peak = 1534.355 ; gain = 233.578

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.904  | TNS=0      | WHS=0.052  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 17e3fd534

Time (s): cpu = 00:04:13 ; elapsed = 00:03:31 . Memory (MB): peak = 1534.355 ; gain = 233.578
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 17e3fd534

Time (s): cpu = 00:00:00 ; elapsed = 00:03:31 . Memory (MB): peak = 1534.355 ; gain = 233.578

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:03:31 . Memory (MB): peak = 1534.355 ; gain = 233.578
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:22 ; elapsed = 00:03:38 . Memory (MB): peak = 1534.355 ; gain = 286.914
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1534.355 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1534.355 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/impl_1/example_top_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1590.246 ; gain = 55.891
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 1592.590 ; gain = 2.344
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1637.219 ; gain = 44.629
INFO: [Common 17-206] Exiting Vivado at Tue Jan 05 20:09:43 2016...
