// Seed: 2670371980
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38
);
  inout wire id_38;
  input wire id_37;
  output wire id_36;
  input wire id_35;
  inout wire id_34;
  output wire id_33;
  input wire id_32;
  output wire id_31;
  input wire id_30;
  input wire id_29;
  input wire id_28;
  inout wire id_27;
  input wire id_26;
  inout wire id_25;
  output wire id_24;
  output wire id_23;
  input wire id_22;
  input wire id_21;
  output wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_23 = id_9;
  genvar id_39;
endmodule
module module_1 #(
    parameter id_0  = 32'd53,
    parameter id_1  = 32'd26,
    parameter id_10 = 32'd48,
    parameter id_2  = 32'd94,
    parameter id_3  = 32'd36,
    parameter id_6  = 32'd6,
    parameter id_8  = 32'd7
) (
    output tri0 _id_0,
    input supply0 _id_1,
    input supply1 _id_2,
    input supply0 _id_3,
    output supply1 id_4,
    input tri1 id_5,
    input tri1 _id_6
);
  logic [1 : id_0] _id_8[-1 : 1];
  tri1 [id_6 : -1] id_9;
  wire _id_10;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  assign id_0 = id_1;
  assign id_9 = -1;
  wire [1 'b0 : {
id_10  #  (
        .  id_8(  1  ),
        .  id_6(  1  ),
        .  id_2(  1  ),
        .  id_3(  1  ),
        .  id_8(  1  ),
        .  id_1(  1  |  1  )
)  +  id_1  ,
1  ,
id_6  ,
id_3
}] id_11;
  logic id_12, id_13;
  static logic id_14[-1 : id_1];
  timeprecision 1ps;
endmodule
