Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto c0c8c2bf6cab4dbdab50199a0c8998bd --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Problem3Sim_behav xil_defaultlib.Problem3Sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BitSlice
Compiling module xil_defaultlib.CarryBits
Compiling module xil_defaultlib.BitAdder
Compiling module xil_defaultlib.Problem3Mod
Compiling module xil_defaultlib.Problem3Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Problem3Sim_behav
