Warning: Derate summary report may not match the output of report_timing without timing derates applied. (UITE-447)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-nets
	-nworst 5
	-slack_lesser_than 10.0000
	-max_paths 10000
	-unique_pins
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
	-include_hierarchical_pins
Design : user_project_wrapper
Version: T-2022.03-SP3
Date   : Sun Dec 11 11:32:51 2022
****************************************


  Startpoint: mprj/o_FF[161]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8822   1.0500   0.0000   1.2469 &   6.8497 r
  mprj/o_FF[161]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4934   1.0500            2.1336 &   8.9833 r
  mprj/o_q[161] (net)                                    2   0.0136 
  mprj/o_dly[161]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.4934   1.0500   0.0000   0.0002 &   8.9835 r
  mprj/o_dly[161]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8475   1.0500            2.1775 &  11.1610 r
  mprj/o_q_dly[161] (net)                                2   0.0257 
  mprj/o_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.8475   1.0500   0.0000   0.0005 &  11.1615 r
  mprj/o_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          14.6815   1.0500            8.7937 &  19.9552 r
  mprj/io_oeb[24] (net)                                  1   0.5128 
  mprj/io_oeb[24] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.9552 r
  io_oeb[24] (net) 
  io_oeb[24] (out)                                                   18.8401  14.6866   1.0500   8.9737   9.5993 &  29.5544 r
  data arrival time                                                                                                 29.5544

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -29.5544
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -21.6544

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.4074 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.4074 

  slack (with derating applied) (VIOLATED)                                                              -21.6544 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -20.2471 



  Startpoint: mprj/o_FF[53]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8736   1.0500   0.0000   1.0004 &   6.6032 r
  mprj/o_FF[53]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3302   1.0500            2.0272 &   8.6304 r
  mprj/o_q[53] (net)                                     1   0.0073 
  mprj/o_dly[53]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.3302   1.0500   0.0000   0.0001 &   8.6305 r
  mprj/o_dly[53]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8652   1.0500            2.1648 &  10.7953 r
  mprj/o_q_dly[53] (net)                                 2   0.0264 
  mprj/o_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1352   0.8652   1.0500   0.0541   0.0573 &  10.8526 r
  mprj/o_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           12.0375   1.0500            7.3007 &  18.1532 r
  mprj/la_data_out[21] (net)                             1   0.4208 
  mprj/la_data_out[21] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.1532 r
  la_data_out[21] (net) 
  la_data_out[21] (out)                                              15.4755  12.0404   1.0500   8.5073   9.0454 &  27.1986 r
  data arrival time                                                                                                 27.1986

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -27.1986
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -19.2986

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.2952 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.2952 

  slack (with derating applied) (VIOLATED)                                                              -19.2986 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -18.0034 



  Startpoint: mprj/o_FF[139]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7609   1.0500   0.0000   0.4186 &   6.0214 r
  mprj/o_FF[139]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2582   1.0500            1.9754 &   7.9967 r
  mprj/o_q[139] (net)                                    1   0.0044 
  mprj/o_dly[139]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2582   1.0500   0.0000   0.0000 &   7.9967 r
  mprj/o_dly[139]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0011   1.0500            2.2378 &  10.2345 r
  mprj/o_q_dly[139] (net)                                2   0.0314 
  mprj/o_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1331   1.0011   1.0500   0.0533   0.0568 &  10.2913 r
  mprj/o_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          15.6571   1.0500            9.3368 &  19.6281 r
  mprj/io_oeb[2] (net)                                   1   0.5461 
  mprj/io_oeb[2] (user_proj_example)                                           0.0000   1.0500            0.0000 &  19.6281 r
  io_oeb[2] (net) 
  io_oeb[2] (out)                                                    14.4431  15.6663   1.0500   5.8773   6.4312 &  26.0594 r
  data arrival time                                                                                                 26.0594

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -26.0594
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -18.1594

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.2409 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.2409 

  slack (with derating applied) (VIOLATED)                                                              -18.1594 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -16.9185 



  Startpoint: mprj/o_FF[134]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8849   1.0500   0.0000   1.2835 &   6.8863 r
  mprj/o_FF[134]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5666   1.0500            2.1805 &   9.0668 r
  mprj/o_q[134] (net)                                    2   0.0164 
  mprj/o_dly[134]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1037   0.5666   1.0500   0.0403   0.0425 &   9.1093 r
  mprj/o_dly[134]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.5397   1.0500            2.5991 &  11.7084 r
  mprj/o_q_dly[134] (net)                                2   0.0507 
  mprj/o_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.6237   1.5388   1.0500   0.2483   0.2653 &  11.9737 r
  mprj/o_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          14.9745   1.0500            8.9532 &  20.9268 r
  mprj/io_out[35] (net)                                  1   0.5217 
  mprj/io_out[35] (user_proj_example)                                          0.0000   1.0500            0.0000 &  20.9268 r
  io_out[35] (net) 
  io_out[35] (out)                                                    8.8421  14.9842   1.0500   3.6079   4.0544 &  24.9812 r
  data arrival time                                                                                                 24.9812

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -24.9812
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -17.0812

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1896 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1896 

  slack (with derating applied) (VIOLATED)                                                              -17.0812 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -15.8917 



  Startpoint: mprj/o_FF[160]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8850   1.0500   0.0000   1.2380 &   6.8408 r
  mprj/o_FF[160]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5125   1.0500            2.1458 &   8.9867 r
  mprj/o_q[160] (net)                                    2   0.0143 
  mprj/o_dly[160]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1143   0.5125   1.0500   0.0466   0.0491 &   9.0357 r
  mprj/o_dly[160]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8361   1.0500            2.1732 &  11.2090 r
  mprj/o_q_dly[160] (net)                                2   0.0253 
  mprj/o_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0930   0.8361   1.0500   0.0367   0.0389 &  11.2479 r
  mprj/o_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          12.4617   1.0500            7.5177 &  18.7656 r
  mprj/io_oeb[23] (net)                                  1   0.4348 
  mprj/io_oeb[23] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.7656 r
  io_oeb[23] (net) 
  io_oeb[23] (out)                                                   12.0273  12.4660   1.0500   5.0123   5.4166 &  24.1822 r
  data arrival time                                                                                                 24.1822

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -24.1822
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -16.2822

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1515 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1515 

  slack (with derating applied) (VIOLATED)                                                              -16.2822 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -15.1307 



  Startpoint: mprj/o_FF[169]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8785   1.0500   0.0000   1.3293 &   6.9321 r
  mprj/o_FF[169]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4191   1.0500            2.0859 &   9.0180 r
  mprj/o_q[169] (net)                                    2   0.0107 
  mprj/o_dly[169]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.4191   1.0500   0.0000   0.0001 &   9.0181 r
  mprj/o_dly[169]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.7513   1.0500            2.1077 &  11.1259 r
  mprj/o_q_dly[169] (net)                                2   0.0221 
  mprj/o_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0642   0.7513   1.0500   0.0249   0.0265 &  11.1523 r
  mprj/o_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          13.4709   1.0500            8.0591 &  19.2115 r
  mprj/io_oeb[32] (net)                                  1   0.4691 
  mprj/io_oeb[32] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.2115 r
  io_oeb[32] (net) 
  io_oeb[32] (out)                                                    9.9875  13.4781   1.0500   3.9393   4.3479 &  23.5593 r
  data arrival time                                                                                                 23.5593

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.5593
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.6593

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1219 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1219 

  slack (with derating applied) (VIOLATED)                                                              -15.6593 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.5375 



  Startpoint: mprj/o_FF[133]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8845   1.0500   0.0000   1.2946 &   6.8973 r
  mprj/o_FF[133]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4816   1.0500            2.1261 &   9.0234 r
  mprj/o_q[133] (net)                                    2   0.0132 
  mprj/o_dly[133]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0519   0.4816   1.0500   0.0210   0.0223 &   9.0457 r
  mprj/o_dly[133]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.2694   1.0500            2.4325 &  11.4782 r
  mprj/o_q_dly[133] (net)                                2   0.0414 
  mprj/o_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1784   1.2694   1.0500   0.0693   0.0740 &  11.5521 r
  mprj/o_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          13.9688   1.0500            8.3743 &  19.9264 r
  mprj/io_out[34] (net)                                  1   0.4866 
  mprj/io_out[34] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.9264 r
  io_out[34] (net) 
  io_out[34] (out)                                                    7.4339  13.9782   1.0500   3.0162   3.4148 &  23.3412 r
  data arrival time                                                                                                 23.3412

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.3412
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.4412

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1115 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1115 

  slack (with derating applied) (VIOLATED)                                                              -15.4412 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.3297 



  Startpoint: mprj/o_FF[9]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.7209   1.0500   0.0000   0.2906 &   5.8934 r
  mprj/o_FF[9]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.6163   1.0500            2.2095 &   8.1029 r
  mprj/o_q[9] (net)                                      2   0.0183 
  mprj/o_dly[9]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.6163   1.0500   0.0000   0.0003 &   8.1032 r
  mprj/o_dly[9]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.8381   1.0500            2.1845 &  10.2877 r
  mprj/o_q_dly[9] (net)                                  2   0.0254 
  mprj/o_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0195   0.8381   1.0500   0.0080   0.0087 &  10.2964 r
  mprj/o_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            12.5012   1.0500            7.5334 &  17.8298 r
  mprj/wbs_dat_o[9] (net)                                1   0.4359 
  mprj/wbs_dat_o[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  17.8298 r
  wbs_dat_o[9] (net) 
  wbs_dat_o[9] (out)                                                 11.9513  12.5064   1.0500   5.0676   5.4831 &  23.3129 r
  data arrival time                                                                                                 23.3129

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.3129
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.4129

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1101 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1101 

  slack (with derating applied) (VIOLATED)                                                              -15.4129 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.3027 



  Startpoint: mprj/o_FF[123]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8823   1.0500   0.0000   1.2469 &   6.8497 r
  mprj/o_FF[123]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4686   1.0500            2.1177 &   8.9674 r
  mprj/o_q[123] (net)                                    2   0.0127 
  mprj/o_dly[123]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0345   0.4686   1.0500   0.0139   0.0147 &   8.9821 r
  mprj/o_dly[123]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0472   1.0500            2.2966 &  11.2787 r
  mprj/o_q_dly[123] (net)                                2   0.0332 
  mprj/o_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2807   1.0472   1.0500   0.1116   0.1179 &  11.3965 r
  mprj/o_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.5221   1.0500            6.9975 &  18.3941 r
  mprj/io_out[24] (net)                                  1   0.4018 
  mprj/io_out[24] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.3941 r
  io_out[24] (net) 
  io_out[24] (out)                                                    9.3264  11.5269   1.0500   3.8295   4.1702 &  22.5642 r
  data arrival time                                                                                                 22.5642

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.5642
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.6642

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0745 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0745 

  slack (with derating applied) (VIOLATED)                                                              -14.6642 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.5897 



  Startpoint: mprj/o_FF[168]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8853   1.0500   0.0000   1.2865 &   6.8893 r
  mprj/o_FF[168]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4077   1.0500            2.0788 &   8.9680 r
  mprj/o_q[168] (net)                                    2   0.0103 
  mprj/o_dly[168]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.4077   1.0500   0.0000   0.0001 &   8.9681 r
  mprj/o_dly[168]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.7607   1.0500            2.1119 &  11.0800 r
  mprj/o_q_dly[168] (net)                                2   0.0224 
  mprj/o_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.7607   1.0500   0.0000   0.0003 &  11.0803 r
  mprj/o_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          12.9800   1.0500            7.7845 &  18.8648 r
  mprj/io_oeb[31] (net)                                  1   0.4520 
  mprj/io_oeb[31] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.8648 r
  io_oeb[31] (net) 
  io_oeb[31] (out)                                                    8.2402  12.9865   1.0500   3.2860   3.6464 &  22.5112 r
  data arrival time                                                                                                 22.5112

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.5112
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.6112

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0720 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0720 

  slack (with derating applied) (VIOLATED)                                                              -14.6112 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.5392 



  Startpoint: mprj/o_FF[136]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8786   1.0500   0.0000   1.3293 &   6.9321 r
  mprj/o_FF[136]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5817   1.0500            2.1901 &   9.1221 r
  mprj/o_q[136] (net)                                    2   0.0170 
  mprj/o_dly[136]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0938   0.5817   1.0500   0.0371   0.0392 &   9.1613 r
  mprj/o_dly[136]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.5098   1.0500            2.5831 &  11.7444 r
  mprj/o_q_dly[136] (net)                                2   0.0496 
  mprj/o_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.5162   1.5097   1.0500   0.2104   0.2251 &  11.9695 r
  mprj/o_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          13.8036   1.0500            8.2511 &  20.2206 r
  mprj/io_out[37] (net)                                  1   0.4794 
  mprj/io_out[37] (user_proj_example)                                          0.0000   1.0500            0.0000 &  20.2206 r
  io_out[37] (net) 
  io_out[37] (out)                                                    4.4900  13.8166   1.0500   1.8149   2.1940 &  22.4146 r
  data arrival time                                                                                                 22.4146

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.4146
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.5146

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0674 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0674 

  slack (with derating applied) (VIOLATED)                                                              -14.5146 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.4473 



  Startpoint: mprj/o_FF[37]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8478   1.0500   0.0000   0.8822 &   6.4850 r
  mprj/o_FF[37]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5100   1.0500            2.1436 &   8.6286 r
  mprj/o_q[37] (net)                                     2   0.0142 
  mprj/o_dly[37]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1222   0.5100   1.0500   0.0499   0.0526 &   8.6812 r
  mprj/o_dly[37]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7145   1.0500            2.0982 &  10.7794 r
  mprj/o_q_dly[37] (net)                                 2   0.0207 
  mprj/o_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0255   0.7145   1.0500   0.0103   0.0111 &  10.7905 r
  mprj/o_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.3481   1.0500            6.3012 &  17.0917 r
  mprj/la_data_out[5] (net)                              1   0.3607 
  mprj/la_data_out[5] (user_proj_example)                                      0.0000   1.0500            0.0000 &  17.0917 r
  la_data_out[5] (net) 
  la_data_out[5] (out)                                               10.4153  10.3512   1.0500   4.4530   4.7863 &  21.8780 r
  data arrival time                                                                                                 21.8780

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.8780
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.9780

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0418 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0418 

  slack (with derating applied) (VIOLATED)                                                              -13.9780 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.9362 



  Startpoint: mprj/o_FF[101]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7609   1.0500   0.0000   0.4188 &   6.0216 r
  mprj/o_FF[101]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2479   1.0500            1.9682 &   7.9898 r
  mprj/o_q[101] (net)                                    1   0.0040 
  mprj/o_dly[101]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2479   1.0500   0.0000   0.0000 &   7.9898 r
  mprj/o_dly[101]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9982   1.0500            2.2345 &  10.2243 r
  mprj/o_q_dly[101] (net)                                2   0.0313 
  mprj/o_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1020   0.9982   1.0500   0.0407   0.0435 &  10.2678 r
  mprj/o_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          13.4769   1.0500            8.0915 &  18.3593 r
  mprj/io_out[2] (net)                                   1   0.4697 
  mprj/io_out[2] (user_proj_example)                                           0.0000   1.0500            0.0000 &  18.3593 r
  io_out[2] (net) 
  io_out[2] (out)                                                     7.6856  13.4849   1.0500   3.1165   3.4995 &  21.8588 r
  data arrival time                                                                                                 21.8588

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.8588
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.9588

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0409 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0409 

  slack (with derating applied) (VIOLATED)                                                              -13.9588 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.9179 



  Startpoint: mprj/o_FF[49]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7950   1.0500   0.0000   0.5487 &   6.1515 r
  mprj/o_FF[49]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5269   1.0500            2.1536 &   8.3051 r
  mprj/o_q[49] (net)                                     2   0.0149 
  mprj/o_dly[49]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1034   0.5269   1.0500   0.0419   0.0442 &   8.3493 r
  mprj/o_dly[49]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3649   1.0500            1.8653 &  10.2146 r
  mprj/o_q_dly[49] (net)                                 1   0.0072 
  mprj/o_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3649   1.0500   0.0000   0.0001 &  10.2147 r
  mprj/o_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.9641   1.0500            6.0379 &  16.2525 r
  mprj/la_data_out[17] (net)                             1   0.3473 
  mprj/la_data_out[17] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.2525 r
  la_data_out[17] (net) 
  la_data_out[17] (out)                                              11.3787   9.9670   1.0500   5.1176   5.4770 &  21.7296 r
  data arrival time                                                                                                 21.7296

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.7296
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.8296

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0347 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0347 

  slack (with derating applied) (VIOLATED)                                                              -13.8296 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.7948 



  Startpoint: mprj/o_FF[59]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8851   1.0500   0.0000   1.2333 &   6.8361 r
  mprj/o_FF[59]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.7902   1.0500            2.3163 &   9.1525 r
  mprj/o_q[59] (net)                                     2   0.0247 
  mprj/o_dly[59]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.4558   0.7902   1.0500   0.1842   0.1939 &   9.3463 r
  mprj/o_dly[59]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4387   1.0500            1.9352 &  11.2815 r
  mprj/o_q_dly[59] (net)                                 2   0.0101 
  mprj/o_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4387   1.0500   0.0000   0.0001 &  11.2816 r
  mprj/o_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.7192   1.0500            5.9103 &  17.1919 r
  mprj/la_data_out[27] (net)                             1   0.3387 
  mprj/la_data_out[27] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.1919 r
  la_data_out[27] (net) 
  la_data_out[27] (out)                                               9.7376   9.7219   1.0500   4.2003   4.5099 &  21.7019 r
  data arrival time                                                                                                 21.7019

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.7019
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.8019

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0334 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0334 

  slack (with derating applied) (VIOLATED)                                                              -13.8019 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.7684 



  Startpoint: mprj/o_FF[105]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7609   1.0500   0.0000   0.4223 &   6.0251 r
  mprj/o_FF[105]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5424   1.0500            2.1629 &   8.1880 r
  mprj/o_q[105] (net)                                    2   0.0155 
  mprj/o_dly[105]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0971   0.5424   1.0500   0.0392   0.0414 &   8.2294 r
  mprj/o_dly[105]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.7558   1.0500            2.1283 &  10.3576 r
  mprj/o_q_dly[105] (net)                                2   0.0223 
  mprj/o_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0648   0.7558   1.0500   0.0260   0.0276 &  10.3853 r
  mprj/o_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          12.3920   1.0500            7.4708 &  17.8561 r
  mprj/io_out[6] (net)                                   1   0.4323 
  mprj/io_out[6] (user_proj_example)                                           0.0000   1.0500            0.0000 &  17.8561 r
  io_out[6] (net) 
  io_out[6] (out)                                                     8.4229  12.3965   1.0500   3.4326   3.7632 &  21.6192 r
  data arrival time                                                                                                 21.6192

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.6192
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.7192

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0295 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0295 

  slack (with derating applied) (VIOLATED)                                                              -13.7192 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.6897 



  Startpoint: mprj/o_FF[96]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8657   1.0500   0.0000   1.3581 &   6.9609 r
  mprj/o_FF[96]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6143   1.0500            2.2107 &   9.1716 r
  mprj/o_q[96] (net)                                     2   0.0183 
  mprj/o_dly[96]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2135   0.6143   1.0500   0.0850   0.0894 &   9.2610 r
  mprj/o_dly[96]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5202   1.0500            1.9799 &  11.2409 r
  mprj/o_q_dly[96] (net)                                 2   0.0132 
  mprj/o_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5202   1.0500   0.0000   0.0001 &  11.2410 r
  mprj/o_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.8439   1.0500            6.5456 &  17.7866 r
  mprj/irq[0] (net)                                      1   0.3773 
  mprj/irq[0] (user_proj_example)                                              0.0000   1.0500            0.0000 &  17.7866 r
  user_irq[0] (net) 
  user_irq[0] (out)                                                   8.0466  10.8484   1.0500   3.2992   3.6079 &  21.3945 r
  data arrival time                                                                                                 21.3945

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.3945
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.4945

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0188 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0188 

  slack (with derating applied) (VIOLATED)                                                              -13.4945 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.4757 



  Startpoint: mprj/o_FF[138]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7505   1.0500   0.0000   0.3820 &   5.9848 r
  mprj/o_FF[138]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2629   1.0500            1.9784 &   7.9632 r
  mprj/o_q[138] (net)                                    1   0.0046 
  mprj/o_dly[138]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2629   1.0500   0.0000   0.0001 &   7.9633 r
  mprj/o_dly[138]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8435   1.0500            2.1418 &  10.1051 r
  mprj/o_q_dly[138] (net)                                2   0.0255 
  mprj/o_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.8435   1.0500   0.0000   0.0005 &  10.1056 r
  mprj/o_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          13.6536   1.0500            8.1700 &  18.2756 r
  mprj/io_oeb[1] (net)                                   1   0.4755 
  mprj/io_oeb[1] (user_proj_example)                                           0.0000   1.0500            0.0000 &  18.2756 r
  io_oeb[1] (net) 
  io_oeb[1] (out)                                                     6.6550  13.6619   1.0500   2.7187   3.0887 &  21.3643 r
  data arrival time                                                                                                 21.3643

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.3643
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.4643

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0173 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0173 

  slack (with derating applied) (VIOLATED)                                                              -13.4643 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.4469 



  Startpoint: mprj/o_FF[170]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8848   1.0500   0.0000   1.2838 &   6.8866 r
  mprj/o_FF[170]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4139   1.0500            2.0828 &   8.9694 r
  mprj/o_q[170] (net)                                    2   0.0105 
  mprj/o_dly[170]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.4139   1.0500   0.0000   0.0001 &   8.9695 r
  mprj/o_dly[170]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9951   1.0500            2.2567 &  11.2261 r
  mprj/o_q_dly[170] (net)                                2   0.0312 
  mprj/o_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0948   0.9951   1.0500   0.0369   0.0395 &  11.2656 r
  mprj/o_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          12.7286   1.0500            7.6685 &  18.9341 r
  mprj/io_oeb[33] (net)                                  1   0.4436 
  mprj/io_oeb[33] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.9341 r
  io_oeb[33] (net) 
  io_oeb[33] (out)                                                    4.8799  12.7355   1.0500   1.9672   2.2715 &  21.2056 r
  data arrival time                                                                                                 21.2056

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.2056
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.3056

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0098 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0098 

  slack (with derating applied) (VIOLATED)                                                              -13.3056 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.2958 



  Startpoint: mprj/o_FF[173]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8822   1.0500   0.0000   1.3028 &   6.9056 r
  mprj/o_FF[173]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4641   1.0500            2.1149 &   9.0205 r
  mprj/o_q[173] (net)                                    2   0.0125 
  mprj/o_dly[173]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.4641   1.0500   0.0000   0.0001 &   9.0206 r
  mprj/o_dly[173]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.1850   1.0500            2.3802 &  11.4008 r
  mprj/o_q_dly[173] (net)                                2   0.0383 
  mprj/o_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0898   1.1850   1.0500   0.0341   0.0368 &  11.4376 r
  mprj/o_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          12.8659   1.0500            7.7142 &  19.1518 r
  mprj/io_oeb[36] (net)                                  1   0.4469 
  mprj/io_oeb[36] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.1518 r
  io_oeb[36] (net) 
  io_oeb[36] (out)                                                    3.5694  12.8781   1.0500   1.4514   1.7891 &  20.9408 r
  data arrival time                                                                                                 20.9408

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.9408
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.0408

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9972 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9972 

  slack (with derating applied) (VIOLATED)                                                              -13.0408 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.0436 



  Startpoint: mprj/o_FF[93]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[61]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.9063   1.0500   0.0000   1.3622 &   6.9649 r
  mprj/o_FF[93]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.7274   1.0500            2.2801 &   9.2450 r
  mprj/o_q[93] (net)                                     2   0.0224 
  mprj/o_dly[93]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0610   0.7274   1.0500   0.0231   0.0246 &   9.2696 r
  mprj/o_dly[93]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5066   1.0500            1.9771 &  11.2467 r
  mprj/o_q_dly[93] (net)                                 2   0.0127 
  mprj/o_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0933   0.5066   1.0500   0.0378   0.0398 &  11.2865 r
  mprj/o_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.8601   1.0500            6.5663 &  17.8529 r
  mprj/la_data_out[61] (net)                             1   0.3784 
  mprj/la_data_out[61] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.8529 r
  la_data_out[61] (net) 
  la_data_out[61] (out)                                               6.8904  10.8637   1.0500   2.7870   3.0585 &  20.9114 r
  data arrival time                                                                                                 20.9114

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.9114
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.0114

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9958 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9958 

  slack (with derating applied) (VIOLATED)                                                              -13.0114 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.0156 



  Startpoint: mprj/o_FF[42]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8738   1.0500   0.0000   1.0052 &   6.6080 r
  mprj/o_FF[42]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3239   1.0500            2.0228 &   8.6308 r
  mprj/o_q[42] (net)                                     1   0.0070 
  mprj/o_dly[42]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0852   0.3239   1.0500   0.0331   0.0348 &   8.6657 r
  mprj/o_dly[42]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7035   1.0500            2.0646 &  10.7303 r
  mprj/o_q_dly[42] (net)                                 2   0.0203 
  mprj/o_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1967   0.7035   1.0500   0.0796   0.0839 &  10.8142 r
  mprj/o_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.8286   1.0500            6.0022 &  16.8164 r
  mprj/la_data_out[10] (net)                             1   0.3424 
  mprj/la_data_out[10] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.8164 r
  la_data_out[10] (net) 
  la_data_out[10] (out)                                               8.8944   9.8315   1.0500   3.7084   3.9965 &  20.8130 r
  data arrival time                                                                                                 20.8130

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.8130
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.9130

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9911 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9911 

  slack (with derating applied) (VIOLATED)                                                              -12.9130 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.9219 



  Startpoint: mprj/o_FF[152]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8726   1.0500   0.0000   1.0069 &   6.6097 r
  mprj/o_FF[152]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3377   1.0500            2.0323 &   8.6420 r
  mprj/o_q[152] (net)                                    1   0.0076 
  mprj/o_dly[152]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3377   1.0500   0.0000   0.0001 &   8.6421 r
  mprj/o_dly[152]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.7451   1.0500            2.0922 &  10.7343 r
  mprj/o_q_dly[152] (net)                                2   0.0219 
  mprj/o_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.7451   1.0500   0.0000   0.0003 &  10.7346 r
  mprj/o_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.8040   1.0500            5.9761 &  16.7107 r
  mprj/io_oeb[15] (net)                                  1   0.3410 
  mprj/io_oeb[15] (user_proj_example)                                          0.0000   1.0500            0.0000 &  16.7107 r
  io_oeb[15] (net) 
  io_oeb[15] (out)                                                    8.9749   9.8079   1.0500   3.7161   4.0179 &  20.7286 r
  data arrival time                                                                                                 20.7286

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.7286
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.8286

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9871 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9871 

  slack (with derating applied) (VIOLATED)                                                              -12.8286 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.8415 



  Startpoint: mprj/o_FF[66]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[34]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8846   1.0500   0.0000   1.2429 &   6.8457 r
  mprj/o_FF[66]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.7856   1.0500            2.3136 &   9.1594 r
  mprj/o_q[66] (net)                                     2   0.0245 
  mprj/o_dly[66]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2038   0.7856   1.0500   0.0772   0.0816 &   9.2410 r
  mprj/o_dly[66]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3837   1.0500            1.8966 &  11.1375 r
  mprj/o_q_dly[66] (net)                                 1   0.0079 
  mprj/o_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0003   0.3837   1.0500   0.0001   0.0002 &  11.1378 r
  mprj/o_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.6030   1.0500            5.8347 &  16.9724 r
  mprj/la_data_out[34] (net)                             1   0.3347 
  mprj/la_data_out[34] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.9724 r
  la_data_out[34] (net) 
  la_data_out[34] (out)                                               8.3784   9.6058   1.0500   3.4539   3.7274 &  20.6998 r
  data arrival time                                                                                                 20.6998

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.6998
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.7998

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9857 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9857 

  slack (with derating applied) (VIOLATED)                                                              -12.7998 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.8141 



  Startpoint: mprj/o_FF[65]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[33]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8851   1.0500   0.0000   1.2333 &   6.8361 r
  mprj/o_FF[65]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.8565   1.0500            2.3551 &   9.1911 r
  mprj/o_q[65] (net)                                     2   0.0271 
  mprj/o_dly[65]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.8565   1.0500   0.0000   0.0005 &   9.1917 r
  mprj/o_dly[65]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3223   1.0500            1.8543 &  11.0460 r
  mprj/o_q_dly[65] (net)                                 1   0.0056 
  mprj/o_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3223   1.0500   0.0000   0.0001 &  11.0460 r
  mprj/o_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.6177   1.0500            5.8345 &  16.8805 r
  mprj/la_data_out[33] (net)                             1   0.3353 
  mprj/la_data_out[33] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.8805 r
  la_data_out[33] (net) 
  la_data_out[33] (out)                                               8.4369   9.6204   1.0500   3.4840   3.7591 &  20.6397 r
  data arrival time                                                                                                 20.6397

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.6397
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.7397

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9828 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9828 

  slack (with derating applied) (VIOLATED)                                                              -12.7397 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.7568 



  Startpoint: mprj/o_FF[58]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8911   1.0500   0.0000   1.1773 &   6.7801 r
  mprj/o_FF[58]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.7665   1.0500            2.3027 &   9.0828 r
  mprj/o_q[58] (net)                                     2   0.0239 
  mprj/o_dly[58]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1639   0.7666   1.0500   0.0667   0.0706 &   9.1533 r
  mprj/o_dly[58]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3302   1.0500            1.8553 &  11.0086 r
  mprj/o_q_dly[58] (net)                                 1   0.0059 
  mprj/o_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3302   1.0500   0.0000   0.0001 &  11.0087 r
  mprj/o_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.6328   1.0500            5.8414 &  16.8501 r
  mprj/la_data_out[26] (net)                             1   0.3357 
  mprj/la_data_out[26] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.8501 r
  la_data_out[26] (net) 
  la_data_out[26] (out)                                               8.3224   9.6358   1.0500   3.4201   3.6936 &  20.5437 r
  data arrival time                                                                                                 20.5437

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.5437
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.6437

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9783 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9783 

  slack (with derating applied) (VIOLATED)                                                              -12.6437 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.6654 



  Startpoint: mprj/o_FF[104]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7799   1.0500   0.0000   0.4836 &   6.0864 r
  mprj/o_FF[104]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2689   1.0500            1.9831 &   8.0695 r
  mprj/o_q[104] (net)                                    1   0.0048 
  mprj/o_dly[104]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0532   0.2689   1.0500   0.0216   0.0227 &   8.0922 r
  mprj/o_dly[104]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8685   1.0500            2.1580 &  10.2502 r
  mprj/o_q_dly[104] (net)                                2   0.0265 
  mprj/o_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2240   0.8685   1.0500   0.0915   0.0965 &  10.3467 r
  mprj/o_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          12.0683   1.0500            7.2961 &  17.6428 r
  mprj/io_out[5] (net)                                   1   0.4210 
  mprj/io_out[5] (user_proj_example)                                           0.0000   1.0500            0.0000 &  17.6428 r
  io_out[5] (net) 
  io_out[5] (out)                                                     6.1574  12.0729   1.0500   2.5178   2.8070 &  20.4499 r
  data arrival time                                                                                                 20.4499

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.4499
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.5499

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9738 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9738 

  slack (with derating applied) (VIOLATED)                                                              -12.5499 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.5761 



  Startpoint: mprj/o_FF[172]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8849   1.0500   0.0000   1.2835 &   6.8863 r
  mprj/o_FF[172]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4580   1.0500            2.1110 &   8.9973 r
  mprj/o_q[172] (net)                                    2   0.0122 
  mprj/o_dly[172]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.4580   1.0500   0.0000   0.0001 &   8.9974 r
  mprj/o_dly[172]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.4480   1.0500            2.5344 &  11.5318 r
  mprj/o_q_dly[172] (net)                                2   0.0478 
  mprj/o_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2563   1.4480   1.0500   0.1011   0.1075 &  11.6393 r
  mprj/o_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          12.1308   1.0500            7.3082 &  18.9475 r
  mprj/io_oeb[35] (net)                                  1   0.4213 
  mprj/io_oeb[35] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.9475 r
  io_oeb[35] (net) 
  io_oeb[35] (out)                                                    2.9384  12.1410   1.0500   1.1989   1.4952 &  20.4427 r
  data arrival time                                                                                                 20.4427

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.4427
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.5427

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9735 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9735 

  slack (with derating applied) (VIOLATED)                                                              -12.5427 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.5692 



  Startpoint: mprj/o_FF[64]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[32]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8897   1.0500   0.0000   1.1976 &   6.8004 r
  mprj/o_FF[64]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.7160   1.0500            2.2731 &   9.0735 r
  mprj/o_q[64] (net)                                     2   0.0220 
  mprj/o_dly[64]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.3685   0.7160   1.0500   0.1484   0.1562 &   9.2297 r
  mprj/o_dly[64]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4484   1.0500            1.9376 &  11.1673 r
  mprj/o_q_dly[64] (net)                                 1   0.0104 
  mprj/o_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0485   0.4484   1.0500   0.0195   0.0206 &  11.1879 r
  mprj/o_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.3311   1.0500            5.6860 &  16.8739 r
  mprj/la_data_out[32] (net)                             1   0.3250 
  mprj/la_data_out[32] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.8739 r
  la_data_out[32] (net) 
  la_data_out[32] (out)                                               7.9209   9.3338   1.0500   3.2538   3.5151 &  20.3890 r
  data arrival time                                                                                                 20.3890

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.3890
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.4890

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9709 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9709 

  slack (with derating applied) (VIOLATED)                                                              -12.4890 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.5181 



  Startpoint: mprj/o_FF[63]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8902   1.0500   0.0000   1.1936 &   6.7964 r
  mprj/o_FF[63]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6930   1.0500            2.2597 &   9.0561 r
  mprj/o_q[63] (net)                                     2   0.0212 
  mprj/o_dly[63]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.4071   0.6930   1.0500   0.1619   0.1703 &   9.2265 r
  mprj/o_dly[63]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5581   1.0500            2.0096 &  11.2360 r
  mprj/o_q_dly[63] (net)                                 2   0.0147 
  mprj/o_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5581   1.0500   0.0000   0.0002 &  11.2362 r
  mprj/o_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.5515   1.0500            5.8204 &  17.0566 r
  mprj/la_data_out[31] (net)                             1   0.3323 
  mprj/la_data_out[31] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.0566 r
  la_data_out[31] (net) 
  la_data_out[31] (out)                                               7.4596   9.5548   1.0500   3.0620   3.3209 &  20.3775 r
  data arrival time                                                                                                 20.3775

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.3775
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.4775

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9704 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9704 

  slack (with derating applied) (VIOLATED)                                                              -12.4775 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.5071 



  Startpoint: mprj/o_FF[44]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8737   1.0500   0.0000   1.0008 &   6.6036 r
  mprj/o_FF[44]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3052   1.0500            2.0099 &   8.6135 r
  mprj/o_q[44] (net)                                     1   0.0063 
  mprj/o_dly[44]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.3052   1.0500   0.0000   0.0001 &   8.6136 r
  mprj/o_dly[44]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6039   1.0500            1.9957 &  10.6093 r
  mprj/o_q_dly[44] (net)                                 2   0.0164 
  mprj/o_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0290   0.6039   1.0500   0.0117   0.0124 &  10.6217 r
  mprj/o_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.5415   1.0500            5.8286 &  16.4503 r
  mprj/la_data_out[12] (net)                             1   0.3323 
  mprj/la_data_out[12] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.4503 r
  la_data_out[12] (net) 
  la_data_out[12] (out)                                               8.6887   9.5442   1.0500   3.6294   3.9086 &  20.3588 r
  data arrival time                                                                                                 20.3588

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.3588
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.4588

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9695 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9695 

  slack (with derating applied) (VIOLATED)                                                              -12.4588 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.4894 



  Startpoint: mprj/o_FF[61]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8915   1.0500   0.0000   1.1322 &   6.7350 r
  mprj/o_FF[61]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.8000   1.0500            2.3222 &   9.0572 r
  mprj/o_q[61] (net)                                     2   0.0251 
  mprj/o_dly[61]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1443   0.8000   1.0500   0.0558   0.0592 &   9.1164 r
  mprj/o_dly[61]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3946   1.0500            1.9056 &  11.0220 r
  mprj/o_q_dly[61] (net)                                 1   0.0083 
  mprj/o_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3946   1.0500   0.0000   0.0001 &  11.0221 r
  mprj/o_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.4668   1.0500            5.7514 &  16.7734 r
  mprj/la_data_out[29] (net)                             1   0.3296 
  mprj/la_data_out[29] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.7734 r
  la_data_out[29] (net) 
  la_data_out[29] (out)                                               8.0098   9.4700   1.0500   3.2902   3.5578 &  20.3312 r
  data arrival time                                                                                                 20.3312

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.3312
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.4312

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9682 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9682 

  slack (with derating applied) (VIOLATED)                                                              -12.4312 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.4631 



  Startpoint: mprj/o_FF[141]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7950   1.0500   0.0000   0.5449 &   6.1477 r
  mprj/o_FF[141]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3532   1.0500            2.0418 &   8.1895 r
  mprj/o_q[141] (net)                                    1   0.0082 
  mprj/o_dly[141]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3532   1.0500   0.0000   0.0001 &   8.1896 r
  mprj/o_dly[141]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9547   1.0500            2.2231 &  10.4127 r
  mprj/o_q_dly[141] (net)                                2   0.0297 
  mprj/o_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.9547   1.0500   0.0000   0.0006 &  10.4133 r
  mprj/o_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          12.0847   1.0500            7.3037 &  17.7170 r
  mprj/io_oeb[4] (net)                                   1   0.4213 
  mprj/io_oeb[4] (user_proj_example)                                           0.0000   1.0500            0.0000 &  17.7170 r
  io_oeb[4] (net) 
  io_oeb[4] (out)                                                     5.6069  12.0904   1.0500   2.2849   2.5799 &  20.2968 r
  data arrival time                                                                                                 20.2968

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.2968
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.3968

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9665 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9665 

  slack (with derating applied) (VIOLATED)                                                              -12.3968 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.4303 



  Startpoint: mprj/o_FF[143]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7950   1.0500   0.0000   0.5426 &   6.1454 r
  mprj/o_FF[143]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3350   1.0500            2.0292 &   8.1746 r
  mprj/o_q[143] (net)                                    1   0.0075 
  mprj/o_dly[143]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3350   1.0500   0.0000   0.0001 &   8.1747 r
  mprj/o_dly[143]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8868   1.0500            2.1788 &  10.3535 r
  mprj/o_q_dly[143] (net)                                2   0.0272 
  mprj/o_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.4309   0.8868   1.0500   0.1762   0.1854 &  10.5389 r
  mprj/o_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.3386   1.0500            6.8910 &  17.4299 r
  mprj/io_oeb[6] (net)                                   1   0.3958 
  mprj/io_oeb[6] (user_proj_example)                                           0.0000   1.0500            0.0000 &  17.4299 r
  io_oeb[6] (net) 
  io_oeb[6] (out)                                                     6.2593  11.3422   1.0500   2.5356   2.7977 &  20.2276 r
  data arrival time                                                                                                 20.2276

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.2276
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.3276

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9632 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9632 

  slack (with derating applied) (VIOLATED)                                                              -12.3276 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.3644 



  Startpoint: mprj/o_FF[167]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8850   1.0500   0.0000   1.2833 &   6.8860 r
  mprj/o_FF[167]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4663   1.0500            2.1163 &   9.0023 r
  mprj/o_q[167] (net)                                    2   0.0126 
  mprj/o_dly[167]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.4663   1.0500   0.0000   0.0001 &   9.0024 r
  mprj/o_dly[167]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8216   1.0500            2.1577 &  11.1601 r
  mprj/o_q_dly[167] (net)                                2   0.0247 
  mprj/o_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.8216   1.0500   0.0000   0.0005 &  11.1606 r
  mprj/o_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.9561   1.0500            6.6458 &  17.8064 r
  mprj/io_oeb[30] (net)                                  1   0.3816 
  mprj/io_oeb[30] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.8064 r
  io_oeb[30] (net) 
  io_oeb[30] (out)                                                    5.3003  10.9608   1.0500   2.1424   2.4020 &  20.2084 r
  data arrival time                                                                                                 20.2084

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.2084
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.3084

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9623 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9623 

  slack (with derating applied) (VIOLATED)                                                              -12.3084 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.3461 



  Startpoint: mprj/o_FF[122]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8851   1.0500   0.0000   1.2333 &   6.8361 r
  mprj/o_FF[122]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4963   1.0500            2.1355 &   8.9716 r
  mprj/o_q[122] (net)                                    2   0.0137 
  mprj/o_dly[122]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0985   0.4963   1.0500   0.0400   0.0422 &   9.0138 r
  mprj/o_dly[122]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8477   1.0500            2.1781 &  11.1918 r
  mprj/o_q_dly[122] (net)                                2   0.0257 
  mprj/o_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0937   0.8477   1.0500   0.0370   0.0393 &  11.2311 r
  mprj/o_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.0882   1.0500            6.1602 &  17.3913 r
  mprj/io_out[23] (net)                                  1   0.3515 
  mprj/io_out[23] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.3913 r
  io_out[23] (net) 
  io_out[23] (out)                                                    6.5123  10.0917   1.0500   2.5505   2.7997 &  20.1910 r
  data arrival time                                                                                                 20.1910

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.1910
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.2910

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9615 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9615 

  slack (with derating applied) (VIOLATED)                                                              -12.2910 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.3296 



  Startpoint: mprj/o_FF[132]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8809   1.0500   0.0000   1.3205 &   6.9233 r
  mprj/o_FF[132]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3952   1.0500            2.0707 &   8.9940 r
  mprj/o_q[132] (net)                                    2   0.0098 
  mprj/o_dly[132]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0477   0.3952   1.0500   0.0191   0.0202 &   9.0141 r
  mprj/o_dly[132]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0947   1.0500            2.3151 &  11.3292 r
  mprj/o_q_dly[132] (net)                                2   0.0349 
  mprj/o_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1773   1.0947   1.0500   0.0706   0.0750 &  11.4042 r
  mprj/o_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.7363   1.0500            7.0910 &  18.4952 r
  mprj/io_out[33] (net)                                  1   0.4082 
  mprj/io_out[33] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.4952 r
  io_out[33] (net) 
  io_out[33] (out)                                                    3.4216  11.7444   1.0500   1.3885   1.6642 &  20.1594 r
  data arrival time                                                                                                 20.1594

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.1594
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.2594

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9600 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9600 

  slack (with derating applied) (VIOLATED)                                                              -12.2594 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.2995 



  Startpoint: mprj/o_FF[102]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7701   1.0500   0.0000   0.4488 &   6.0516 r
  mprj/o_FF[102]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2620   1.0500            1.9781 &   8.0297 r
  mprj/o_q[102] (net)                                    1   0.0046 
  mprj/o_dly[102]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2620   1.0500   0.0000   0.0000 &   8.0298 r
  mprj/o_dly[102]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9497   1.0500            2.2068 &  10.2366 r
  mprj/o_q_dly[102] (net)                                2   0.0295 
  mprj/o_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0661   0.9497   1.0500   0.0251   0.0270 &  10.2636 r
  mprj/o_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          12.1469   1.0500            7.3222 &  17.5858 r
  mprj/io_out[3] (net)                                   1   0.4228 
  mprj/io_out[3] (user_proj_example)                                           0.0000   1.0500            0.0000 &  17.5858 r
  io_out[3] (net) 
  io_out[3] (out)                                                     5.5033  12.1544   1.0500   2.2399   2.5559 &  20.1417 r
  data arrival time                                                                                                 20.1417

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.1417
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.2417

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9591 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9591 

  slack (with derating applied) (VIOLATED)                                                              -12.2417 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.2826 



  Startpoint: mprj/o_FF[89]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[57]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8702   1.0500   0.0000   1.3506 &   6.9534 r
  mprj/o_FF[89]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.9036   1.0500            2.3823 &   9.3357 r
  mprj/o_q[89] (net)                                     2   0.0288 
  mprj/o_dly[89]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.8524   0.9036   1.0500   0.3567   0.3750 &   9.7107 r
  mprj/o_dly[89]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.9125   1.0500            2.2463 &  11.9570 r
  mprj/o_q_dly[89] (net)                                 2   0.0281 
  mprj/o_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2596   0.9125   1.0500   0.1051   0.1107 &  12.0678 r
  mprj/o_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.5247   1.0500            5.8515 &  17.9193 r
  mprj/la_data_out[57] (net)                             1   0.3320 
  mprj/la_data_out[57] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.9193 r
  la_data_out[57] (net) 
  la_data_out[57] (out)                                               4.8432   9.5277   1.0500   1.9805   2.1883 &  20.1076 r
  data arrival time                                                                                                 20.1076

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.1076
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.2076

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9575 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9575 

  slack (with derating applied) (VIOLATED)                                                              -12.2076 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.2501 



  Startpoint: mprj/o_FF[51]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7950   1.0500   0.0000   0.5485 &   6.1513 r
  mprj/o_FF[51]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5983   1.0500            2.1993 &   8.3506 r
  mprj/o_q[51] (net)                                     2   0.0176 
  mprj/o_dly[51]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1001   0.5983   1.0500   0.0406   0.0429 &   8.3935 r
  mprj/o_dly[51]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7702   1.0500            2.1419 &  10.5353 r
  mprj/o_q_dly[51] (net)                                 2   0.0228 
  mprj/o_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2548   0.7702   1.0500   0.1035   0.1090 &  10.6444 r
  mprj/o_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.3184   1.0500            5.7171 &  16.3615 r
  mprj/la_data_out[19] (net)                             1   0.3246 
  mprj/la_data_out[19] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.3615 r
  la_data_out[19] (net) 
  la_data_out[19] (out)                                               8.2340   9.3211   1.0500   3.4080   3.6731 &  20.0346 r
  data arrival time                                                                                                 20.0346

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.0346
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.1346

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9540 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9540 

  slack (with derating applied) (VIOLATED)                                                              -12.1346 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.1805 



  Startpoint: mprj/o_FF[142]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7804   1.0500   0.0000   0.4856 &   6.0884 r
  mprj/o_FF[142]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2330   1.0500            1.9582 &   8.0466 r
  mprj/o_q[142] (net)                                    1   0.0034 
  mprj/o_dly[142]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2330   1.0500   0.0000   0.0000 &   8.0466 r
  mprj/o_dly[142]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9058   1.0500            2.1754 &  10.2221 r
  mprj/o_q_dly[142] (net)                                2   0.0279 
  mprj/o_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1268   0.9058   1.0500   0.0511   0.0542 &  10.2763 r
  mprj/o_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.5491   1.0500            6.9955 &  17.2718 r
  mprj/io_oeb[5] (net)                                   1   0.4025 
  mprj/io_oeb[5] (user_proj_example)                                           0.0000   1.0500            0.0000 &  17.2718 r
  io_oeb[5] (net) 
  io_oeb[5] (out)                                                     5.9482  11.5542   1.0500   2.4319   2.7151 &  19.9869 r
  data arrival time                                                                                                 19.9869

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.9869
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.0869

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9518 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9518 

  slack (with derating applied) (VIOLATED)                                                              -12.0869 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.1351 



  Startpoint: mprj/o_FF[48]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8361   1.0500   0.0000   0.8462 &   6.4490 r
  mprj/o_FF[48]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5872   1.0500            2.1928 &   8.6418 r
  mprj/o_q[48] (net)                                     2   0.0172 
  mprj/o_dly[48]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1157   0.5872   1.0500   0.0449   0.0474 &   8.6892 r
  mprj/o_dly[48]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3221   1.0500            1.8394 &  10.5286 r
  mprj/o_q_dly[48] (net)                                 1   0.0056 
  mprj/o_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0467   0.3221   1.0500   0.0187   0.0197 &  10.5483 r
  mprj/o_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.4495   1.0500            5.7332 &  16.2815 r
  mprj/la_data_out[16] (net)                             1   0.3292 
  mprj/la_data_out[16] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.2815 r
  la_data_out[16] (net) 
  la_data_out[16] (out)                                               8.2231   9.4525   1.0500   3.3871   3.6568 &  19.9384 r
  data arrival time                                                                                                 19.9384

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.9384
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.0384

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9494 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9494 

  slack (with derating applied) (VIOLATED)                                                              -12.0384 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.0889 



  Startpoint: mprj/o_FF[144]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7988   1.0500   0.0000   0.5559 &   6.1587 r
  mprj/o_FF[144]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4829   1.0500            2.1255 &   8.2842 r
  mprj/o_q[144] (net)                                    2   0.0132 
  mprj/o_dly[144]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.4829   1.0500   0.0000   0.0002 &   8.2844 r
  mprj/o_dly[144]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.7806   1.0500            2.1349 &  10.4193 r
  mprj/o_q_dly[144] (net)                                2   0.0232 
  mprj/o_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.7806   1.0500   0.0000   0.0004 &  10.4197 r
  mprj/o_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.7310   1.0500            6.5326 &  16.9524 r
  mprj/io_oeb[7] (net)                                   1   0.3744 
  mprj/io_oeb[7] (user_proj_example)                                           0.0000   1.0500            0.0000 &  16.9524 r
  io_oeb[7] (net) 
  io_oeb[7] (out)                                                     6.4313  10.7341   1.0500   2.6237   2.8759 &  19.8282 r
  data arrival time                                                                                                 19.8282

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.8282
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.9282

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9442 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9442 

  slack (with derating applied) (VIOLATED)                                                              -11.9282 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.9841 



  Startpoint: mprj/o_FF[126]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8840   1.0500   0.0000   1.2441 &   6.8469 r
  mprj/o_FF[126]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3459   1.0500            2.0382 &   8.8851 r
  mprj/o_q[126] (net)                                    1   0.0079 
  mprj/o_dly[126]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3459   1.0500   0.0000   0.0001 &   8.8852 r
  mprj/o_dly[126]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8999   1.0500            2.1884 &  11.0735 r
  mprj/o_q_dly[126] (net)                                2   0.0276 
  mprj/o_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0627   0.8999   1.0500   0.0248   0.0266 &  11.1001 r
  mprj/o_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.6385   1.0500            5.9188 &  17.0189 r
  mprj/io_out[27] (net)                                  1   0.3361 
  mprj/io_out[27] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.0189 r
  io_out[27] (net) 
  io_out[27] (out)                                                    5.5972   9.6410   1.0500   2.2844   2.4996 &  19.5185 r
  data arrival time                                                                                                 19.5185

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.5185
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.6185

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9294 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9294 

  slack (with derating applied) (VIOLATED)                                                              -11.6185 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.6890 



  Startpoint: mprj/o_FF[174]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8786   1.0500   0.0000   1.3293 &   6.9321 r
  mprj/o_FF[174]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5247   1.0500            2.1536 &   9.0857 r
  mprj/o_q[174] (net)                                    2   0.0148 
  mprj/o_dly[174]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0943   0.5247   1.0500   0.0375   0.0395 &   9.1252 r
  mprj/o_dly[174]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.3852   1.0500            2.5071 &  11.6323 r
  mprj/o_q_dly[174] (net)                                2   0.0456 
  mprj/o_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2774   1.3852   1.0500   0.1131   0.1201 &  11.7524 r
  mprj/o_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          12.3933   1.0500            7.4372 &  19.1896 r
  mprj/io_oeb[37] (net)                                  1   0.4298 
  mprj/io_oeb[37] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.1896 r
  io_oeb[37] (net) 
  io_oeb[37] (out)                                                    0.0000  12.4065   1.0500   0.0000   0.2683 &  19.4579 r
  data arrival time                                                                                                 19.4579

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.4579
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.5579

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9266 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9266 

  slack (with derating applied) (VIOLATED)                                                              -11.5579 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.6313 



  Startpoint: mprj/o_FF[30]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7922   1.0500   0.0000   0.6814 &   6.2842 r
  mprj/o_FF[30]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2415   1.0500            1.9643 &   8.2485 r
  mprj/o_q[30] (net)                                     1   0.0037 
  mprj/o_dly[30]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2415   1.0500   0.0000   0.0000 &   8.2485 r
  mprj/o_dly[30]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.9138   1.0500            2.1818 &  10.4304 r
  mprj/o_q_dly[30] (net)                                 2   0.0282 
  mprj/o_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.6167   0.9138   1.0500   0.2513   0.2644 &  10.6947 r
  mprj/o_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.5287   1.0500            5.8554 &  16.5502 r
  mprj/wbs_dat_o[30] (net)                               1   0.3322 
  mprj/wbs_dat_o[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  16.5502 r
  wbs_dat_o[30] (net) 
  wbs_dat_o[30] (out)                                                 6.3937   9.5314   1.0500   2.6047   2.8366 &  19.3868 r
  data arrival time                                                                                                 19.3868

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.3868
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.4868

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9232 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9232 

  slack (with derating applied) (VIOLATED)                                                              -11.4868 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.5636 



  Startpoint: mprj/o_FF[100]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7657   1.0500   0.0000   0.4335 &   6.0363 r
  mprj/o_FF[100]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3055   1.0500            2.0083 &   8.0446 r
  mprj/o_q[100] (net)                                    1   0.0063 
  mprj/o_dly[100]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3055   1.0500   0.0000   0.0001 &   8.0447 r
  mprj/o_dly[100]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9607   1.0500            2.2199 &  10.2645 r
  mprj/o_q_dly[100] (net)                                2   0.0299 
  mprj/o_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.9607   1.0500   0.0000   0.0006 &  10.2651 r
  mprj/o_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          12.7732   1.0500            7.6610 &  17.9261 r
  mprj/io_out[1] (net)                                   1   0.4440 
  mprj/io_out[1] (user_proj_example)                                           0.0000   1.0500            0.0000 &  17.9261 r
  io_out[1] (net) 
  io_out[1] (out)                                                     2.7868  12.7832   1.0500   1.1336   1.4306 &  19.3567 r
  data arrival time                                                                                                 19.3567

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.3567
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.4567

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9217 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9217 

  slack (with derating applied) (VIOLATED)                                                              -11.4567 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.5349 



  Startpoint: mprj/o_FF[128]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8851   1.0500   0.0000   1.2767 &   6.8795 r
  mprj/o_FF[128]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4576   1.0500            2.1107 &   8.9902 r
  mprj/o_q[128] (net)                                    2   0.0122 
  mprj/o_dly[128]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.4576   1.0500   0.0000   0.0001 &   8.9904 r
  mprj/o_dly[128]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8217   1.0500            2.1565 &  11.1469 r
  mprj/o_q_dly[128] (net)                                2   0.0247 
  mprj/o_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.8217   1.0500   0.0000   0.0004 &  11.1473 r
  mprj/o_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.1552   1.0500            6.1987 &  17.3460 r
  mprj/io_out[29] (net)                                  1   0.3539 
  mprj/io_out[29] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.3460 r
  io_out[29] (net) 
  io_out[29] (out)                                                    4.4211  10.1585   1.0500   1.7956   2.0078 &  19.3538 r
  data arrival time                                                                                                 19.3538

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.3538
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.4538

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9216 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9216 

  slack (with derating applied) (VIOLATED)                                                              -11.4538 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.5322 



  Startpoint: mprj/o_FF[67]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[35]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8852   1.0500   0.0000   1.2330 &   6.8358 r
  mprj/o_FF[67]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.7912   1.0500            2.3170 &   9.1528 r
  mprj/o_q[67] (net)                                     2   0.0247 
  mprj/o_dly[67]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1291   0.7912   1.0500   0.0505   0.0536 &   9.2064 r
  mprj/o_dly[67]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3044   1.0500            1.8373 &  11.0437 r
  mprj/o_q_dly[67] (net)                                 1   0.0049 
  mprj/o_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3044   1.0500   0.0000   0.0001 &  11.0437 r
  mprj/o_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.0764   1.0500            5.5201 &  16.5638 r
  mprj/la_data_out[35] (net)                             1   0.3162 
  mprj/la_data_out[35] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.5638 r
  la_data_out[35] (net) 
  la_data_out[35] (out)                                               6.0834   9.0791   1.0500   2.4783   2.6992 &  19.2630 r
  data arrival time                                                                                                 19.2630

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.2630
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.3630

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9173 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9173 

  slack (with derating applied) (VIOLATED)                                                              -11.3630 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.4457 



  Startpoint: mprj/o_FF[73]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[41]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8854   1.0500   0.0000   1.2321 &   6.8349 r
  mprj/o_FF[73]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.7550   1.0500            2.2958 &   9.1307 r
  mprj/o_q[73] (net)                                     2   0.0234 
  mprj/o_dly[73]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.4467   0.7550   1.0500   0.1759   0.1851 &   9.3158 r
  mprj/o_dly[73]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5506   1.0500            2.0080 &  11.3238 r
  mprj/o_q_dly[73] (net)                                 2   0.0144 
  mprj/o_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0081   0.5506   1.0500   0.0033   0.0036 &  11.3274 r
  mprj/o_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.4658   1.0500            5.7728 &  17.1002 r
  mprj/la_data_out[41] (net)                             1   0.3294 
  mprj/la_data_out[41] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.1002 r
  la_data_out[41] (net) 
  la_data_out[41] (out)                                               4.7682   9.4688   1.0500   1.9313   2.1338 &  19.2340 r
  data arrival time                                                                                                 19.2340

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.2340
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.3340

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9159 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9159 

  slack (with derating applied) (VIOLATED)                                                              -11.3340 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.4181 



  Startpoint: mprj/o_FF[131]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8785   1.0500   0.0000   1.3293 &   6.9321 r
  mprj/o_FF[131]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4472   1.0500            2.1039 &   9.0361 r
  mprj/o_q[131] (net)                                    2   0.0118 
  mprj/o_dly[131]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1128   0.4472   1.0500   0.0435   0.0458 &   9.0819 r
  mprj/o_dly[131]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8312   1.0500            2.1608 &  11.2427 r
  mprj/o_q_dly[131] (net)                                2   0.0251 
  mprj/o_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.8312   1.0500   0.0000   0.0004 &  11.2431 r
  mprj/o_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.8149   1.0500            6.5423 &  17.7854 r
  mprj/io_out[32] (net)                                  1   0.3758 
  mprj/io_out[32] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.7854 r
  io_out[32] (net) 
  io_out[32] (out)                                                    2.7469  10.8217   1.0500   1.1211   1.3566 &  19.1420 r
  data arrival time                                                                                                 19.1420

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.1420
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.2420

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9115 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9115 

  slack (with derating applied) (VIOLATED)                                                              -11.2420 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.3305 



  Startpoint: mprj/o_FF[15]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7609   1.0500   0.0000   0.4224 &   6.0252 r
  mprj/o_FF[15]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2339   1.0500            1.9585 &   7.9837 r
  mprj/o_q[15] (net)                                     1   0.0034 
  mprj/o_dly[15]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2339   1.0500   0.0000   0.0000 &   7.9837 r
  mprj/o_dly[15]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6623   1.0500            2.0243 &  10.0080 r
  mprj/o_q_dly[15] (net)                                 2   0.0187 
  mprj/o_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0712   0.6623   1.0500   0.0281   0.0297 &  10.0377 r
  mprj/o_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.6624   1.0500            5.8987 &  15.9364 r
  mprj/wbs_dat_o[15] (net)                               1   0.3364 
  mprj/wbs_dat_o[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  15.9364 r
  wbs_dat_o[15] (net) 
  wbs_dat_o[15] (out)                                                 6.9792   9.6655   1.0500   2.8564   3.1116 &  19.0480 r
  data arrival time                                                                                                 19.0480

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.0480
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.1480

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9070 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9070 

  slack (with derating applied) (VIOLATED)                                                              -11.1480 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.2410 



  Startpoint: mprj/o_FF[145]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8032   1.0500   0.0000   0.5724 &   6.1752 r
  mprj/o_FF[145]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4777   1.0500            2.1222 &   8.2974 r
  mprj/o_q[145] (net)                                    2   0.0130 
  mprj/o_dly[145]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0612   0.4777   1.0500   0.0244   0.0257 &   8.3232 r
  mprj/o_dly[145]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.7819   1.0500            2.1350 &  10.4582 r
  mprj/o_q_dly[145] (net)                                2   0.0232 
  mprj/o_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0945   0.7819   1.0500   0.0375   0.0397 &  10.4979 r
  mprj/o_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.1109   1.0500            6.1817 &  16.6796 r
  mprj/io_oeb[8] (net)                                   1   0.3528 
  mprj/io_oeb[8] (user_proj_example)                                           0.0000   1.0500            0.0000 &  16.6796 r
  io_oeb[8] (net) 
  io_oeb[8] (out)                                                     5.0923  10.1134   1.0500   2.0827   2.2910 &  18.9706 r
  data arrival time                                                                                                 18.9706

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.9706
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.0706

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9034 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9034 

  slack (with derating applied) (VIOLATED)                                                              -11.0706 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.1673 



  Startpoint: mprj/o_FF[103]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7862   1.0500   0.0000   0.5068 &   6.1096 r
  mprj/o_FF[103]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2600   1.0500            1.9770 &   8.0867 r
  mprj/o_q[103] (net)                                    1   0.0045 
  mprj/o_dly[103]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2600   1.0500   0.0000   0.0000 &   8.0867 r
  mprj/o_dly[103]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8745   1.0500            2.1603 &  10.2470 r
  mprj/o_q_dly[103] (net)                                2   0.0267 
  mprj/o_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0672   0.8745   1.0500   0.0258   0.0276 &  10.2747 r
  mprj/o_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.5614   1.0500            6.9860 &  17.2607 r
  mprj/io_out[4] (net)                                   1   0.4024 
  mprj/io_out[4] (user_proj_example)                                           0.0000   1.0500            0.0000 &  17.2607 r
  io_out[4] (net) 
  io_out[4] (out)                                                     3.5508  11.5675   1.0500   1.4382   1.6872 &  18.9479 r
  data arrival time                                                                                                 18.9479

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.9479
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.0479

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9023 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9023 

  slack (with derating applied) (VIOLATED)                                                              -11.0479 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.1456 



  Startpoint: mprj/o_FF[164]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8839   1.0500   0.0000   1.2442 &   6.8470 r
  mprj/o_FF[164]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3249   1.0500            2.0237 &   8.8707 r
  mprj/o_q[164] (net)                                    1   0.0071 
  mprj/o_dly[164]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3249   1.0500   0.0000   0.0001 &   8.8708 r
  mprj/o_dly[164]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9529   1.0500            2.2179 &  11.0887 r
  mprj/o_q_dly[164] (net)                                2   0.0296 
  mprj/o_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0905   0.9529   1.0500   0.0354   0.0377 &  11.1264 r
  mprj/o_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.0409   1.0500            5.5798 &  16.7062 r
  mprj/io_oeb[27] (net)                                  1   0.3151 
  mprj/io_oeb[27] (user_proj_example)                                          0.0000   1.0500            0.0000 &  16.7062 r
  io_oeb[27] (net) 
  io_oeb[27] (out)                                                    5.0757   9.0433   1.0500   2.0321   2.2304 &  18.9367 r
  data arrival time                                                                                                 18.9367

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.9367
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.0367

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9017 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9017 

  slack (with derating applied) (VIOLATED)                                                              -11.0367 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.1349 



  Startpoint: mprj/o_FF[84]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[52]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8846   1.0500   0.0000   1.2843 &   6.8871 r
  mprj/o_FF[84]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.7786   1.0500            2.3096 &   9.1967 r
  mprj/o_q[84] (net)                                     2   0.0243 
  mprj/o_dly[84]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.6911   0.7786   1.0500   0.2844   0.2990 &   9.4957 r
  mprj/o_dly[84]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7675   1.0500            2.1504 &  11.6461 r
  mprj/o_q_dly[84] (net)                                 2   0.0227 
  mprj/o_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.7675   1.0500   0.0000   0.0003 &  11.6464 r
  mprj/o_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.8294   1.0500            5.4406 &  17.0871 r
  mprj/la_data_out[52] (net)                             1   0.3076 
  mprj/la_data_out[52] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.0871 r
  la_data_out[52] (net) 
  la_data_out[52] (out)                                               3.7056   8.8319   1.0500   1.5019   1.6721 &  18.7591 r
  data arrival time                                                                                                 18.7591

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.7591
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.8591

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8933 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8933 

  slack (with derating applied) (VIOLATED)                                                              -10.8591 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.9658 



  Startpoint: mprj/o_FF[74]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[42]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8846   1.0500   0.0000   1.2843 &   6.8871 r
  mprj/o_FF[74]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.7451   1.0500            2.2900 &   9.1771 r
  mprj/o_q[74] (net)                                     2   0.0231 
  mprj/o_dly[74]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.4803   0.7451   1.0500   0.1843   0.1939 &   9.3710 r
  mprj/o_dly[74]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6010   1.0500            2.0412 &  11.4121 r
  mprj/o_q_dly[74] (net)                                 2   0.0164 
  mprj/o_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1833   0.6010   1.0500   0.0717   0.0755 &  11.4876 r
  mprj/o_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.6262   1.0500            5.3008 &  16.7884 r
  mprj/la_data_out[42] (net)                             1   0.3000 
  mprj/la_data_out[42] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.7884 r
  la_data_out[42] (net) 
  la_data_out[42] (out)                                               4.3571   8.6287   1.0500   1.7819   1.9661 &  18.7545 r
  data arrival time                                                                                                 18.7545

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.7545
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.8545

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8931 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8931 

  slack (with derating applied) (VIOLATED)                                                              -10.8545 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.9615 



  Startpoint: mprj/o_FF[130]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8845   1.0500   0.0000   1.2945 &   6.8973 r
  mprj/o_FF[130]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3852   1.0500            2.0643 &   8.9616 r
  mprj/o_q[130] (net)                                    2   0.0094 
  mprj/o_dly[130]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3852   1.0500   0.0000   0.0001 &   8.9617 r
  mprj/o_dly[130]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.7520   1.0500            2.1032 &  11.0650 r
  mprj/o_q_dly[130] (net)                                2   0.0221 
  mprj/o_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.7520   1.0500   0.0000   0.0003 &  11.0653 r
  mprj/o_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.3632   1.0500            6.2843 &  17.3495 r
  mprj/io_out[31] (net)                                  1   0.3602 
  mprj/io_out[31] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.3495 r
  io_out[31] (net) 
  io_out[31] (out)                                                    2.8601  10.3690   1.0500   1.1478   1.3660 &  18.7155 r
  data arrival time                                                                                                 18.7155

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.7155
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.8155

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8912 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8912 

  slack (with derating applied) (VIOLATED)                                                              -10.8155 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.9243 



  Startpoint: mprj/o_FF[129]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8851   1.0500   0.0000   1.2767 &   6.8795 r
  mprj/o_FF[129]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4759   1.0500            2.1224 &   9.0019 r
  mprj/o_q[129] (net)                                    2   0.0129 
  mprj/o_dly[129]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0204   0.4759   1.0500   0.0083   0.0089 &   9.0108 r
  mprj/o_dly[129]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8292   1.0500            2.1638 &  11.1745 r
  mprj/o_q_dly[129] (net)                                2   0.0250 
  mprj/o_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.8292   1.0500   0.0000   0.0005 &  11.1750 r
  mprj/o_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.4262   1.0500            6.3380 &  17.5131 r
  mprj/io_out[30] (net)                                  1   0.3628 
  mprj/io_out[30] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.5131 r
  io_out[30] (net) 
  io_out[30] (out)                                                    2.4398  10.4311   1.0500   0.9945   1.1928 &  18.7059 r
  data arrival time                                                                                                 18.7059

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.7059
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.8059

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8908 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8908 

  slack (with derating applied) (VIOLATED)                                                              -10.8059 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.9151 



  Startpoint: mprj/o_FF[106]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7860   1.0500   0.0000   0.6640 &   6.2668 r
  mprj/o_FF[106]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.6787   1.0500            2.2495 &   8.5163 r
  mprj/o_q[106] (net)                                    2   0.0207 
  mprj/o_dly[106]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0320   0.6787   1.0500   0.0131   0.0140 &   8.5303 r
  mprj/o_dly[106]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9839   1.0500            2.2776 &  10.8079 r
  mprj/o_q_dly[106] (net)                                2   0.0308 
  mprj/o_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1341   0.9839   1.0500   0.0588   0.0622 &  10.8702 r
  mprj/o_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.0666   1.0500            6.1593 &  17.0294 r
  mprj/io_out[7] (net)                                   1   0.3507 
  mprj/io_out[7] (user_proj_example)                                           0.0000   1.0500            0.0000 &  17.0294 r
  io_out[7] (net) 
  io_out[7] (out)                                                     3.4656  10.0706   1.0500   1.3981   1.5974 &  18.6269 r
  data arrival time                                                                                                 18.6269

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.6269
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.7269

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8870 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8870 

  slack (with derating applied) (VIOLATED)                                                              -10.7269 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.8399 



  Startpoint: mprj/o_FF[135]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8788   1.0500   0.0000   1.3286 &   6.9314 r
  mprj/o_FF[135]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5666   1.0500            2.1804 &   9.1118 r
  mprj/o_q[135] (net)                                    2   0.0164 
  mprj/o_dly[135]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.5666   1.0500   0.0000   0.0002 &   9.1121 r
  mprj/o_dly[135]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.1127   1.0500            2.3505 &  11.4626 r
  mprj/o_q_dly[135] (net)                                2   0.0356 
  mprj/o_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0516   1.1127   1.0500   0.0207   0.0228 &  11.4853 r
  mprj/o_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.4071   1.0500            6.8623 &  18.3476 r
  mprj/io_out[36] (net)                                  1   0.3951 
  mprj/io_out[36] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.3476 r
  io_out[36] (net) 
  io_out[36] (out)                                                    0.0000  11.4205   1.0500   0.0000   0.2498 &  18.5975 r
  data arrival time                                                                                                 18.5975

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.5975
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.6975

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8856 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8856 

  slack (with derating applied) (VIOLATED)                                                              -10.6975 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.8119 



  Startpoint: mprj/o_FF[94]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[62]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8747   1.0500   0.0000   1.3421 &   6.9449 r
  mprj/o_FF[94]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6545   1.0500            2.2366 &   9.1815 r
  mprj/o_q[94] (net)                                     2   0.0198 
  mprj/o_dly[94]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0732   0.6545   1.0500   0.0295   0.0313 &   9.2128 r
  mprj/o_dly[94]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5488   1.0500            2.0013 &  11.2140 r
  mprj/o_q_dly[94] (net)                                 2   0.0143 
  mprj/o_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0888   0.5488   1.0500   0.0346   0.0365 &  11.2506 r
  mprj/o_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.5681   1.0500            5.8221 &  17.0727 r
  mprj/la_data_out[62] (net)                             1   0.3326 
  mprj/la_data_out[62] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.0727 r
  la_data_out[62] (net) 
  la_data_out[62] (out)                                               2.8829   9.5721   1.0500   1.1685   1.3528 &  18.4255 r
  data arrival time                                                                                                 18.4255

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.4255
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.5255

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8774 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8774 

  slack (with derating applied) (VIOLATED)                                                              -10.5255 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.6481 



  Startpoint: mprj/o_FF[92]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[60]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.9063   1.0500   0.0000   1.3615 &   6.9643 r
  mprj/o_FF[92]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5982   1.0500            2.2011 &   9.1654 r
  mprj/o_q[92] (net)                                     2   0.0176 
  mprj/o_dly[92]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0902   0.5982   1.0500   0.0365   0.0385 &   9.2039 r
  mprj/o_dly[92]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5625   1.0500            2.0073 &  11.2112 r
  mprj/o_q_dly[92] (net)                                 2   0.0149 
  mprj/o_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1152   0.5625   1.0500   0.0462   0.0487 &  11.2599 r
  mprj/o_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.3233   1.0500            5.6911 &  16.9509 r
  mprj/la_data_out[60] (net)                             1   0.3243 
  mprj/la_data_out[60] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.9509 r
  la_data_out[60] (net) 
  la_data_out[60] (out)                                               3.1102   9.3268   1.0500   1.2561   1.4344 &  18.3854 r
  data arrival time                                                                                                 18.3854

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.3854
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.4854

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8755 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8755 

  slack (with derating applied) (VIOLATED)                                                              -10.4853 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.6099 



  Startpoint: mprj/o_FF[68]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[36]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8852   1.0500   0.0000   1.2331 &   6.8359 r
  mprj/o_FF[68]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.8632   1.0500            2.3590 &   9.1949 r
  mprj/o_q[68] (net)                                     2   0.0273 
  mprj/o_dly[68]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.3746   0.8632   1.0500   0.1462   0.1541 &   9.3490 r
  mprj/o_dly[68]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3025   1.0500            1.8398 &  11.1887 r
  mprj/o_q_dly[68] (net)                                 1   0.0048 
  mprj/o_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0018   0.3025   1.0500   0.0007   0.0008 &  11.1896 r
  mprj/o_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.4736   1.0500            5.1733 &  16.3628 r
  mprj/la_data_out[36] (net)                             1   0.2950 
  mprj/la_data_out[36] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.3628 r
  la_data_out[36] (net) 
  la_data_out[36] (out)                                               4.4227   8.4760   1.0500   1.8078   1.9892 &  18.3520 r
  data arrival time                                                                                                 18.3520

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.3520
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.4520

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8739 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8739 

  slack (with derating applied) (VIOLATED)                                                              -10.4520 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.5781 



  Startpoint: mprj/o_FF[88]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[56]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.9063   1.0500   0.0000   1.3832 &   6.9860 r
  mprj/o_FF[88]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.8421   1.0500            2.3470 &   9.3330 r
  mprj/o_q[88] (net)                                     2   0.0266 
  mprj/o_dly[88]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.7299   0.8421   1.0500   0.2970   0.3123 &   9.6453 r
  mprj/o_dly[88]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7586   1.0500            2.1485 &  11.7939 r
  mprj/o_q_dly[88] (net)                                 2   0.0224 
  mprj/o_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1149   0.7586   1.0500   0.0443   0.0469 &  11.8408 r
  mprj/o_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.6021   1.0500            5.2944 &  17.1352 r
  mprj/la_data_out[56] (net)                             1   0.2990 
  mprj/la_data_out[56] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.1352 r
  la_data_out[56] (net) 
  la_data_out[56] (out)                                               2.5460   8.6055   1.0500   1.0326   1.1913 &  18.3265 r
  data arrival time                                                                                                 18.3265

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.3265
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.4265

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8727 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8727 

  slack (with derating applied) (VIOLATED)                                                              -10.4265 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.5538 



  Startpoint: mprj/o_FF[171]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8787   1.0500   0.0000   1.3289 &   6.9317 r
  mprj/o_FF[171]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4713   1.0500            2.1194 &   9.0511 r
  mprj/o_q[171] (net)                                    2   0.0128 
  mprj/o_dly[171]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0897   0.4713   1.0500   0.0348   0.0367 &   9.0878 r
  mprj/o_dly[171]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.1918   1.0500            2.3852 &  11.4730 r
  mprj/o_q_dly[171] (net)                                2   0.0385 
  mprj/o_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0661   1.1918   1.0500   0.0261   0.0283 &  11.5013 r
  mprj/o_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.8955   1.0500            6.5875 &  18.0889 r
  mprj/io_oeb[34] (net)                                  1   0.3777 
  mprj/io_oeb[34] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.0889 r
  io_oeb[34] (net) 
  io_oeb[34] (out)                                                    0.0000  10.9063   1.0500   0.0000   0.2206 &  18.3095 r
  data arrival time                                                                                                 18.3095

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.3095
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.4095

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8719 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8719 

  slack (with derating applied) (VIOLATED)                                                              -10.4095 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.5376 



  Startpoint: mprj/o_FF[166]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8850   1.0500   0.0000   1.2682 &   6.8709 r
  mprj/o_FF[166]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5263   1.0500            2.1547 &   9.0257 r
  mprj/o_q[166] (net)                                    2   0.0149 
  mprj/o_dly[166]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1171   0.5263   1.0500   0.0477   0.0503 &   9.0759 r
  mprj/o_dly[166]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8375   1.0500            2.1761 &  11.2521 r
  mprj/o_q_dly[166] (net)                                2   0.0253 
  mprj/o_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.8375   1.0500   0.0000   0.0005 &  11.2525 r
  mprj/o_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.3676   1.0500            5.7312 &  16.9837 r
  mprj/io_oeb[29] (net)                                  1   0.3256 
  mprj/io_oeb[29] (user_proj_example)                                          0.0000   1.0500            0.0000 &  16.9837 r
  io_oeb[29] (net) 
  io_oeb[29] (out)                                                    2.7020   9.3719   1.0500   1.0970   1.2822 &  18.2659 r
  data arrival time                                                                                                 18.2659

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.2659
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.3659

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8698 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8698 

  slack (with derating applied) (VIOLATED)                                                              -10.3659 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.4961 



  Startpoint: mprj/o_FF[165]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8848   1.0500   0.0000   1.2488 &   6.8516 r
  mprj/o_FF[165]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4478   1.0500            2.1044 &   8.9560 r
  mprj/o_q[165] (net)                                    2   0.0119 
  mprj/o_dly[165]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0645   0.4478   1.0500   0.0258   0.0272 &   8.9833 r
  mprj/o_dly[165]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9415   1.0500            2.2286 &  11.2119 r
  mprj/o_q_dly[165] (net)                                2   0.0292 
  mprj/o_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0535   0.9415   1.0500   0.0219   0.0236 &  11.2355 r
  mprj/o_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.2582   1.0500            5.6874 &  16.9229 r
  mprj/io_oeb[28] (net)                                  1   0.3222 
  mprj/io_oeb[28] (user_proj_example)                                          0.0000   1.0500            0.0000 &  16.9229 r
  io_oeb[28] (net) 
  io_oeb[28] (out)                                                    2.7480   9.2620   1.0500   1.1144   1.2901 &  18.2130 r
  data arrival time                                                                                                 18.2130

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.2130
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.3130

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8673 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8673 

  slack (with derating applied) (VIOLATED)                                                              -10.3130 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.4457 



  Startpoint: mprj/o_FF[140]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7609   1.0500   0.0000   0.4223 &   6.0251 r
  mprj/o_FF[140]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2327   1.0500            1.9577 &   7.9827 r
  mprj/o_q[140] (net)                                    1   0.0034 
  mprj/o_dly[140]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2327   1.0500   0.0000   0.0000 &   7.9828 r
  mprj/o_dly[140]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.1043   1.0500            2.2972 &  10.2800 r
  mprj/o_q_dly[140] (net)                                2   0.0353 
  mprj/o_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.3385   1.1043   1.0500   0.1371   0.1448 &  10.4248 r
  mprj/o_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.8540   1.0500            6.5917 &  17.0164 r
  mprj/io_oeb[3] (net)                                   1   0.3774 
  mprj/io_oeb[3] (user_proj_example)                                           0.0000   1.0500            0.0000 &  17.0164 r
  io_oeb[3] (net) 
  io_oeb[3] (out)                                                     2.2728  10.8611   1.0500   0.9233   1.1527 &  18.1691 r
  data arrival time                                                                                                 18.1691

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.1691
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.2691

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8652 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8652 

  slack (with derating applied) (VIOLATED)                                                              -10.2691 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.4039 



  Startpoint: mprj/o_FF[82]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[50]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8848   1.0500   0.0000   1.2838 &   6.8866 r
  mprj/o_FF[82]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5769   1.0500            2.1871 &   9.0737 r
  mprj/o_q[82] (net)                                     2   0.0168 
  mprj/o_dly[82]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0943   0.5769   1.0500   0.0380   0.0401 &   9.1138 r
  mprj/o_dly[82]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8805   1.0500            2.2084 &  11.3222 r
  mprj/o_q_dly[82] (net)                                 2   0.0269 
  mprj/o_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1211   0.8805   1.0500   0.0474   0.0503 &  11.3725 r
  mprj/o_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.5162   1.0500            5.2713 &  16.6438 r
  mprj/la_data_out[50] (net)                             1   0.2966 
  mprj/la_data_out[50] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.6438 r
  la_data_out[50] (net) 
  la_data_out[50] (out)                                               3.2267   8.5187   1.0500   1.2998   1.4563 &  18.1000 r
  data arrival time                                                                                                 18.1000

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.1000
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.2000

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8619 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8619 

  slack (with derating applied) (VIOLATED)                                                              -10.2000 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.3381 



  Startpoint: mprj/o_FF[34]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7950   1.0500   0.0000   0.5461 &   6.1489 r
  mprj/o_FF[34]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3096   1.0500            2.0116 &   8.1605 r
  mprj/o_q[34] (net)                                     1   0.0065 
  mprj/o_dly[34]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0348   0.3096   1.0500   0.0140   0.0148 &   8.1753 r
  mprj/o_dly[34]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8441   1.0500            2.1488 &  10.3241 r
  mprj/o_q_dly[34] (net)                                 2   0.0256 
  mprj/o_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1962   0.8441   1.0500   0.0783   0.0827 &  10.4068 r
  mprj/o_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.7505   1.0500            5.4001 &  15.8069 r
  mprj/la_data_out[2] (net)                              1   0.3047 
  mprj/la_data_out[2] (user_proj_example)                                      0.0000   1.0500            0.0000 &  15.8069 r
  la_data_out[2] (net) 
  la_data_out[2] (out)                                                5.1128   8.7529   1.0500   2.0865   2.2833 &  18.0902 r
  data arrival time                                                                                                 18.0902

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.0902
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.1902

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8614 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8614 

  slack (with derating applied) (VIOLATED)                                                              -10.1902 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.3288 



  Startpoint: mprj/o_FF[107]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8020   1.0500   0.0000   0.5677 &   6.1705 r
  mprj/o_FF[107]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4689   1.0500            2.1166 &   8.2871 r
  mprj/o_q[107] (net)                                    2   0.0127 
  mprj/o_dly[107]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0925   0.4689   1.0500   0.0377   0.0397 &   8.3268 r
  mprj/o_dly[107]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8086   1.0500            2.1501 &  10.4768 r
  mprj/o_q_dly[107] (net)                                2   0.0242 
  mprj/o_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1030   0.8086   1.0500   0.0410   0.0435 &  10.5203 r
  mprj/o_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.1895   1.0500            5.6523 &  16.1726 r
  mprj/io_out[8] (net)                                   1   0.3203 
  mprj/io_out[8] (user_proj_example)                                           0.0000   1.0500            0.0000 &  16.1726 r
  io_out[8] (net) 
  io_out[8] (out)                                                     4.2437   9.1920   1.0500   1.7157   1.9001 &  18.0727 r
  data arrival time                                                                                                 18.0727

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.0727
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.1727

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8606 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8606 

  slack (with derating applied) (VIOLATED)                                                              -10.1727 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.3121 



  Startpoint: mprj/o_FF[109]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7950   1.0500   0.0000   0.5450 &   6.1478 r
  mprj/o_FF[109]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4033   1.0500            2.0745 &   8.2222 r
  mprj/o_q[109] (net)                                    2   0.0101 
  mprj/o_dly[109]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1234   0.4033   1.0500   0.0500   0.0526 &   8.2749 r
  mprj/o_dly[109]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8483   1.0500            2.1650 &  10.4399 r
  mprj/o_q_dly[109] (net)                                2   0.0257 
  mprj/o_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0403   0.8483   1.0500   0.0156   0.0169 &  10.4568 r
  mprj/o_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.8638   1.0500            5.4714 &  15.9281 r
  mprj/io_out[10] (net)                                  1   0.3090 
  mprj/io_out[10] (user_proj_example)                                          0.0000   1.0500            0.0000 &  15.9281 r
  io_out[10] (net) 
  io_out[10] (out)                                                    4.7492   8.8659   1.0500   1.9405   2.1247 &  18.0528 r
  data arrival time                                                                                                 18.0528

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.0528
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.1528

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8597 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8597 

  slack (with derating applied) (VIOLATED)                                                              -10.1528 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.2932 



  Startpoint: mprj/o_FF[70]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[38]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8860   1.0500   0.0000   1.2245 &   6.8273 r
  mprj/o_FF[70]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.8932   1.0500            2.3765 &   9.2038 r
  mprj/o_q[70] (net)                                     2   0.0284 
  mprj/o_dly[70]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.7633   0.8932   1.0500   0.3029   0.3186 &   9.5224 r
  mprj/o_dly[70]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2946   1.0500            1.8354 &  11.3578 r
  mprj/o_q_dly[70] (net)                                 1   0.0045 
  mprj/o_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2946   1.0500   0.0000   0.0000 &  11.3578 r
  mprj/o_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.2649   1.0500            5.0512 &  16.4090 r
  mprj/la_data_out[38] (net)                             1   0.2876 
  mprj/la_data_out[38] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.4090 r
  la_data_out[38] (net) 
  la_data_out[38] (out)                                               3.4411   8.2675   1.0500   1.3941   1.5544 &  17.9634 r
  data arrival time                                                                                                 17.9634

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.9634
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.0634

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8554 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8554 

  slack (with derating applied) (VIOLATED)                                                              -10.0634 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.2080 



  Startpoint: mprj/o_FF[75]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[43]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8847   1.0500   0.0000   1.2841 &   6.8869 r
  mprj/o_FF[75]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6957   1.0500            2.2612 &   9.1481 r
  mprj/o_q[75] (net)                                     2   0.0213 
  mprj/o_dly[75]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.4010   0.6957   1.0500   0.1591   0.1674 &   9.3155 r
  mprj/o_dly[75]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5977   1.0500            2.0362 &  11.3517 r
  mprj/o_q_dly[75] (net)                                 2   0.0162 
  mprj/o_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0684   0.5977   1.0500   0.0274   0.0290 &  11.3807 r
  mprj/o_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.2622   1.0500            5.0918 &  16.4725 r
  mprj/la_data_out[43] (net)                             1   0.2873 
  mprj/la_data_out[43] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.4725 r
  la_data_out[43] (net) 
  la_data_out[43] (out)                                               3.2572   8.2648   1.0500   1.3153   1.4735 &  17.9460 r
  data arrival time                                                                                                 17.9460

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.9460
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.0460

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8546 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8546 

  slack (with derating applied) (VIOLATED)                                                              -10.0460 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.1914 



  Startpoint: mprj/o_FF[76]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[44]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8847   1.0500   0.0000   1.2841 &   6.8869 r
  mprj/o_FF[76]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.7676   1.0500            2.3031 &   9.1900 r
  mprj/o_q[76] (net)                                     2   0.0239 
  mprj/o_dly[76]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.7071   0.7676   1.0500   0.2832   0.2977 &   9.4877 r
  mprj/o_dly[76]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6984   1.0500            2.1074 &  11.5951 r
  mprj/o_q_dly[76] (net)                                 2   0.0201 
  mprj/o_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3516   0.6984   1.0500   0.1318   0.1387 &  11.7337 r
  mprj/o_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.0408   1.0500            4.9755 &  16.7093 r
  mprj/la_data_out[44] (net)                             1   0.2796 
  mprj/la_data_out[44] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.7093 r
  la_data_out[44] (net) 
  la_data_out[44] (out)                                               2.6978   8.0433   1.0500   1.0893   1.2329 &  17.9421 r
  data arrival time                                                                                                 17.9421

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.9421
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.0421

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8544 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8544 

  slack (with derating applied) (VIOLATED)                                                              -10.0421 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.1878 



  Startpoint: mprj/o_FF[83]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[51]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8847   1.0500   0.0000   1.2840 &   6.8868 r
  mprj/o_FF[83]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.7168   1.0500            2.2735 &   9.1602 r
  mprj/o_q[83] (net)                                     2   0.0221 
  mprj/o_dly[83]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.3447   0.7168   1.0500   0.1408   0.1483 &   9.3085 r
  mprj/o_dly[83]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8152   1.0500            2.1762 &  11.4847 r
  mprj/o_q_dly[83] (net)                                 2   0.0245 
  mprj/o_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.8152   1.0500   0.0000   0.0004 &  11.4850 r
  mprj/o_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.3390   1.0500            5.1565 &  16.6415 r
  mprj/la_data_out[51] (net)                             1   0.2901 
  mprj/la_data_out[51] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.6415 r
  la_data_out[51] (net) 
  la_data_out[51] (out)                                               2.6958   8.3418   1.0500   1.0899   1.2399 &  17.8814 r
  data arrival time                                                                                                 17.8814

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.8814
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.9814

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8515 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8515 

  slack (with derating applied) (VIOLATED)                                                               -9.9814 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.1299 



  Startpoint: mprj/o_FF[19]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7861   1.0500   0.0000   0.6639 &   6.2667 r
  mprj/o_FF[19]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5030   1.0500            2.1381 &   8.4048 r
  mprj/o_q[19] (net)                                     2   0.0140 
  mprj/o_dly[19]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.5030   1.0500   0.0000   0.0002 &   8.4050 r
  mprj/o_dly[19]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5368   1.0500            1.9797 &  10.3847 r
  mprj/o_q_dly[19] (net)                                 2   0.0139 
  mprj/o_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1297   0.5368   1.0500   0.0530   0.0557 &  10.4404 r
  mprj/o_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.9284   1.0500            5.4729 &  15.9133 r
  mprj/wbs_dat_o[19] (net)                               1   0.3109 
  mprj/wbs_dat_o[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  15.9133 r
  wbs_dat_o[19] (net) 
  wbs_dat_o[19] (out)                                                 4.1126   8.9309   1.0500   1.6753   1.8553 &  17.7686 r
  data arrival time                                                                                                 17.7686

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.7686
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.8686

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8461 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8461 

  slack (with derating applied) (VIOLATED)                                                               -9.8686 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.0225 



  Startpoint: mprj/o_FF[16]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7608   1.0500   0.0000   0.4225 &   6.0253 r
  mprj/o_FF[16]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2933   1.0500            1.9997 &   8.0250 r
  mprj/o_q[16] (net)                                     1   0.0058 
  mprj/o_dly[16]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2933   1.0500   0.0000   0.0001 &   8.0250 r
  mprj/o_dly[16]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6444   1.0500            2.0211 &  10.0461 r
  mprj/o_q_dly[16] (net)                                 2   0.0180 
  mprj/o_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.6444   1.0500   0.0000   0.0003 &  10.0464 r
  mprj/o_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.2027   1.0500            5.6348 &  15.6812 r
  mprj/wbs_dat_o[16] (net)                               1   0.3203 
  mprj/wbs_dat_o[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  15.6812 r
  wbs_dat_o[16] (net) 
  wbs_dat_o[16] (out)                                                 4.5756   9.2058   1.0500   1.8710   2.0723 &  17.7534 r
  data arrival time                                                                                                 17.7534

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.7534
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.8534

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8454 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8454 

  slack (with derating applied) (VIOLATED)                                                               -9.8534 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.0080 



  Startpoint: mprj/o_FF[72]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[40]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8854   1.0500   0.0000   1.2321 &   6.8349 r
  mprj/o_FF[72]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.9059   1.0500            2.3839 &   9.2188 r
  mprj/o_q[72] (net)                                     2   0.0289 
  mprj/o_dly[72]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.6524   0.9059   1.0500   0.2670   0.2808 &   9.4996 r
  mprj/o_dly[72]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4432   1.0500            1.9445 &  11.4442 r
  mprj/o_q_dly[72] (net)                                 2   0.0102 
  mprj/o_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0837   0.4432   1.0500   0.0339   0.0357 &  11.4798 r
  mprj/o_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.0452   1.0500            4.9448 &  16.4247 r
  mprj/la_data_out[40] (net)                             1   0.2797 
  mprj/la_data_out[40] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.4247 r
  la_data_out[40] (net) 
  la_data_out[40] (out)                                               2.9180   8.0478   1.0500   1.1753   1.3243 &  17.7489 r
  data arrival time                                                                                                 17.7489

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.7489
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.8489

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8452 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8452 

  slack (with derating applied) (VIOLATED)                                                               -9.8489 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.0037 



  Startpoint: mprj/o_FF[91]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[59]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.9063   1.0500   0.0000   1.3615 &   6.9643 r
  mprj/o_FF[91]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6776   1.0500            2.2509 &   9.2153 r
  mprj/o_q[91] (net)                                     2   0.0207 
  mprj/o_dly[91]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1616   0.6776   1.0500   0.0653   0.0688 &   9.2841 r
  mprj/o_dly[91]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6327   1.0500            2.0586 &  11.3426 r
  mprj/o_q_dly[91] (net)                                 2   0.0176 
  mprj/o_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0659   0.6327   1.0500   0.0263   0.0278 &  11.3705 r
  mprj/o_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.7626   1.0500            5.3732 &  16.7437 r
  mprj/la_data_out[59] (net)                             1   0.3045 
  mprj/la_data_out[59] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.7437 r
  la_data_out[59] (net) 
  la_data_out[59] (out)                                               2.0626   8.7661   1.0500   0.8409   0.9949 &  17.7385 r
  data arrival time                                                                                                 17.7385

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.7385
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.8385

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8447 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8447 

  slack (with derating applied) (VIOLATED)                                                               -9.8385 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.9938 



  Startpoint: mprj/o_FF[50]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7950   1.0500   0.0000   0.5486 &   6.1514 r
  mprj/o_FF[50]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5395   1.0500            2.1616 &   8.3130 r
  mprj/o_q[50] (net)                                     2   0.0154 
  mprj/o_dly[50]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.5395   1.0500   0.0000   0.0002 &   8.3132 r
  mprj/o_dly[50]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5317   1.0500            1.9816 &  10.2948 r
  mprj/o_q_dly[50] (net)                                 2   0.0137 
  mprj/o_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0197   0.5317   1.0500   0.0077   0.0082 &  10.3030 r
  mprj/o_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.8670   1.0500            4.8613 &  15.1642 r
  mprj/la_data_out[18] (net)                             1   0.2735 
  mprj/la_data_out[18] (user_proj_example)                                     0.0000   1.0500            0.0000 &  15.1642 r
  la_data_out[18] (net) 
  la_data_out[18] (out)                                               5.8011   7.8692   1.0500   2.3633   2.5603 &  17.7245 r
  data arrival time                                                                                                 17.7245

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.7245
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.8245

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8440 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8440 

  slack (with derating applied) (VIOLATED)                                                               -9.8245 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.9805 



  Startpoint: mprj/o_FF[38]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8810   1.0500   0.0000   1.0347 &   6.6375 r
  mprj/o_FF[38]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4102   1.0500            2.0803 &   8.7178 r
  mprj/o_q[38] (net)                                     2   0.0104 
  mprj/o_dly[38]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0519   0.4102   1.0500   0.0206   0.0218 &   8.7396 r
  mprj/o_dly[38]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6856   1.0500            2.0656 &  10.8052 r
  mprj/o_q_dly[38] (net)                                 2   0.0196 
  mprj/o_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.6856   1.0500   0.0000   0.0003 &  10.8054 r
  mprj/o_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.8641   1.0500            4.8661 &  15.6715 r
  mprj/la_data_out[6] (net)                              1   0.2731 
  mprj/la_data_out[6] (user_proj_example)                                      0.0000   1.0500            0.0000 &  15.6715 r
  la_data_out[6] (net) 
  la_data_out[6] (out)                                                4.6161   7.8670   1.0500   1.8659   2.0483 &  17.7198 r
  data arrival time                                                                                                 17.7198

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.7198
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.8198

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8438 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8438 

  slack (with derating applied) (VIOLATED)                                                               -9.8198 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.9760 



  Startpoint: mprj/o_FF[98]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8655   1.0500   0.0000   1.3583 &   6.9611 r
  mprj/o_FF[98]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6057   1.0500            2.2052 &   9.1663 r
  mprj/o_q[98] (net)                                     2   0.0179 
  mprj/o_dly[98]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.6057   1.0500   0.0000   0.0003 &   9.1666 r
  mprj/o_dly[98]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6116   1.0500            2.0404 &  11.2070 r
  mprj/o_q_dly[98] (net)                                 2   0.0168 
  mprj/o_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1318   0.6116   1.0500   0.0531   0.0560 &  11.2629 r
  mprj/o_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.8549   1.0500            5.4179 &  16.6808 r
  mprj/irq[2] (net)                                      1   0.3075 
  mprj/irq[2] (user_proj_example)                                              0.0000   1.0500            0.0000 &  16.6808 r
  user_irq[2] (net) 
  user_irq[2] (out)                                                   1.8899   8.8590   1.0500   0.7682   0.9275 &  17.6083 r
  data arrival time                                                                                                 17.6083

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.6083
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.7083

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8385 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8385 

  slack (with derating applied) (VIOLATED)                                                               -9.7083 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.8698 



  Startpoint: mprj/o_FF[97]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8655   1.0500   0.0000   1.3582 &   6.9610 r
  mprj/o_FF[97]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6520   1.0500            2.2348 &   9.1959 r
  mprj/o_q[97] (net)                                     2   0.0197 
  mprj/o_dly[97]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2011   0.6520   1.0500   0.0821   0.0864 &   9.2823 r
  mprj/o_dly[97]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5485   1.0500            2.0009 &  11.2832 r
  mprj/o_q_dly[97] (net)                                 2   0.0143 
  mprj/o_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0560   0.5485   1.0500   0.0208   0.0220 &  11.3052 r
  mprj/o_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.8230   1.0500            5.3912 &  16.6964 r
  mprj/irq[1] (net)                                      1   0.3063 
  mprj/irq[1] (user_proj_example)                                              0.0000   1.0500            0.0000 &  16.6964 r
  user_irq[1] (net) 
  user_irq[1] (out)                                                   1.7681   8.8272   1.0500   0.7172   0.8748 &  17.5711 r
  data arrival time                                                                                                 17.5711

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.5711
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.6711

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8367 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8367 

  slack (with derating applied) (VIOLATED)                                                               -9.6711 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.8344 



  Startpoint: mprj/o_FF[27]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8020   1.0500   0.0000   0.7182 &   6.3209 r
  mprj/o_FF[27]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5070   1.0500            2.1409 &   8.4619 r
  mprj/o_q[27] (net)                                     2   0.0141 
  mprj/o_dly[27]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0901   0.5070   1.0500   0.0364   0.0384 &   8.5003 r
  mprj/o_dly[27]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.9995   1.0500            2.2728 &  10.7731 r
  mprj/o_q_dly[27] (net)                                 2   0.0314 
  mprj/o_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2078   0.9995   1.0500   0.0828   0.0876 &  10.8607 r
  mprj/o_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.6440   1.0500            5.3479 &  16.2086 r
  mprj/wbs_dat_o[27] (net)                               1   0.3009 
  mprj/wbs_dat_o[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  16.2086 r
  wbs_dat_o[27] (net) 
  wbs_dat_o[27] (out)                                                 2.9324   8.6469   1.0500   1.1836   1.3414 &  17.5501 r
  data arrival time                                                                                                 17.5501

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.5501
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.6501

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8357 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8357 

  slack (with derating applied) (VIOLATED)                                                               -9.6501 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.8143 



  Startpoint: mprj/o_FF[99]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7412   1.0500   0.0000   0.3517 &   5.9545 r
  mprj/o_FF[99]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4348   1.0500            2.0937 &   8.0482 r
  mprj/o_q[99] (net)                                     2   0.0114 
  mprj/o_dly[99]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0800   0.4348   1.0500   0.0323   0.0341 &   8.0823 r
  mprj/o_dly[99]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7194   1.0500            2.0904 &  10.1727 r
  mprj/o_q_dly[99] (net)                                 2   0.0209 
  mprj/o_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.7194   1.0500   0.0000   0.0003 &  10.1730 r
  mprj/o_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           11.9210   1.0500            7.1087 &  17.2817 r
  mprj/io_out[0] (net)                                   1   0.4124 
  mprj/io_out[0] (user_proj_example)                                           0.0000   1.0500            0.0000 &  17.2817 r
  io_out[0] (net) 
  io_out[0] (out)                                                     0.0000  11.9351   1.0500   0.0000   0.2609 &  17.5426 r
  data arrival time                                                                                                 17.5426

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.5426
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.6426

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8354 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8354 

  slack (with derating applied) (VIOLATED)                                                               -9.6426 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.8072 



  Startpoint: mprj/o_FF[40]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8782   1.0500   0.0000   1.0214 &   6.6242 r
  mprj/o_FF[40]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2901   1.0500            1.9995 &   8.6237 r
  mprj/o_q[40] (net)                                     1   0.0057 
  mprj/o_dly[40]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2901   1.0500   0.0000   0.0000 &   8.6237 r
  mprj/o_dly[40]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7936   1.0500            2.1151 &  10.7388 r
  mprj/o_q_dly[40] (net)                                 2   0.0237 
  mprj/o_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2188   0.7936   1.0500   0.0877   0.0924 &  10.8311 r
  mprj/o_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.6360   1.0500            4.7482 &  15.5794 r
  mprj/la_data_out[8] (net)                              1   0.2653 
  mprj/la_data_out[8] (user_proj_example)                                      0.0000   1.0500            0.0000 &  15.5794 r
  la_data_out[8] (net) 
  la_data_out[8] (out)                                                4.0115   7.6387   1.0500   1.6396   1.8048 &  17.3842 r
  data arrival time                                                                                                 17.3842

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.3842
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.4842

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8278 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8278 

  slack (with derating applied) (VIOLATED)                                                               -9.4842 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.6564 



  Startpoint: mprj/o_FF[77]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[45]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.9063   1.0500   0.0000   1.3830 &   6.9858 r
  mprj/o_FF[77]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5805   1.0500            2.1898 &   9.1756 r
  mprj/o_q[77] (net)                                     2   0.0170 
  mprj/o_dly[77]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2650   0.5805   1.0500   0.1071   0.1127 &   9.2883 r
  mprj/o_dly[77]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7013   1.0500            2.0985 &  11.3868 r
  mprj/o_q_dly[77] (net)                                 2   0.0202 
  mprj/o_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1875   0.7013   1.0500   0.0737   0.0777 &  11.4645 r
  mprj/o_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.0438   1.0500            4.9735 &  16.4380 r
  mprj/la_data_out[45] (net)                             1   0.2795 
  mprj/la_data_out[45] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.4380 r
  la_data_out[45] (net) 
  la_data_out[45] (out)                                               1.9405   8.0466   1.0500   0.7917   0.9233 &  17.3612 r
  data arrival time                                                                                                 17.3612

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.3612
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.4612

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8267 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8267 

  slack (with derating applied) (VIOLATED)                                                               -9.4612 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.6345 



  Startpoint: mprj/o_FF[39]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8819   1.0500   0.0000   1.0392 &   6.6419 r
  mprj/o_FF[39]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3377   1.0500            2.0325 &   8.6744 r
  mprj/o_q[39] (net)                                     1   0.0076 
  mprj/o_dly[39]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0972   0.3377   1.0500   0.0389   0.0409 &   8.7153 r
  mprj/o_dly[39]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7526   1.0500            2.0967 &  10.8121 r
  mprj/o_q_dly[39] (net)                                 2   0.0221 
  mprj/o_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.7526   1.0500   0.0000   0.0003 &  10.8124 r
  mprj/o_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.5114   1.0500            4.6711 &  15.4835 r
  mprj/la_data_out[7] (net)                              1   0.2608 
  mprj/la_data_out[7] (user_proj_example)                                      0.0000   1.0500            0.0000 &  15.4835 r
  la_data_out[7] (net) 
  la_data_out[7] (out)                                                4.1183   7.5142   1.0500   1.6702   1.8375 &  17.3210 r
  data arrival time                                                                                                 17.3210

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.3210
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.4210

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8248 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8248 

  slack (with derating applied) (VIOLATED)                                                               -9.4210 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.5962 



  Startpoint: mprj/o_FF[127]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8849   1.0500   0.0000   1.2630 &   6.8658 r
  mprj/o_FF[127]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4873   1.0500            2.1297 &   8.9955 r
  mprj/o_q[127] (net)                                    2   0.0134 
  mprj/o_dly[127]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.4873   1.0500   0.0000   0.0002 &   8.9957 r
  mprj/o_dly[127]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8386   1.0500            2.1712 &  11.1668 r
  mprj/o_q_dly[127] (net)                                2   0.0254 
  mprj/o_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0599   0.8386   1.0500   0.0242   0.0259 &  11.1928 r
  mprj/o_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.1868   1.0500            5.0638 &  16.2566 r
  mprj/io_out[28] (net)                                  1   0.2845 
  mprj/io_out[28] (user_proj_example)                                          0.0000   1.0500            0.0000 &  16.2566 r
  io_out[28] (net) 
  io_out[28] (out)                                                    2.2468   8.1900   1.0500   0.9140   1.0608 &  17.3174 r
  data arrival time                                                                                                 17.3174

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.3174
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.4174

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8246 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8246 

  slack (with derating applied) (VIOLATED)                                                               -9.4174 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.5928 



  Startpoint: mprj/o_FF[81]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[49]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8809   1.0500   0.0000   1.3206 &   6.9234 r
  mprj/o_FF[81]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6008   1.0500            2.2023 &   9.1258 r
  mprj/o_q[81] (net)                                     2   0.0177 
  mprj/o_dly[81]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1917   0.6008   1.0500   0.0776   0.0817 &   9.2075 r
  mprj/o_dly[81]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8382   1.0500            2.1837 &  11.3912 r
  mprj/o_q_dly[81] (net)                                 2   0.0254 
  mprj/o_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0332   0.8382   1.0500   0.0127   0.0138 &  11.4050 r
  mprj/o_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.1861   1.0500            5.0642 &  16.4692 r
  mprj/la_data_out[49] (net)                             1   0.2845 
  mprj/la_data_out[49] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.4692 r
  la_data_out[49] (net) 
  la_data_out[49] (out)                                               1.7187   8.1893   1.0500   0.6983   0.8322 &  17.3014 r
  data arrival time                                                                                                 17.3014

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.3014
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.4014

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8239 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8239 

  slack (with derating applied) (VIOLATED)                                                               -9.4014 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.5775 



  Startpoint: mprj/o_FF[79]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[47]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8735   1.0500   0.0000   1.3444 &   6.9472 r
  mprj/o_FF[79]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4578   1.0500            2.1106 &   9.0579 r
  mprj/o_q[79] (net)                                     2   0.0122 
  mprj/o_dly[79]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1484   0.4578   1.0500   0.0600   0.0632 &   9.1210 r
  mprj/o_dly[79]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8668   1.0500            2.1842 &  11.3053 r
  mprj/o_q_dly[79] (net)                                 2   0.0264 
  mprj/o_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3339   0.8668   1.0500   0.1332   0.1402 &  11.4455 r
  mprj/o_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.7990   1.0500            4.8508 &  16.2963 r
  mprj/la_data_out[47] (net)                             1   0.2711 
  mprj/la_data_out[47] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.2963 r
  la_data_out[47] (net) 
  la_data_out[47] (out)                                               1.9074   7.8016   1.0500   0.7785   0.9052 &  17.2015 r
  data arrival time                                                                                                 17.2015

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.2015
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.3015

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8191 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8191 

  slack (with derating applied) (VIOLATED)                                                               -9.3015 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.4823 



  Startpoint: mprj/o_FF[137]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7222   1.0500   0.0000   0.2939 &   5.8967 r
  mprj/o_FF[137]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4895   1.0500            2.1284 &   8.0251 r
  mprj/o_q[137] (net)                                    2   0.0135 
  mprj/o_dly[137]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0597   0.4895   1.0500   0.0237   0.0251 &   8.0501 r
  mprj/o_dly[137]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6126   1.0500            2.0283 &  10.0784 r
  mprj/o_q_dly[137] (net)                                2   0.0168 
  mprj/o_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6126   1.0500   0.0000   0.0002 &  10.0786 r
  mprj/o_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.1330   1.0500            6.6590 &  16.7376 r
  mprj/io_oeb[0] (net)                                   1   0.3851 
  mprj/io_oeb[0] (user_proj_example)                                           0.0000   1.0500            0.0000 &  16.7376 r
  io_oeb[0] (net) 
  io_oeb[0] (out)                                                     0.5146  11.1448   1.0500   0.1944   0.4371 &  17.1747 r
  data arrival time                                                                                                 17.1747

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.1747
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.2747

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8178 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8178 

  slack (with derating applied) (VIOLATED)                                                               -9.2747 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.4568 



  Startpoint: mprj/o_FF[1]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.7609   1.0500   0.0000   0.4202 &   6.0230 r
  mprj/o_FF[1]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.4137   1.0500            2.0805 &   8.1036 r
  mprj/o_q[1] (net)                                      2   0.0105 
  mprj/o_dly[1]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.4137   1.0500   0.0000   0.0001 &   8.1037 r
  mprj/o_dly[1]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.4988   1.0500            1.9413 &  10.0449 r
  mprj/o_q_dly[1] (net)                                  2   0.0124 
  mprj/o_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.4988   1.0500   0.0000   0.0001 &  10.0450 r
  mprj/o_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             9.5080   1.0500            5.7851 &  15.8301 r
  mprj/wbs_dat_o[1] (net)                                1   0.3307 
  mprj/wbs_dat_o[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  15.8301 r
  wbs_dat_o[1] (net) 
  wbs_dat_o[1] (out)                                                  2.8063   9.5118   1.0500   1.1383   1.3180 &  17.1481 r
  data arrival time                                                                                                 17.1481

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.1481
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.2481

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8166 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8166 

  slack (with derating applied) (VIOLATED)                                                               -9.2481 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.4315 



  Startpoint: mprj/o_FF[8]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.7209   1.0500   0.0000   0.2906 &   5.8934 r
  mprj/o_FF[8]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.5788   1.0500            2.1855 &   8.0789 r
  mprj/o_q[8] (net)                                      2   0.0169 
  mprj/o_dly[8]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.5788   1.0500   0.0000   0.0002 &   8.0791 r
  mprj/o_dly[8]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.7472   1.0500            2.1266 &  10.2057 r
  mprj/o_q_dly[8] (net)                                  2   0.0220 
  mprj/o_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0168   0.7472   1.0500   0.0067   0.0073 &  10.2130 r
  mprj/o_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             9.0290   1.0500            5.5387 &  15.7517 r
  mprj/wbs_dat_o[8] (net)                                1   0.3140 
  mprj/wbs_dat_o[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  15.7517 r
  wbs_dat_o[8] (net) 
  wbs_dat_o[8] (out)                                                  2.9454   9.0326   1.0500   1.1904   1.3649 &  17.1166 r
  data arrival time                                                                                                 17.1166

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.1166
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.2166

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8151 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8151 

  slack (with derating applied) (VIOLATED)                                                               -9.2166 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.4015 



  Startpoint: mprj/o_FF[35]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8278   1.0500   0.0000   0.8142 &   6.4170 r
  mprj/o_FF[35]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4281   1.0500            2.0909 &   8.5079 r
  mprj/o_q[35] (net)                                     2   0.0111 
  mprj/o_dly[35]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0510   0.4281   1.0500   0.0202   0.0213 &   8.5293 r
  mprj/o_dly[35]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8046   1.0500            2.1417 &  10.6710 r
  mprj/o_q_dly[35] (net)                                 2   0.0241 
  mprj/o_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.8046   1.0500   0.0000   0.0004 &  10.6714 r
  mprj/o_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.6911   1.0500            4.7814 &  15.4528 r
  mprj/la_data_out[3] (net)                              1   0.2672 
  mprj/la_data_out[3] (user_proj_example)                                      0.0000   1.0500            0.0000 &  15.4528 r
  la_data_out[3] (net) 
  la_data_out[3] (out)                                                3.5399   7.6937   1.0500   1.4254   1.5822 &  17.0350 r
  data arrival time                                                                                                 17.0350

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.0350
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.1350

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8112 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8112 

  slack (with derating applied) (VIOLATED)                                                               -9.1350 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.3238 



  Startpoint: mprj/o_FF[28]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7992   1.0500   0.0000   0.7064 &   6.3092 r
  mprj/o_FF[28]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4756   1.0500            2.1208 &   8.4300 r
  mprj/o_q[28] (net)                                     2   0.0129 
  mprj/o_dly[28]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0515   0.4756   1.0500   0.0206   0.0218 &   8.4518 r
  mprj/o_dly[28]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.9096   1.0500            2.2131 &  10.6649 r
  mprj/o_q_dly[28] (net)                                 2   0.0280 
  mprj/o_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2715   0.9096   1.0500   0.1056   0.1114 &  10.7763 r
  mprj/o_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.1466   1.0500            5.0587 &  15.8350 r
  mprj/wbs_dat_o[28] (net)                               1   0.2835 
  mprj/wbs_dat_o[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  15.8350 r
  wbs_dat_o[28] (net) 
  wbs_dat_o[28] (out)                                                 2.6024   8.1491   1.0500   1.0525   1.1939 &  17.0290 r
  data arrival time                                                                                                 17.0290

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.0290
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.1290

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8109 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8109 

  slack (with derating applied) (VIOLATED)                                                               -9.1290 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.3181 



  Startpoint: mprj/o_FF[12]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7609   1.0500   0.0000   0.4195 &   6.0223 r
  mprj/o_FF[12]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3578   1.0500            2.0444 &   8.0668 r
  mprj/o_q[12] (net)                                     1   0.0084 
  mprj/o_dly[12]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.3578   1.0500   0.0000   0.0001 &   8.0669 r
  mprj/o_dly[12]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7299   1.0500            2.0858 &  10.1526 r
  mprj/o_q_dly[12] (net)                                 2   0.0213 
  mprj/o_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0530   0.7299   1.0500   0.0213   0.0227 &  10.1753 r
  mprj/o_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.5216   1.0500            5.2393 &  15.4145 r
  mprj/wbs_dat_o[12] (net)                               1   0.2959 
  mprj/wbs_dat_o[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  15.4145 r
  wbs_dat_o[12] (net) 
  wbs_dat_o[12] (out)                                                 3.4864   8.5254   1.0500   1.4110   1.5921 &  17.0066 r
  data arrival time                                                                                                 17.0066

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.0066
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.1066

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8098 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8098 

  slack (with derating applied) (VIOLATED)                                                               -9.1066 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.2968 



  Startpoint: mprj/o_FF[87]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[55]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.9063   1.0500   0.0000   1.3832 &   6.9859 r
  mprj/o_FF[87]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.7464   1.0500            2.2911 &   9.2771 r
  mprj/o_q[87] (net)                                     2   0.0231 
  mprj/o_dly[87]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.5113   0.7464   1.0500   0.2035   0.2141 &   9.4912 r
  mprj/o_dly[87]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8453   1.0500            2.1963 &  11.6875 r
  mprj/o_q_dly[87] (net)                                 2   0.0256 
  mprj/o_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3243   0.8453   1.0500   0.1297   0.1365 &  11.8239 r
  mprj/o_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.6123   1.0500            4.7278 &  16.5518 r
  mprj/la_data_out[55] (net)                             1   0.2640 
  mprj/la_data_out[55] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.5518 r
  la_data_out[55] (net) 
  la_data_out[55] (out)                                               0.8038   7.6159   1.0500   0.3161   0.4327 &  16.9845 r
  data arrival time                                                                                                 16.9845

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.9845
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.0845

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8088 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8088 

  slack (with derating applied) (VIOLATED)                                                               -9.0845 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.2757 



  Startpoint: mprj/o_FF[6]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.7109   1.0500   0.0000   0.2615 &   5.8643 r
  mprj/o_FF[6]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.4205   1.0500            2.0841 &   7.9484 r
  mprj/o_q[6] (net)                                      2   0.0108 
  mprj/o_dly[6]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0261   0.4205   1.0500   0.0104   0.0110 &   7.9594 r
  mprj/o_dly[6]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.8484   1.0500            2.1676 &  10.1270 r
  mprj/o_q_dly[6] (net)                                  2   0.0257 
  mprj/o_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0174   0.8484   1.0500   0.0069   0.0077 &  10.1347 r
  mprj/o_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             9.0706   1.0500            5.5706 &  15.7052 r
  mprj/wbs_dat_o[6] (net)                                1   0.3155 
  mprj/wbs_dat_o[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  15.7052 r
  wbs_dat_o[6] (net) 
  wbs_dat_o[6] (out)                                                  2.3236   9.0744   1.0500   0.9479   1.1143 &  16.8196 r
  data arrival time                                                                                                 16.8196

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.8196
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.9196

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8009 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8009 

  slack (with derating applied) (VIOLATED)                                                               -8.9196 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.1186 



  Startpoint: mprj/o_FF[86]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[54]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.9063   1.0500   0.0000   1.3830 &   6.9858 r
  mprj/o_FF[86]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.7484   1.0500            2.2923 &   9.2781 r
  mprj/o_q[86] (net)                                     2   0.0232 
  mprj/o_dly[86]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.3529   0.7484   1.0500   0.1424   0.1500 &   9.4281 r
  mprj/o_dly[86]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8524   1.0500            2.2008 &  11.6288 r
  mprj/o_q_dly[86] (net)                                 2   0.0259 
  mprj/o_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1867   0.8524   1.0500   0.0724   0.0764 &  11.7053 r
  mprj/o_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.5259   1.0500            4.6833 &  16.3886 r
  mprj/la_data_out[54] (net)                             1   0.2611 
  mprj/la_data_out[54] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.3886 r
  la_data_out[54] (net) 
  la_data_out[54] (out)                                               0.7921   7.5291   1.0500   0.3114   0.4219 &  16.8105 r
  data arrival time                                                                                                 16.8105

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.8105
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.9105

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8005 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8005 

  slack (with derating applied) (VIOLATED)                                                               -8.9105 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.1100 



  Startpoint: mprj/o_FF[163]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8832   1.0500   0.0000   1.2453 &   6.8481 r
  mprj/o_FF[163]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2810   1.0500            1.9932 &   8.8413 r
  mprj/o_q[163] (net)                                    1   0.0053 
  mprj/o_dly[163]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2810   1.0500   0.0000   0.0000 &   8.8414 r
  mprj/o_dly[163]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.1246   1.0500            2.3170 &  11.1583 r
  mprj/o_q_dly[163] (net)                                2   0.0360 
  mprj/o_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2800   1.1247   1.0500   0.1139   0.1204 &  11.2788 r
  mprj/o_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.6008   1.0500            4.7538 &  16.0325 r
  mprj/io_oeb[26] (net)                                  1   0.2641 
  mprj/io_oeb[26] (user_proj_example)                                          0.0000   1.0500            0.0000 &  16.0325 r
  io_oeb[26] (net) 
  io_oeb[26] (out)                                                    1.6029   7.6034   1.0500   0.6513   0.7699 &  16.8025 r
  data arrival time                                                                                                 16.8025

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.8025
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.9025

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8001 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8001 

  slack (with derating applied) (VIOLATED)                                                               -8.9025 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.1023 



  Startpoint: mprj/o_FF[41]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8771   1.0500   0.0000   1.0164 &   6.6192 r
  mprj/o_FF[41]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2601   1.0500            1.9786 &   8.5978 r
  mprj/o_q[41] (net)                                     1   0.0045 
  mprj/o_dly[41]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2601   1.0500   0.0000   0.0001 &   8.5979 r
  mprj/o_dly[41]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6665   1.0500            2.0311 &  10.6290 r
  mprj/o_q_dly[41] (net)                                 2   0.0189 
  mprj/o_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0057   0.6665   1.0500   0.0023   0.0026 &  10.6316 r
  mprj/o_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.5953   1.0500            4.7147 &  15.3463 r
  mprj/la_data_out[9] (net)                              1   0.2638 
  mprj/la_data_out[9] (user_proj_example)                                      0.0000   1.0500            0.0000 &  15.3463 r
  la_data_out[9] (net) 
  la_data_out[9] (out)                                                3.1587   7.5978   1.0500   1.2796   1.4251 &  16.7715 r
  data arrival time                                                                                                 16.7715

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.7715
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.8714

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7986 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7986 

  slack (with derating applied) (VIOLATED)                                                               -8.8715 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.0728 



  Startpoint: mprj/o_FF[95]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[63]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8715   1.0500   0.0000   1.3481 &   6.9509 r
  mprj/o_FF[95]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5138   1.0500            2.1465 &   9.0974 r
  mprj/o_q[95] (net)                                     2   0.0144 
  mprj/o_dly[95]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0849   0.5138   1.0500   0.0336   0.0354 &   9.1328 r
  mprj/o_dly[95]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6483   1.0500            2.0556 &  11.1885 r
  mprj/o_q_dly[95] (net)                                 2   0.0182 
  mprj/o_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1241   0.6483   1.0500   0.0497   0.0524 &  11.2409 r
  mprj/o_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.3421   1.0500            5.1234 &  16.3643 r
  mprj/la_data_out[63] (net)                             1   0.2894 
  mprj/la_data_out[63] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.3643 r
  la_data_out[63] (net) 
  la_data_out[63] (out)                                               0.6627   8.3464   1.0500   0.2549   0.3855 &  16.7497 r
  data arrival time                                                                                                 16.7497

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.7497
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.8497

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7976 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7976 

  slack (with derating applied) (VIOLATED)                                                               -8.8497 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.0521 



  Startpoint: mprj/o_FF[151]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7950   1.0500   0.0000   0.5467 &   6.1495 r
  mprj/o_FF[151]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5268   1.0500            2.1535 &   8.3031 r
  mprj/o_q[151] (net)                                    2   0.0149 
  mprj/o_dly[151]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.5268   1.0500   0.0000   0.0002 &   8.3033 r
  mprj/o_dly[151]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.7446   1.0500            2.1191 &  10.4224 r
  mprj/o_q_dly[151] (net)                                2   0.0219 
  mprj/o_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.7446   1.0500   0.0000   0.0003 &  10.4227 r
  mprj/o_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.1250   1.0500            5.0153 &  15.4380 r
  mprj/io_oeb[14] (net)                                  1   0.2821 
  mprj/io_oeb[14] (user_proj_example)                                          0.0000   1.0500            0.0000 &  15.4380 r
  io_oeb[14] (net) 
  io_oeb[14] (out)                                                    2.7455   8.1287   1.0500   1.1083   1.2653 &  16.7033 r
  data arrival time                                                                                                 16.7033

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.7033
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.8033

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7954 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7954 

  slack (with derating applied) (VIOLATED)                                                               -8.8033 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.0079 



  Startpoint: mprj/o_FF[4]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.7609   1.0500   0.0000   0.4198 &   6.0226 r
  mprj/o_FF[4]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.4769   1.0500            2.1210 &   8.1436 r
  mprj/o_q[4] (net)                                      2   0.0130 
  mprj/o_dly[4]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.4769   1.0500   0.0000   0.0001 &   8.1438 r
  mprj/o_dly[4]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.5600   1.0500            1.9913 &  10.1351 r
  mprj/o_q_dly[4] (net)                                  2   0.0148 
  mprj/o_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.1224   0.5600   1.0500   0.0499   0.0526 &  10.1877 r
  mprj/o_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             8.4838   1.0500            5.2017 &  15.3894 r
  mprj/wbs_dat_o[4] (net)                                1   0.2945 
  mprj/wbs_dat_o[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  15.3894 r
  wbs_dat_o[4] (net) 
  wbs_dat_o[4] (out)                                                  2.4949   8.4877   1.0500   1.0121   1.1771 &  16.5665 r
  data arrival time                                                                                                 16.5665

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.5665
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.6665

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7889 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7889 

  slack (with derating applied) (VIOLATED)                                                               -8.6665 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.8776 



  Startpoint: mprj/o_FF[85]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[53]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8846   1.0500   0.0000   1.2843 &   6.8871 r
  mprj/o_FF[85]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.8175   1.0500            2.3323 &   9.2194 r
  mprj/o_q[85] (net)                                     2   0.0257 
  mprj/o_dly[85]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.6499   0.8175   1.0500   0.2640   0.2776 &   9.4970 r
  mprj/o_dly[85]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.9430   1.0500            2.2602 &  11.7572 r
  mprj/o_q_dly[85] (net)                                 2   0.0293 
  mprj/o_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0438   0.9430   1.0500   0.0175   0.0188 &  11.7760 r
  mprj/o_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.2460   1.0500            4.5302 &  16.3062 r
  mprj/la_data_out[53] (net)                             1   0.2513 
  mprj/la_data_out[53] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.3062 r
  la_data_out[53] (net) 
  la_data_out[53] (out)                                               0.3897   7.2491   1.0500   0.1473   0.2455 &  16.5517 r
  data arrival time                                                                                                 16.5517

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.5517
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.6517

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7882 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7882 

  slack (with derating applied) (VIOLATED)                                                               -8.6517 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.8635 



  Startpoint: mprj/o_FF[78]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[46]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.9063   1.0500   0.0000   1.3832 &   6.9860 r
  mprj/o_FF[78]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6450   1.0500            2.2311 &   9.2171 r
  mprj/o_q[78] (net)                                     2   0.0194 
  mprj/o_dly[78]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.4521   0.6450   1.0500   0.1833   0.1927 &   9.4098 r
  mprj/o_dly[78]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6667   1.0500            2.0794 &  11.4892 r
  mprj/o_q_dly[78] (net)                                 2   0.0189 
  mprj/o_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0284   0.6667   1.0500   0.0115   0.0124 &  11.5016 r
  mprj/o_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.4755   1.0500            4.6376 &  16.1392 r
  mprj/la_data_out[46] (net)                             1   0.2593 
  mprj/la_data_out[46] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.1392 r
  la_data_out[46] (net) 
  la_data_out[46] (out)                                               0.6744   7.4786   1.0500   0.2622   0.3681 &  16.5072 r
  data arrival time                                                                                                 16.5072

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.5072
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.6072

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7861 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7861 

  slack (with derating applied) (VIOLATED)                                                               -8.6072 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.8212 



  Startpoint: mprj/o_FF[71]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[39]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8854   1.0500   0.0000   1.2320 &   6.8348 r
  mprj/o_FF[71]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            1.0023   1.0500            2.4402 &   9.2750 r
  mprj/o_q[71] (net)                                     2   0.0323 
  mprj/o_dly[71]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.7382   1.0023   1.0500   0.3025   0.3183 &   9.5933 r
  mprj/o_dly[71]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3293   1.0500            1.8675 &  11.4608 r
  mprj/o_q_dly[71] (net)                                 1   0.0058 
  mprj/o_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0460   0.3293   1.0500   0.0186   0.0196 &  11.4804 r
  mprj/o_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.3752   1.0500            4.5390 &  16.0193 r
  mprj/la_data_out[39] (net)                             1   0.2560 
  mprj/la_data_out[39] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.0193 r
  la_data_out[39] (net) 
  la_data_out[39] (out)                                               0.8667   7.3779   1.0500   0.3432   0.4462 &  16.4655 r
  data arrival time                                                                                                 16.4655

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.4655
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.5655

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7841 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7841 

  slack (with derating applied) (VIOLATED)                                                               -8.5655 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.7815 



  Startpoint: mprj/o_FF[20]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8173   1.0500   0.0000   0.6296 &   6.2324 r
  mprj/o_FF[20]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5661   1.0500            2.1790 &   8.4114 r
  mprj/o_q[20] (net)                                     2   0.0164 
  mprj/o_dly[20]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1124   0.5661   1.0500   0.0459   0.0484 &   8.4598 r
  mprj/o_dly[20]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5762   1.0500            2.0146 &  10.4744 r
  mprj/o_q_dly[20] (net)                                 2   0.0154 
  mprj/o_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1834   0.5762   1.0500   0.0742   0.0781 &  10.5525 r
  mprj/o_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.9743   1.0500            4.9144 &  15.4669 r
  mprj/wbs_dat_o[20] (net)                               1   0.2767 
  mprj/wbs_dat_o[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  15.4669 r
  wbs_dat_o[20] (net) 
  wbs_dat_o[20] (out)                                                 1.9751   7.9777   1.0500   0.8064   0.9454 &  16.4123 r
  data arrival time                                                                                                 16.4123

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.4123
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.5123

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7815 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7815 

  slack (with derating applied) (VIOLATED)                                                               -8.5123 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.7307 



  Startpoint: mprj/o_FF[26]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8006   1.0500   0.0000   0.7203 &   6.3231 r
  mprj/o_FF[26]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5209   1.0500            2.1498 &   8.4729 r
  mprj/o_q[26] (net)                                     2   0.0147 
  mprj/o_dly[26]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.5209   1.0500   0.0000   0.0002 &   8.4731 r
  mprj/o_dly[26]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8128   1.0500            2.1602 &  10.6332 r
  mprj/o_q_dly[26] (net)                                 2   0.0244 
  mprj/o_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.8128   1.0500   0.0000   0.0005 &  10.6337 r
  mprj/o_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.7921   1.0500            4.8416 &  15.4753 r
  mprj/wbs_dat_o[26] (net)                               1   0.2708 
  mprj/wbs_dat_o[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  15.4753 r
  wbs_dat_o[26] (net) 
  wbs_dat_o[26] (out)                                                 1.9305   7.7948   1.0500   0.7882   0.9164 &  16.3917 r
  data arrival time                                                                                                 16.3917

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.3917
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.4917

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7806 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7806 

  slack (with derating applied) (VIOLATED)                                                               -8.4917 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.7111 



  Startpoint: mprj/o_FF[108]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7950   1.0500   0.0000   0.5415 &   6.1443 r
  mprj/o_FF[108]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3501   1.0500            2.0396 &   8.1839 r
  mprj/o_q[108] (net)                                    1   0.0081 
  mprj/o_dly[108]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0839   0.3501   1.0500   0.0341   0.0359 &   8.2198 r
  mprj/o_dly[108]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8575   1.0500            2.1629 &  10.3828 r
  mprj/o_q_dly[108] (net)                                2   0.0261 
  mprj/o_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1069   0.8575   1.0500   0.0425   0.0452 &  10.4280 r
  mprj/o_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.0310   1.0500            4.9829 &  15.4109 r
  mprj/io_out[9] (net)                                   1   0.2792 
  mprj/io_out[9] (user_proj_example)                                           0.0000   1.0500            0.0000 &  15.4109 r
  io_out[9] (net) 
  io_out[9] (out)                                                     2.0097   8.0336   1.0500   0.8207   0.9527 &  16.3635 r
  data arrival time                                                                                                 16.3635

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.3635
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.4635

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7792 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7792 

  slack (with derating applied) (VIOLATED)                                                               -8.4635 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.6843 



  Startpoint: mprj/o_FF[80]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[48]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8765   1.0500   0.0000   1.3374 &   6.9402 r
  mprj/o_FF[80]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4211   1.0500            2.0872 &   9.0274 r
  mprj/o_q[80] (net)                                     2   0.0108 
  mprj/o_dly[80]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.4211   1.0500   0.0000   0.0001 &   9.0275 r
  mprj/o_dly[80]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.9170   1.0500            2.2098 &  11.2372 r
  mprj/o_q_dly[80] (net)                                 2   0.0283 
  mprj/o_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.5346   0.9170   1.0500   0.2136   0.2247 &  11.4619 r
  mprj/o_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.2038   1.0500            4.5053 &  15.9672 r
  mprj/la_data_out[48] (net)                             1   0.2499 
  mprj/la_data_out[48] (user_proj_example)                                     0.0000   1.0500            0.0000 &  15.9672 r
  la_data_out[48] (net) 
  la_data_out[48] (out)                                               0.7233   7.2068   1.0500   0.2835   0.3865 &  16.3537 r
  data arrival time                                                                                                 16.3537

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.3537
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.4537

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7787 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7787 

  slack (with derating applied) (VIOLATED)                                                               -8.4537 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.6750 



  Startpoint: mprj/o_FF[147]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7950   1.0500   0.0000   0.5437 &   6.1465 r
  mprj/o_FF[147]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3263   1.0500            2.0231 &   8.1697 r
  mprj/o_q[147] (net)                                    1   0.0071 
  mprj/o_dly[147]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3263   1.0500   0.0000   0.0001 &   8.1698 r
  mprj/o_dly[147]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8792   1.0500            2.1728 &  10.3426 r
  mprj/o_q_dly[147] (net)                                2   0.0269 
  mprj/o_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0566   0.8792   1.0500   0.0223   0.0239 &  10.3664 r
  mprj/o_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.6328   1.0500            4.7614 &  15.1278 r
  mprj/io_oeb[10] (net)                                  1   0.2654 
  mprj/io_oeb[10] (user_proj_example)                                          0.0000   1.0500            0.0000 &  15.1278 r
  io_oeb[10] (net) 
  io_oeb[10] (out)                                                    2.5419   7.6348   1.0500   1.0266   1.1541 &  16.2819 r
  data arrival time                                                                                                 16.2819

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.2819
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.3819

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7753 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7753 

  slack (with derating applied) (VIOLATED)                                                               -8.3819 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.6066 



  Startpoint: mprj/o_FF[110]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7950   1.0500   0.0000   0.5455 &   6.1483 r
  mprj/o_FF[110]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4393   1.0500            2.0975 &   8.2458 r
  mprj/o_q[110] (net)                                    2   0.0115 
  mprj/o_dly[110]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1016   0.4393   1.0500   0.0407   0.0429 &   8.2887 r
  mprj/o_dly[110]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8730   1.0500            2.1854 &  10.4740 r
  mprj/o_q_dly[110] (net)                                2   0.0266 
  mprj/o_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.8730   1.0500   0.0000   0.0005 &  10.4745 r
  mprj/o_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.0303   1.0500            4.4183 &  14.8928 r
  mprj/io_out[11] (net)                                  1   0.2444 
  mprj/io_out[11] (user_proj_example)                                          0.0000   1.0500            0.0000 &  14.8928 r
  io_out[11] (net) 
  io_out[11] (out)                                                    3.0962   7.0320   1.0500   1.2583   1.3855 &  16.2783 r
  data arrival time                                                                                                 16.2783

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.2783
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.3783

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7752 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7752 

  slack (with derating applied) (VIOLATED)                                                               -8.3783 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.6032 



  Startpoint: mprj/o_FF[47]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8456   1.0500   0.0000   0.8737 &   6.4765 r
  mprj/o_FF[47]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4919   1.0500            2.1320 &   8.6085 r
  mprj/o_q[47] (net)                                     2   0.0135 
  mprj/o_dly[47]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.4919   1.0500   0.0000   0.0002 &   8.6087 r
  mprj/o_dly[47]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3896   1.0500            1.8787 &  10.4874 r
  mprj/o_q_dly[47] (net)                                 1   0.0082 
  mprj/o_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0157   0.3896   1.0500   0.0062   0.0066 &  10.4940 r
  mprj/o_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.3332   1.0500            4.5242 &  15.0182 r
  mprj/la_data_out[15] (net)                             1   0.2545 
  mprj/la_data_out[15] (user_proj_example)                                     0.0000   1.0500            0.0000 &  15.0182 r
  la_data_out[15] (net) 
  la_data_out[15] (out)                                               2.7851   7.3359   1.0500   1.1087   1.2449 &  16.2631 r
  data arrival time                                                                                                 16.2631

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.2631
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.3631

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7744 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7744 

  slack (with derating applied) (VIOLATED)                                                               -8.3631 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.5887 



  Startpoint: mprj/o_FF[90]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[58]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8654   1.0500   0.0000   1.3585 &   6.9613 r
  mprj/o_FF[90]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6344   1.0500            2.2235 &   9.1849 r
  mprj/o_q[90] (net)                                     2   0.0190 
  mprj/o_dly[90]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0959   0.6344   1.0500   0.0379   0.0400 &   9.2249 r
  mprj/o_dly[90]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4893   1.0500            1.9604 &  11.1853 r
  mprj/o_q_dly[90] (net)                                 2   0.0120 
  mprj/o_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4893   1.0500   0.0000   0.0001 &  11.1854 r
  mprj/o_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.7598   1.0500            4.7741 &  15.9596 r
  mprj/la_data_out[58] (net)                             1   0.2691 
  mprj/la_data_out[58] (user_proj_example)                                     0.0000   1.0500            0.0000 &  15.9596 r
  la_data_out[58] (net) 
  la_data_out[58] (out)                                               0.4973   7.7635   1.0500   0.1879   0.3018 &  16.2614 r
  data arrival time                                                                                                 16.2614

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.2614
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.3614

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7744 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7744 

  slack (with derating applied) (VIOLATED)                                                               -8.3614 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.5870 



  Startpoint: mprj/o_FF[159]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8835   1.0500   0.0000   1.2449 &   6.8477 r
  mprj/o_FF[159]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4530   1.0500            2.1077 &   8.9555 r
  mprj/o_q[159] (net)                                    2   0.0121 
  mprj/o_dly[159]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0691   0.4530   1.0500   0.0281   0.0297 &   8.9851 r
  mprj/o_dly[159]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8918   1.0500            2.1989 &  11.1840 r
  mprj/o_q_dly[159] (net)                                2   0.0274 
  mprj/o_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2284   0.8918   1.0500   0.0920   0.0971 &  11.2811 r
  mprj/o_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.0770   1.0500            4.4305 &  15.7115 r
  mprj/io_oeb[22] (net)                                  1   0.2454 
  mprj/io_oeb[22] (user_proj_example)                                          0.0000   1.0500            0.0000 &  15.7115 r
  io_oeb[22] (net) 
  io_oeb[22] (out)                                                    0.9511   7.0798   1.0500   0.3794   0.4845 &  16.1960 r
  data arrival time                                                                                                 16.1960

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.1960
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.2960

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7712 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7712 

  slack (with derating applied) (VIOLATED)                                                               -8.2960 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.5248 



  Startpoint: mprj/o_FF[17]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7860   1.0500   0.0000   0.6640 &   6.2668 r
  mprj/o_FF[17]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4646   1.0500            2.1135 &   8.3803 r
  mprj/o_q[17] (net)                                     2   0.0125 
  mprj/o_dly[17]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1525   0.4646   1.0500   0.0617   0.0649 &   8.4452 r
  mprj/o_dly[17]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6928   1.0500            2.0782 &  10.5234 r
  mprj/o_q_dly[17] (net)                                 2   0.0199 
  mprj/o_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0465   0.6928   1.0500   0.0176   0.0187 &  10.5421 r
  mprj/o_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.2962   1.0500            5.1102 &  15.6523 r
  mprj/wbs_dat_o[17] (net)                               1   0.2881 
  mprj/wbs_dat_o[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  15.6523 r
  wbs_dat_o[17] (net) 
  wbs_dat_o[17] (out)                                                 1.0371   8.2997   1.0500   0.4121   0.5363 &  16.1886 r
  data arrival time                                                                                                 16.1886

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.1886
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.2886

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7709 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7709 

  slack (with derating applied) (VIOLATED)                                                               -8.2886 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.5177 



  Startpoint: mprj/o_FF[36]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8319   1.0500   0.0000   0.8299 &   6.4327 r
  mprj/o_FF[36]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4501   1.0500            2.1050 &   8.5377 r
  mprj/o_q[36] (net)                                     2   0.0119 
  mprj/o_dly[36]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.4501   1.0500   0.0000   0.0001 &   8.5378 r
  mprj/o_dly[36]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8032   1.0500            2.1441 &  10.6819 r
  mprj/o_q_dly[36] (net)                                 2   0.0240 
  mprj/o_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0994   0.8032   1.0500   0.0401   0.0425 &  10.7244 r
  mprj/o_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.3325   1.0500            4.5753 &  15.2997 r
  mprj/la_data_out[4] (net)                              1   0.2546 
  mprj/la_data_out[4] (user_proj_example)                                      0.0000   1.0500            0.0000 &  15.2997 r
  la_data_out[4] (net) 
  la_data_out[4] (out)                                                1.6224   7.3351   1.0500   0.6602   0.7754 &  16.0751 r
  data arrival time                                                                                                 16.0751

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.0751
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.1751

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7655 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7655 

  slack (with derating applied) (VIOLATED)                                                               -8.1751 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.4096 



  Startpoint: mprj/o_FF[11]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7609   1.0500   0.0000   0.4202 &   6.0230 r
  mprj/o_FF[11]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4877   1.0500            2.1279 &   8.1509 r
  mprj/o_q[11] (net)                                     2   0.0134 
  mprj/o_dly[11]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.4877   1.0500   0.0000   0.0002 &   8.1511 r
  mprj/o_dly[11]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7939   1.0500            2.1438 &  10.2949 r
  mprj/o_q_dly[11] (net)                                 2   0.0237 
  mprj/o_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0601   0.7939   1.0500   0.0241   0.0257 &  10.3205 r
  mprj/o_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.3659   1.0500            5.1546 &  15.4751 r
  mprj/wbs_dat_o[11] (net)                               1   0.2904 
  mprj/wbs_dat_o[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  15.4751 r
  wbs_dat_o[11] (net) 
  wbs_dat_o[11] (out)                                                 1.1583   8.3700   1.0500   0.4627   0.5974 &  16.0725 r
  data arrival time                                                                                                 16.0725

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.0725
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.1725

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7654 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7654 

  slack (with derating applied) (VIOLATED)                                                               -8.1725 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.4072 



  Startpoint: mprj/o_FF[32]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8173   1.0500   0.0000   0.6297 &   6.2325 r
  mprj/o_FF[32]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2888   1.0500            1.9975 &   8.2300 r
  mprj/o_q[32] (net)                                     1   0.0056 
  mprj/o_dly[32]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2888   1.0500   0.0000   0.0001 &   8.2301 r
  mprj/o_dly[32]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7418   1.0500            2.0831 &  10.3132 r
  mprj/o_q_dly[32] (net)                                 2   0.0217 
  mprj/o_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.7418   1.0500   0.0000   0.0003 &  10.3135 r
  mprj/o_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.7082   1.0500            4.7850 &  15.0986 r
  mprj/la_data_out[0] (net)                              1   0.2678 
  mprj/la_data_out[0] (user_proj_example)                                      0.0000   1.0500            0.0000 &  15.0986 r
  la_data_out[0] (net) 
  la_data_out[0] (out)                                                2.0070   7.7109   1.0500   0.8182   0.9476 &  16.0462 r
  data arrival time                                                                                                 16.0462

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.0462
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.1462

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7641 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7641 

  slack (with derating applied) (VIOLATED)                                                               -8.1462 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.3821 



  Startpoint: mprj/o_FF[24]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7914   1.0500   0.0000   0.6783 &   6.2811 r
  mprj/o_FF[24]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2734   1.0500            1.9864 &   8.2675 r
  mprj/o_q[24] (net)                                     1   0.0050 
  mprj/o_dly[24]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2734   1.0500   0.0000   0.0001 &   8.2676 r
  mprj/o_dly[24]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7903   1.0500            2.1106 &  10.3781 r
  mprj/o_q_dly[24] (net)                                 2   0.0235 
  mprj/o_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0406   0.7903   1.0500   0.0161   0.0173 &  10.3954 r
  mprj/o_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.4820   1.0500            4.6578 &  15.0532 r
  mprj/wbs_dat_o[24] (net)                               1   0.2598 
  mprj/wbs_dat_o[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  15.0532 r
  wbs_dat_o[24] (net) 
  wbs_dat_o[24] (out)                                                 1.9960   7.4849   1.0500   0.8129   0.9419 &  15.9952 r
  data arrival time                                                                                                 15.9952

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.9952
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.0952

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7617 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7617 

  slack (with derating applied) (VIOLATED)                                                               -8.0952 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.3335 



  Startpoint: mprj/o_FF[148]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7950   1.0500   0.0000   0.5457 &   6.1485 r
  mprj/o_FF[148]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4351   1.0500            2.0948 &   8.2433 r
  mprj/o_q[148] (net)                                    2   0.0114 
  mprj/o_dly[148]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.4351   1.0500   0.0000   0.0001 &   8.2434 r
  mprj/o_dly[148]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8375   1.0500            2.1630 &  10.4064 r
  mprj/o_q_dly[148] (net)                                2   0.0253 
  mprj/o_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.8375   1.0500   0.0000   0.0005 &  10.4068 r
  mprj/o_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.3269   1.0500            4.5804 &  14.9872 r
  mprj/io_oeb[11] (net)                                  1   0.2546 
  mprj/io_oeb[11] (user_proj_example)                                          0.0000   1.0500            0.0000 &  14.9872 r
  io_oeb[11] (net) 
  io_oeb[11] (out)                                                    2.1760   7.3288   1.0500   0.8824   0.9995 &  15.9867 r
  data arrival time                                                                                                 15.9867

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.9867
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.0867

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7613 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7613 

  slack (with derating applied) (VIOLATED)                                                               -8.0867 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.3254 



  Startpoint: mprj/o_FF[23]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8173   1.0500   0.0000   0.6296 &   6.2324 r
  mprj/o_FF[23]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3847   1.0500            2.0630 &   8.2954 r
  mprj/o_q[23] (net)                                     1   0.0094 
  mprj/o_dly[23]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0356   0.3847   1.0500   0.0144   0.0152 &   8.3106 r
  mprj/o_dly[23]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7417   1.0500            2.0969 &  10.4075 r
  mprj/o_q_dly[23] (net)                                 2   0.0217 
  mprj/o_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2987   0.7417   1.0500   0.1209   0.1272 &  10.5347 r
  mprj/o_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.6651   1.0500            4.7572 &  15.2919 r
  mprj/wbs_dat_o[23] (net)                               1   0.2661 
  mprj/wbs_dat_o[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  15.2919 r
  wbs_dat_o[23] (net) 
  wbs_dat_o[23] (out)                                                 1.3110   7.6680   1.0500   0.5287   0.6472 &  15.9391 r
  data arrival time                                                                                                 15.9391

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.9391
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.0391

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7590 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7590 

  slack (with derating applied) (VIOLATED)                                                               -8.0391 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.2801 



  Startpoint: mprj/o_FF[124]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8827   1.0500   0.0000   1.2461 &   6.8489 r
  mprj/o_FF[124]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3372   1.0500            2.0322 &   8.8811 r
  mprj/o_q[124] (net)                                    1   0.0076 
  mprj/o_dly[124]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3372   1.0500   0.0000   0.0001 &   8.8812 r
  mprj/o_dly[124]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.1183   1.0500            2.3212 &  11.2024 r
  mprj/o_q_dly[124] (net)                                2   0.0358 
  mprj/o_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   1.1183   1.0500   0.0000   0.0007 &  11.2031 r
  mprj/o_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.3286   1.0500            4.5858 &  15.7889 r
  mprj/io_out[25] (net)                                  1   0.2541 
  mprj/io_out[25] (user_proj_example)                                          0.0000   1.0500            0.0000 &  15.7889 r
  io_out[25] (net) 
  io_out[25] (out)                                                    0.0000   7.3321   1.0500   0.0000   0.0952 &  15.8841 r
  data arrival time                                                                                                 15.8841

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.8841
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.9841

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7564 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7564 

  slack (with derating applied) (VIOLATED)                                                               -7.9841 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.2277 



  Startpoint: mprj/o_FF[56]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8911   1.0500   0.0000   1.1774 &   6.7802 r
  mprj/o_FF[56]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3586   1.0500            2.0471 &   8.8273 r
  mprj/o_q[56] (net)                                     2   0.0084 
  mprj/o_dly[56]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.3586   1.0500   0.0000   0.0001 &   8.8274 r
  mprj/o_dly[56]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8140   1.0500            2.1374 &  10.9648 r
  mprj/o_q_dly[56] (net)                                 2   0.0244 
  mprj/o_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.6052   0.8140   1.0500   0.2457   0.2584 &  11.2232 r
  mprj/o_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.4119   1.0500            4.0490 &  15.2722 r
  mprj/la_data_out[24] (net)                             1   0.2223 
  mprj/la_data_out[24] (user_proj_example)                                     0.0000   1.0500            0.0000 &  15.2722 r
  la_data_out[24] (net) 
  la_data_out[24] (out)                                               1.1914   6.4140   1.0500   0.4820   0.5733 &  15.8456 r
  data arrival time                                                                                                 15.8456

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.8456
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.9456

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7545 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7545 

  slack (with derating applied) (VIOLATED)                                                               -7.9456 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.1910 



  Startpoint: mprj/o_FF[57]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8917   1.0500   0.0000   1.1619 &   6.7647 r
  mprj/o_FF[57]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2815   1.0500            1.9937 &   8.7584 r
  mprj/o_q[57] (net)                                     1   0.0053 
  mprj/o_dly[57]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2815   1.0500   0.0000   0.0001 &   8.7584 r
  mprj/o_dly[57]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8865   1.0500            2.1708 &  10.9293 r
  mprj/o_q_dly[57] (net)                                 2   0.0271 
  mprj/o_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.5937   0.8865   1.0500   0.2406   0.2531 &  11.1823 r
  mprj/o_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.4953   1.0500            4.1045 &  15.2868 r
  mprj/la_data_out[25] (net)                             1   0.2253 
  mprj/la_data_out[25] (user_proj_example)                                     0.0000   1.0500            0.0000 &  15.2868 r
  la_data_out[25] (net) 
  la_data_out[25] (out)                                               1.1384   6.4973   1.0500   0.4596   0.5492 &  15.8360 r
  data arrival time                                                                                                 15.8360

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.8360
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.9360

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7541 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7541 

  slack (with derating applied) (VIOLATED)                                                               -7.9360 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.1819 



  Startpoint: mprj/o_FF[7]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.7209   1.0500   0.0000   0.2904 &   5.8932 r
  mprj/o_FF[7]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.4750   1.0500            2.1191 &   8.0123 r
  mprj/o_q[7] (net)                                      2   0.0129 
  mprj/o_dly[7]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.1358   0.4750   1.0500   0.0502   0.0529 &   8.0652 r
  mprj/o_dly[7]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.8159   1.0500            2.1554 &  10.2206 r
  mprj/o_q_dly[7] (net)                                  2   0.0245 
  mprj/o_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.2614   0.8159   1.0500   0.0983   0.1036 &  10.3242 r
  mprj/o_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             8.1979   1.0500            5.0543 &  15.3786 r
  mprj/wbs_dat_o[7] (net)                                1   0.2843 
  mprj/wbs_dat_o[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  15.3786 r
  wbs_dat_o[7] (net) 
  wbs_dat_o[7] (out)                                                  0.8135   8.2025   1.0500   0.3186   0.4503 &  15.8288 r
  data arrival time                                                                                                 15.8288

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.8288
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.9288

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7538 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7538 

  slack (with derating applied) (VIOLATED)                                                               -7.9288 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.1751 



  Startpoint: mprj/o_FF[2]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.7609   1.0500   0.0000   0.4203 &   6.0230 r
  mprj/o_FF[2]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.4315   1.0500            2.0919 &   8.1150 r
  mprj/o_q[2] (net)                                      2   0.0112 
  mprj/o_dly[2]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0539   0.4315   1.0500   0.0215   0.0227 &   8.1376 r
  mprj/o_dly[2]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.5950   1.0500            2.0081 &  10.1457 r
  mprj/o_q_dly[2] (net)                                  2   0.0161 
  mprj/o_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0951   0.5950   1.0500   0.0378   0.0399 &  10.1857 r
  mprj/o_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             8.6148   1.0500            5.2762 &  15.4619 r
  mprj/wbs_dat_o[2] (net)                                1   0.2990 
  mprj/wbs_dat_o[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  15.4619 r
  wbs_dat_o[2] (net) 
  wbs_dat_o[2] (out)                                                  0.6081   8.6190   1.0500   0.2313   0.3622 &  15.8241 r
  data arrival time                                                                                                 15.8241

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.8241
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.9241

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7535 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7535 

  slack (with derating applied) (VIOLATED)                                                               -7.9241 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.1706 



  Startpoint: mprj/o_FF[119]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7950   1.0500   0.0000   0.5482 &   6.1510 r
  mprj/o_FF[119]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.9937   1.0500            2.4336 &   8.5846 r
  mprj/o_q[119] (net)                                    2   0.0320 
  mprj/o_dly[119]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1690   0.9937   1.0500   0.0678   0.0720 &   8.6567 r
  mprj/o_dly[119]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.7917   1.0500            2.1774 &  10.8340 r
  mprj/o_q_dly[119] (net)                                2   0.0236 
  mprj/o_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.7917   1.0500   0.0000   0.0004 &  10.8345 r
  mprj/o_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.4201   1.0500            4.0644 &  14.8989 r
  mprj/io_out[20] (net)                                  1   0.2230 
  mprj/io_out[20] (user_proj_example)                                          0.0000   1.0500            0.0000 &  14.8989 r
  io_out[20] (net) 
  io_out[20] (out)                                                    1.9620   6.4212   1.0500   0.7948   0.8852 &  15.7841 r
  data arrival time                                                                                                 15.7841

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.7841
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.8841

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7516 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7516 

  slack (with derating applied) (VIOLATED)                                                               -7.8841 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.1325 



  Startpoint: mprj/o_FF[25]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8003   1.0500   0.0000   0.7207 &   6.3235 r
  mprj/o_FF[25]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5662   1.0500            2.1788 &   8.5023 r
  mprj/o_q[25] (net)                                     2   0.0164 
  mprj/o_dly[25]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1555   0.5662   1.0500   0.0634   0.0668 &   8.5691 r
  mprj/o_dly[25]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.9188   1.0500            2.2313 &  10.8004 r
  mprj/o_q_dly[25] (net)                                 2   0.0284 
  mprj/o_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1167   0.9188   1.0500   0.0477   0.0507 &  10.8511 r
  mprj/o_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.1967   1.0500            4.5038 &  15.3549 r
  mprj/wbs_dat_o[25] (net)                               1   0.2497 
  mprj/wbs_dat_o[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  15.3549 r
  wbs_dat_o[25] (net) 
  wbs_dat_o[25] (out)                                                 0.7409   7.1996   1.0500   0.2909   0.3917 &  15.7465 r
  data arrival time                                                                                                 15.7465

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.7465
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.8465

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7498 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7498 

  slack (with derating applied) (VIOLATED)                                                               -7.8465 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.0967 



  Startpoint: mprj/o_FF[69]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[37]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8852   1.0500   0.0000   1.2331 &   6.8359 r
  mprj/o_FF[69]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.9753   1.0500            2.4244 &   9.2604 r
  mprj/o_q[69] (net)                                     2   0.0314 
  mprj/o_dly[69]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.8319   0.9753   1.0500   0.3409   0.3585 &   9.6188 r
  mprj/o_dly[69]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2676   1.0500            1.8197 &  11.4385 r
  mprj/o_q_dly[69] (net)                                 1   0.0035 
  mprj/o_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2676   1.0500   0.0000   0.0000 &  11.4385 r
  mprj/o_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.8194   1.0500            4.2059 &  15.6444 r
  mprj/la_data_out[37] (net)                             1   0.2363 
  mprj/la_data_out[37] (user_proj_example)                                     0.0000   1.0500            0.0000 &  15.6444 r
  la_data_out[37] (net) 
  la_data_out[37] (out)                                               0.0000   6.8221   1.0500   0.0000   0.0816 &  15.7260 r
  data arrival time                                                                                                 15.7260

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.7260
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.8260

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7489 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7489 

  slack (with derating applied) (VIOLATED)                                                               -7.8260 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.0772 



  Startpoint: mprj/o_FF[60]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8921   1.0500   0.0000   1.1479 &   6.7507 r
  mprj/o_FF[60]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.8696   1.0500            2.3628 &   9.1135 r
  mprj/o_q[60] (net)                                     2   0.0276 
  mprj/o_dly[60]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.6743   0.8696   1.0500   0.2704   0.2844 &   9.3979 r
  mprj/o_dly[60]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3491   1.0500            1.8752 &  11.2731 r
  mprj/o_q_dly[60] (net)                                 1   0.0066 
  mprj/o_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3491   1.0500   0.0000   0.0001 &  11.2731 r
  mprj/o_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.8798   1.0500            4.2589 &  15.5320 r
  mprj/la_data_out[28] (net)                             1   0.2386 
  mprj/la_data_out[28] (user_proj_example)                                     0.0000   1.0500            0.0000 &  15.5320 r
  la_data_out[28] (net) 
  la_data_out[28] (out)                                               0.2888   6.8823   1.0500   0.1091   0.1921 &  15.7241 r
  data arrival time                                                                                                 15.7241

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.7241
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.8241

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7488 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7488 

  slack (with derating applied) (VIOLATED)                                                               -7.8241 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.0753 



  Startpoint: mprj/o_FF[125]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8835   1.0500   0.0000   1.2449 &   6.8476 r
  mprj/o_FF[125]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3255   1.0500            2.0241 &   8.8717 r
  mprj/o_q[125] (net)                                    1   0.0071 
  mprj/o_dly[125]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1239   0.3255   1.0500   0.0500   0.0525 &   8.9242 r
  mprj/o_dly[125]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9651   1.0500            2.2255 &  11.1497 r
  mprj/o_q_dly[125] (net)                                2   0.0301 
  mprj/o_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.9651   1.0500   0.0000   0.0006 &  11.1503 r
  mprj/o_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.9916   1.0500            4.3865 &  15.5369 r
  mprj/io_out[26] (net)                                  1   0.2424 
  mprj/io_out[26] (user_proj_example)                                          0.0000   1.0500            0.0000 &  15.5369 r
  io_out[26] (net) 
  io_out[26] (out)                                                    0.2424   6.9946   1.0500   0.0916   0.1820 &  15.7188 r
  data arrival time                                                                                                 15.7188

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.7188
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.8188

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7485 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7485 

  slack (with derating applied) (VIOLATED)                                                               -7.8188 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.0703 



  Startpoint: mprj/o_FF[18]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7608   1.0500   0.0000   0.4225 &   6.0253 r
  mprj/o_FF[18]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5103   1.0500            2.1423 &   8.1676 r
  mprj/o_q[18] (net)                                     2   0.0143 
  mprj/o_dly[18]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1170   0.5103   1.0500   0.0475   0.0501 &   8.2177 r
  mprj/o_dly[18]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7120   1.0500            2.0967 &  10.3144 r
  mprj/o_q_dly[18] (net)                                 2   0.0206 
  mprj/o_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0637   0.7120   1.0500   0.0246   0.0261 &  10.3404 r
  mprj/o_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.6064   1.0500            4.7178 &  15.0582 r
  mprj/wbs_dat_o[18] (net)                               1   0.2640 
  mprj/wbs_dat_o[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  15.0582 r
  wbs_dat_o[18] (net) 
  wbs_dat_o[18] (out)                                                 1.2327   7.6096   1.0500   0.4960   0.6156 &  15.6738 r
  data arrival time                                                                                                 15.6738

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.6738
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.7738

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7464 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7464 

  slack (with derating applied) (VIOLATED)                                                               -7.7738 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.0274 



  Startpoint: mprj/o_FF[121]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8847   1.0500   0.0000   1.2425 &   6.8453 r
  mprj/o_FF[121]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4788   1.0500            2.1243 &   8.9696 r
  mprj/o_q[121] (net)                                    2   0.0130 
  mprj/o_dly[121]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1308   0.4788   1.0500   0.0532   0.0560 &   9.0256 r
  mprj/o_dly[121]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9472   1.0500            2.2367 &  11.2623 r
  mprj/o_q_dly[121] (net)                                2   0.0294 
  mprj/o_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0306   0.9472   1.0500   0.0125   0.0136 &  11.2759 r
  mprj/o_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.6391   1.0500            4.1829 &  15.4588 r
  mprj/io_out[22] (net)                                  1   0.2300 
  mprj/io_out[22] (user_proj_example)                                          0.0000   1.0500            0.0000 &  15.4588 r
  io_out[22] (net) 
  io_out[22] (out)                                                    0.2863   6.6418   1.0500   0.1082   0.1937 &  15.6525 r
  data arrival time                                                                                                 15.6525

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.6525
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.7525

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7454 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7454 

  slack (with derating applied) (VIOLATED)                                                               -7.7525 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.0071 



  Startpoint: mprj/o_FF[45]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8785   1.0500   0.0000   1.0229 &   6.6257 r
  mprj/o_FF[45]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3056   1.0500            2.0102 &   8.6359 r
  mprj/o_q[45] (net)                                     1   0.0063 
  mprj/o_dly[45]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.3056   1.0500   0.0000   0.0000 &   8.6359 r
  mprj/o_dly[45]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6242   1.0500            2.0093 &  10.6453 r
  mprj/o_q_dly[45] (net)                                 2   0.0172 
  mprj/o_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2137   0.6242   1.0500   0.0863   0.0908 &  10.7361 r
  mprj/o_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.6651   1.0500            4.1749 &  14.9110 r
  mprj/la_data_out[13] (net)                             1   0.2310 
  mprj/la_data_out[13] (user_proj_example)                                     0.0000   1.0500            0.0000 &  14.9110 r
  la_data_out[13] (net) 
  la_data_out[13] (out)                                               1.5392   6.6676   1.0500   0.6272   0.7322 &  15.6432 r
  data arrival time                                                                                                 15.6432

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.6432
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.7432

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7449 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7449 

  slack (with derating applied) (VIOLATED)                                                               -7.7432 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.9983 



  Startpoint: mprj/o_FF[55]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8920   1.0500   0.0000   1.1481 &   6.7509 r
  mprj/o_FF[55]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2851   1.0500            1.9962 &   8.7471 r
  mprj/o_q[55] (net)                                     1   0.0055 
  mprj/o_dly[55]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2851   1.0500   0.0000   0.0001 &   8.7472 r
  mprj/o_dly[55]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7369   1.0500            2.0795 &  10.8267 r
  mprj/o_q_dly[55] (net)                                 2   0.0215 
  mprj/o_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3210   0.7369   1.0500   0.1274   0.1340 &  10.9607 r
  mprj/o_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.4647   1.0500            4.0735 &  15.0343 r
  mprj/la_data_out[23] (net)                             1   0.2242 
  mprj/la_data_out[23] (user_proj_example)                                     0.0000   1.0500            0.0000 &  15.0343 r
  la_data_out[23] (net) 
  la_data_out[23] (out)                                               1.1655   6.4667   1.0500   0.4710   0.5617 &  15.5960 r
  data arrival time                                                                                                 15.5960

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.5960
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.6960

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7427 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7427 

  slack (with derating applied) (VIOLATED)                                                               -7.6960 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.9533 



  Startpoint: mprj/o_FF[162]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8826   1.0500   0.0000   1.2464 &   6.8492 r
  mprj/o_FF[162]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3858   1.0500            2.0647 &   8.9139 r
  mprj/o_q[162] (net)                                    2   0.0095 
  mprj/o_dly[162]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0649   0.3858   1.0500   0.0262   0.0276 &   8.9415 r
  mprj/o_dly[162]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9151   1.0500            2.2035 &  11.1449 r
  mprj/o_q_dly[162] (net)                                2   0.0282 
  mprj/o_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0418   0.9151   1.0500   0.0163   0.0177 &  11.1626 r
  mprj/o_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.9047   1.0500            4.3303 &  15.4929 r
  mprj/io_oeb[25] (net)                                  1   0.2392 
  mprj/io_oeb[25] (user_proj_example)                                          0.0000   1.0500            0.0000 &  15.4929 r
  io_oeb[25] (net) 
  io_oeb[25] (out)                                                    0.0000   6.9079   1.0500   0.0000   0.0868 &  15.5797 r
  data arrival time                                                                                                 15.5797

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.5797
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.6797

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7419 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7419 

  slack (with derating applied) (VIOLATED)                                                               -7.6797 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.9378 



  Startpoint: mprj/o_FF[115]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8727   1.0500   0.0000   1.0068 &   6.6096 r
  mprj/o_FF[115]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2768   1.0500            1.9902 &   8.5998 r
  mprj/o_q[115] (net)                                    1   0.0052 
  mprj/o_dly[115]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2768   1.0500   0.0000   0.0000 &   8.5998 r
  mprj/o_dly[115]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8979   1.0500            2.1772 &  10.7770 r
  mprj/o_q_dly[115] (net)                                2   0.0276 
  mprj/o_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1123   0.8979   1.0500   0.0447   0.0474 &  10.8244 r
  mprj/o_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.8267   1.0500            4.2998 &  15.1242 r
  mprj/io_out[16] (net)                                  1   0.2371 
  mprj/io_out[16] (user_proj_example)                                          0.0000   1.0500            0.0000 &  15.1242 r
  io_out[16] (net) 
  io_out[16] (out)                                                    0.9226   6.8284   1.0500   0.3681   0.4521 &  15.5762 r
  data arrival time                                                                                                 15.5762

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.5762
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.6762

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7417 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7417 

  slack (with derating applied) (VIOLATED)                                                               -7.6762 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.9345 



  Startpoint: mprj/o_FF[62]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8921   1.0500   0.0000   1.1450 &   6.7478 r
  mprj/o_FF[62]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.7977   1.0500            2.3208 &   9.0686 r
  mprj/o_q[62] (net)                                     2   0.0250 
  mprj/o_dly[62]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0411   0.7977   1.0500   0.0158   0.0171 &   9.0857 r
  mprj/o_dly[62]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5769   1.0500            2.0280 &  11.1137 r
  mprj/o_q_dly[62] (net)                                 2   0.0154 
  mprj/o_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0636   0.5769   1.0500   0.0259   0.0274 &  11.1411 r
  mprj/o_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.5530   1.0500            4.1090 &  15.2501 r
  mprj/la_data_out[30] (net)                             1   0.2272 
  mprj/la_data_out[30] (user_proj_example)                                     0.0000   1.0500            0.0000 &  15.2501 r
  la_data_out[30] (net) 
  la_data_out[30] (out)                                               0.5928   6.5553   1.0500   0.2305   0.3132 &  15.5632 r
  data arrival time                                                                                                 15.5632

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.5632
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.6632

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7411 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7411 

  slack (with derating applied) (VIOLATED)                                                               -7.6632 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.9221 



  Startpoint: mprj/o_FF[29]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8038   1.0500   0.0000   0.7224 &   6.3252 r
  mprj/o_FF[29]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2923   1.0500            1.9997 &   8.3249 r
  mprj/o_q[29] (net)                                     1   0.0058 
  mprj/o_dly[29]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2923   1.0500   0.0000   0.0000 &   8.3249 r
  mprj/o_dly[29]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8757   1.0500            2.1658 &  10.4907 r
  mprj/o_q_dly[29] (net)                                 2   0.0267 
  mprj/o_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3551   0.8757   1.0500   0.1438   0.1515 &  10.6422 r
  mprj/o_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.0630   1.0500            4.4207 &  15.0629 r
  mprj/wbs_dat_o[29] (net)                               1   0.2449 
  mprj/wbs_dat_o[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  15.0629 r
  wbs_dat_o[29] (net) 
  wbs_dat_o[29] (out)                                                 0.9536   7.0660   1.0500   0.3804   0.4851 &  15.5480 r
  data arrival time                                                                                                 15.5480

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.5480
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.6480

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7404 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7404 

  slack (with derating applied) (VIOLATED)                                                               -7.6480 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.9076 



  Startpoint: mprj/o_FF[46]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8549   1.0500   0.0000   0.9126 &   6.5154 r
  mprj/o_FF[46]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4920   1.0500            2.1322 &   8.6476 r
  mprj/o_q[46] (net)                                     2   0.0136 
  mprj/o_dly[46]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.4920   1.0500   0.0000   0.0002 &   8.6477 r
  mprj/o_dly[46]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3172   1.0500            1.8243 &  10.4721 r
  mprj/o_q_dly[46] (net)                                 1   0.0054 
  mprj/o_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3172   1.0500   0.0000   0.0001 &  10.4721 r
  mprj/o_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.9648   1.0500            4.3003 &  14.7724 r
  mprj/la_data_out[14] (net)                             1   0.2416 
  mprj/la_data_out[14] (user_proj_example)                                     0.0000   1.0500            0.0000 &  14.7724 r
  la_data_out[14] (net) 
  la_data_out[14] (out)                                               1.4924   6.9674   1.0500   0.6067   0.7156 &  15.4880 r
  data arrival time                                                                                                 15.4880

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.4880
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.5880

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7375 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7375 

  slack (with derating applied) (VIOLATED)                                                               -7.5880 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.8505 



  Startpoint: mprj/o_FF[31]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8173   1.0500   0.0000   0.6297 &   6.2325 r
  mprj/o_FF[31]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2562   1.0500            1.9749 &   8.2075 r
  mprj/o_q[31] (net)                                     1   0.0043 
  mprj/o_dly[31]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2562   1.0500   0.0000   0.0000 &   8.2075 r
  mprj/o_dly[31]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7482   1.0500            2.0823 &  10.2898 r
  mprj/o_q_dly[31] (net)                                 2   0.0220 
  mprj/o_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.7482   1.0500   0.0000   0.0003 &  10.2901 r
  mprj/o_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.2276   1.0500            4.5082 &  14.7984 r
  mprj/wbs_dat_o[31] (net)                               1   0.2508 
  mprj/wbs_dat_o[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  14.7984 r
  wbs_dat_o[31] (net) 
  wbs_dat_o[31] (out)                                                 1.3919   7.2302   1.0500   0.5638   0.6752 &  15.4736 r
  data arrival time                                                                                                 15.4736

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.4736
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.5736

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7368 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7368 

  slack (with derating applied) (VIOLATED)                                                               -7.5736 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.8368 



  Startpoint: mprj/o_FF[10]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7205   1.0500   0.0000   0.2889 &   5.8917 r
  mprj/o_FF[10]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6879   1.0500            2.2537 &   8.1455 r
  mprj/o_q[10] (net)                                     2   0.0210 
  mprj/o_dly[10]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.6879   1.0500   0.0000   0.0003 &   8.1458 r
  mprj/o_dly[10]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6246   1.0500            2.0537 &  10.1995 r
  mprj/o_q_dly[10] (net)                                 2   0.0173 
  mprj/o_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0219   0.6246   1.0500   0.0087   0.0094 &  10.2089 r
  mprj/o_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.8305   1.0500            4.8335 &  15.0424 r
  mprj/wbs_dat_o[10] (net)                               1   0.2716 
  mprj/wbs_dat_o[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  15.0424 r
  wbs_dat_o[10] (net) 
  wbs_dat_o[10] (out)                                                 0.7586   7.8342   1.0500   0.2966   0.4153 &  15.4577 r
  data arrival time                                                                                                 15.4577

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.4577
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.5577

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7361 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7361 

  slack (with derating applied) (VIOLATED)                                                               -7.5577 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.8216 



  Startpoint: mprj/o_FF[3]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.7609   1.0500   0.0000   0.4198 &   6.0226 r
  mprj/o_FF[3]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.5073   1.0500            2.1404 &   8.1630 r
  mprj/o_q[3] (net)                                      2   0.0141 
  mprj/o_dly[3]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0426   0.5073   1.0500   0.0173   0.0184 &   8.1814 r
  mprj/o_dly[3]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.4762   1.0500            1.9398 &  10.1212 r
  mprj/o_q_dly[3] (net)                                  2   0.0115 
  mprj/o_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.4762   1.0500   0.0000   0.0001 &  10.1213 r
  mprj/o_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             8.0301   1.0500            4.9232 &  15.0445 r
  mprj/wbs_dat_o[3] (net)                                1   0.2784 
  mprj/wbs_dat_o[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  15.0445 r
  wbs_dat_o[3] (net) 
  wbs_dat_o[3] (out)                                                  0.6532   8.0343   1.0500   0.2518   0.3784 &  15.4229 r
  data arrival time                                                                                                 15.4229

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.4229
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.5229

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7344 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7344 

  slack (with derating applied) (VIOLATED)                                                               -7.5229 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.7885 



  Startpoint: mprj/o_FF[113]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8659   1.0500   0.0000   0.9649 &   6.5677 r
  mprj/o_FF[113]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4283   1.0500            2.0916 &   8.6593 r
  mprj/o_q[113] (net)                                    2   0.0111 
  mprj/o_dly[113]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0507   0.4283   1.0500   0.0201   0.0212 &   8.6805 r
  mprj/o_dly[113]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.7431   1.0500            2.1040 &  10.7846 r
  mprj/o_q_dly[113] (net)                                2   0.0218 
  mprj/o_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.7431   1.0500   0.0000   0.0004 &  10.7849 r
  mprj/o_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.9775   1.0500            4.3613 &  15.1463 r
  mprj/io_out[14] (net)                                  1   0.2419 
  mprj/io_out[14] (user_proj_example)                                          0.0000   1.0500            0.0000 &  15.1463 r
  io_out[14] (net) 
  io_out[14] (out)                                                    0.4221   6.9802   1.0500   0.1595   0.2504 &  15.3967 r
  data arrival time                                                                                                 15.3967

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.3967
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.4967

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7332 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7332 

  slack (with derating applied) (VIOLATED)                                                               -7.4967 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.7635 



  Startpoint: mprj/o_FF[116]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8733   1.0500   0.0000   1.0060 &   6.6088 r
  mprj/o_FF[116]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4802   1.0500            2.1250 &   8.7338 r
  mprj/o_q[116] (net)                                    2   0.0131 
  mprj/o_dly[116]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.4802   1.0500   0.0000   0.0002 &   8.7339 r
  mprj/o_dly[116]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8863   1.0500            2.1994 &  10.9334 r
  mprj/o_q_dly[116] (net)                                2   0.0272 
  mprj/o_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1623   0.8863   1.0500   0.0657   0.0695 &  11.0029 r
  mprj/o_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.8555   1.0500            3.7418 &  14.7447 r
  mprj/io_out[17] (net)                                  1   0.2030 
  mprj/io_out[17] (user_proj_example)                                          0.0000   1.0500            0.0000 &  14.7447 r
  io_out[17] (net) 
  io_out[17] (out)                                                    1.2833   5.8567   1.0500   0.5221   0.5980 &  15.3427 r
  data arrival time                                                                                                 15.3427

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.3427
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.4427

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7306 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7306 

  slack (with derating applied) (VIOLATED)                                                               -7.4427 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.7121 



  Startpoint: mprj/o_FF[5]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.7108   1.0500   0.0000   0.2612 &   5.8640 r
  mprj/o_FF[5]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.4789   1.0500            2.1214 &   7.9855 r
  mprj/o_q[5] (net)                                      2   0.0131 
  mprj/o_dly[5]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0716   0.4789   1.0500   0.0285   0.0301 &   8.0156 r
  mprj/o_dly[5]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.6590   1.0500            2.0577 &  10.0733 r
  mprj/o_q_dly[5] (net)                                  2   0.0186 
  mprj/o_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0456   0.6590   1.0500   0.0178   0.0189 &  10.0922 r
  mprj/o_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             7.9886   1.0500            4.9222 &  15.0144 r
  mprj/wbs_dat_o[5] (net)                                1   0.2770 
  mprj/wbs_dat_o[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  15.0144 r
  wbs_dat_o[5] (net) 
  wbs_dat_o[5] (out)                                                  0.5442   7.9927   1.0500   0.2062   0.3282 &  15.3426 r
  data arrival time                                                                                                 15.3426

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.3426
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.4426

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7306 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7306 

  slack (with derating applied) (VIOLATED)                                                               -7.4426 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.7120 



  Startpoint: mprj/o_FF[54]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8920   1.0500   0.0000   1.1481 &   6.7509 r
  mprj/o_FF[54]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2349   1.0500            1.9614 &   8.7123 r
  mprj/o_q[54] (net)                                     1   0.0035 
  mprj/o_dly[54]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2349   1.0500   0.0000   0.0000 &   8.7124 r
  mprj/o_dly[54]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5724   1.0500            1.9643 &  10.6766 r
  mprj/o_q_dly[54] (net)                                 2   0.0152 
  mprj/o_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5724   1.0500   0.0000   0.0002 &  10.6768 r
  mprj/o_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.4476   1.0500            4.0498 &  14.7266 r
  mprj/la_data_out[22] (net)                             1   0.2235 
  mprj/la_data_out[22] (user_proj_example)                                     0.0000   1.0500            0.0000 &  14.7266 r
  la_data_out[22] (net) 
  la_data_out[22] (out)                                               1.2546   6.4497   1.0500   0.5084   0.6007 &  15.3273 r
  data arrival time                                                                                                 15.3273

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.3273
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.4273

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7299 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7299 

  slack (with derating applied) (VIOLATED)                                                               -7.4273 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.6975 



  Startpoint: mprj/o_FF[112]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7950   1.0500   0.0000   0.5464 &   6.1492 r
  mprj/o_FF[112]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5474   1.0500            2.1667 &   8.3159 r
  mprj/o_q[112] (net)                                    2   0.0157 
  mprj/o_dly[112]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.5474   1.0500   0.0000   0.0002 &   8.3161 r
  mprj/o_dly[112]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.7695   1.0500            2.1374 &  10.4535 r
  mprj/o_q_dly[112] (net)                                2   0.0228 
  mprj/o_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.7695   1.0500   0.0000   0.0004 &  10.4539 r
  mprj/o_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.9048   1.0500            4.3257 &  14.7796 r
  mprj/io_out[13] (net)                                  1   0.2395 
  mprj/io_out[13] (user_proj_example)                                          0.0000   1.0500            0.0000 &  14.7796 r
  io_out[13] (net) 
  io_out[13] (out)                                                    1.0073   6.9071   1.0500   0.4034   0.5008 &  15.2803 r
  data arrival time                                                                                                 15.2803

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.2803
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.3803

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7276 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7276 

  slack (with derating applied) (VIOLATED)                                                               -7.3803 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.6527 



  Startpoint: mprj/o_FF[43]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8743   1.0500   0.0000   1.0045 &   6.6073 r
  mprj/o_FF[43]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2893   1.0500            1.9988 &   8.6062 r
  mprj/o_q[43] (net)                                     1   0.0057 
  mprj/o_dly[43]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2893   1.0500   0.0000   0.0000 &   8.6062 r
  mprj/o_dly[43]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6998   1.0500            2.0574 &  10.6636 r
  mprj/o_q_dly[43] (net)                                 2   0.0202 
  mprj/o_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1816   0.6998   1.0500   0.0733   0.0772 &  10.7408 r
  mprj/o_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.6571   1.0500            4.1783 &  14.9192 r
  mprj/la_data_out[11] (net)                             1   0.2308 
  mprj/la_data_out[11] (user_proj_example)                                     0.0000   1.0500            0.0000 &  14.9192 r
  la_data_out[11] (net) 
  la_data_out[11] (out)                                               0.6974   6.6594   1.0500   0.2741   0.3606 &  15.2797 r
  data arrival time                                                                                                 15.2797

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.2797
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.3797

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7276 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7276 

  slack (with derating applied) (VIOLATED)                                                               -7.3797 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.6521 



  Startpoint: mprj/o_FF[114]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8821   1.0500   0.0000   1.2471 &   6.8499 r
  mprj/o_FF[114]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2554   1.0500            1.9755 &   8.8254 r
  mprj/o_q[114] (net)                                    1   0.0043 
  mprj/o_dly[114]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2554   1.0500   0.0000   0.0000 &   8.8254 r
  mprj/o_dly[114]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9210   1.0500            2.1882 &  11.0136 r
  mprj/o_q_dly[114] (net)                                2   0.0284 
  mprj/o_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0220   0.9210   1.0500   0.0086   0.0096 &  11.0233 r
  mprj/o_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.6096   1.0500            4.1618 &  15.1851 r
  mprj/io_out[15] (net)                                  1   0.2289 
  mprj/io_out[15] (user_proj_example)                                          0.0000   1.0500            0.0000 &  15.1851 r
  io_out[15] (net) 
  io_out[15] (out)                                                    0.0000   6.6123   1.0500   0.0000   0.0807 &  15.2659 r
  data arrival time                                                                                                 15.2659

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.2659
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.3659

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7269 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7269 

  slack (with derating applied) (VIOLATED)                                                               -7.3659 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.6389 



  Startpoint: mprj/o_FF[22]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7904   1.0500   0.0000   0.6752 &   6.2780 r
  mprj/o_FF[22]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4039   1.0500            2.0748 &   8.3528 r
  mprj/o_q[22] (net)                                     2   0.0102 
  mprj/o_dly[22]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.4039   1.0500   0.0000   0.0001 &   8.3529 r
  mprj/o_dly[22]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5743   1.0500            1.9903 &  10.3432 r
  mprj/o_q_dly[22] (net)                                 2   0.0153 
  mprj/o_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0867   0.5743   1.0500   0.0348   0.0367 &  10.3799 r
  mprj/o_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.2551   1.0500            4.5052 &  14.8851 r
  mprj/wbs_dat_o[22] (net)                               1   0.2516 
  mprj/wbs_dat_o[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  14.8851 r
  wbs_dat_o[22] (net) 
  wbs_dat_o[22] (out)                                                 0.7092   7.2581   1.0500   0.2774   0.3799 &  15.2650 r
  data arrival time                                                                                                 15.2650

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.2650
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.3650

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7269 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7269 

  slack (with derating applied) (VIOLATED)                                                               -7.3650 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.6381 



  Startpoint: mprj/o_FF[14]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7609   1.0500   0.0000   0.4221 &   6.0249 r
  mprj/o_FF[14]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2770   1.0500            1.9884 &   8.0133 r
  mprj/o_q[14] (net)                                     1   0.0052 
  mprj/o_dly[14]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2770   1.0500   0.0000   0.0001 &   8.0134 r
  mprj/o_dly[14]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7550   1.0500            2.0895 &  10.1029 r
  mprj/o_q_dly[14] (net)                                 2   0.0222 
  mprj/o_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0962   0.7550   1.0500   0.0390   0.0412 &  10.1441 r
  mprj/o_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.6510   1.0500            4.7435 &  14.8876 r
  mprj/wbs_dat_o[14] (net)                               1   0.2654 
  mprj/wbs_dat_o[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  14.8876 r
  wbs_dat_o[14] (net) 
  wbs_dat_o[14] (out)                                                 0.6340   7.6546   1.0500   0.2448   0.3564 &  15.2440 r
  data arrival time                                                                                                 15.2440

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.2440
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.3440

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7259 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7259 

  slack (with derating applied) (VIOLATED)                                                               -7.3440 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.6181 



  Startpoint: mprj/o_FF[33]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7950   1.0500   0.0000   0.5461 &   6.1489 r
  mprj/o_FF[33]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2329   1.0500            1.9584 &   8.1073 r
  mprj/o_q[33] (net)                                     1   0.0034 
  mprj/o_dly[33]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2329   1.0500   0.0000   0.0000 &   8.1073 r
  mprj/o_dly[33]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7787   1.0500            2.0974 &  10.2047 r
  mprj/o_q_dly[33] (net)                                 2   0.0231 
  mprj/o_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0537   0.7787   1.0500   0.0209   0.0223 &  10.2270 r
  mprj/o_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.2963   1.0500            4.5497 &  14.7767 r
  mprj/la_data_out[1] (net)                              1   0.2532 
  mprj/la_data_out[1] (user_proj_example)                                      0.0000   1.0500            0.0000 &  14.7767 r
  la_data_out[1] (net) 
  la_data_out[1] (out)                                                0.7978   7.2990   1.0500   0.3145   0.4143 &  15.1911 r
  data arrival time                                                                                                 15.1911

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.1911
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.2911

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7234 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7234 

  slack (with derating applied) (VIOLATED)                                                               -7.2911 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.5677 



  Startpoint: mprj/o_FF[52]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8661   1.0500   0.0000   0.9647 &   6.5675 r
  mprj/o_FF[52]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4635   1.0500            2.1142 &   8.6816 r
  mprj/o_q[52] (net)                                     2   0.0125 
  mprj/o_dly[52]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.4635   1.0500   0.0000   0.0002 &   8.6818 r
  mprj/o_dly[52]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8152   1.0500            2.1534 &  10.8351 r
  mprj/o_q_dly[52] (net)                                 2   0.0245 
  mprj/o_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0561   0.8152   1.0500   0.0213   0.0228 &  10.8580 r
  mprj/o_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.1867   1.0500            3.9195 &  14.7775 r
  mprj/la_data_out[20] (net)                             1   0.2144 
  mprj/la_data_out[20] (user_proj_example)                                     0.0000   1.0500            0.0000 &  14.7775 r
  la_data_out[20] (net) 
  la_data_out[20] (out)                                               0.8276   6.1887   1.0500   0.3300   0.4108 &  15.1883 r
  data arrival time                                                                                                 15.1883

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.1883
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.2883

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7233 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7233 

  slack (with derating applied) (VIOLATED)                                                               -7.2883 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.5650 



  Startpoint: mprj/o_FF[21]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8198   1.0500   0.0000   0.6400 &   6.2428 r
  mprj/o_FF[21]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4152   1.0500            2.0825 &   8.3253 r
  mprj/o_q[21] (net)                                     2   0.0106 
  mprj/o_dly[21]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.4152   1.0500   0.0000   0.0001 &   8.3254 r
  mprj/o_dly[21]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5377   1.0500            1.9674 &  10.2929 r
  mprj/o_q_dly[21] (net)                                 2   0.0139 
  mprj/o_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0876   0.5377   1.0500   0.0353   0.0372 &  10.3301 r
  mprj/o_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.1405   1.0500            4.4286 &  14.7586 r
  mprj/wbs_dat_o[21] (net)                               1   0.2474 
  mprj/wbs_dat_o[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  14.7586 r
  wbs_dat_o[21] (net) 
  wbs_dat_o[21] (out)                                                 0.7003   7.1439   1.0500   0.2740   0.3796 &  15.1382 r
  data arrival time                                                                                                 15.1382

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.1382
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.2382

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7209 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7209 

  slack (with derating applied) (VIOLATED)                                                               -7.2382 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.5173 



  Startpoint: mprj/o_FF[175]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_ack_o (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7051   1.0500   0.0000   0.2453 &   5.8480 r
  mprj/o_FF[175]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2579   1.0500            1.9742 &   7.8223 r
  mprj/o_q[175] (net)                                    1   0.0044 
  mprj/o_dly[175]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2579   1.0500   0.0000   0.0001 &   7.8223 r
  mprj/o_dly[175]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6037   1.0500            1.9887 &   9.8110 r
  mprj/o_q_dly[175] (net)                                2   0.0164 
  mprj/o_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1190   0.6037   1.0500   0.0483   0.0509 &   9.8619 r
  mprj/o_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.2343   1.0500            5.0498 &  14.9116 r
  mprj/wbs_ack_o (net)                                   1   0.2853 
  mprj/wbs_ack_o (user_proj_example)                                           0.0000   1.0500            0.0000 &  14.9116 r
  wbs_ack_o (net) 
  wbs_ack_o (out)                                                     0.0000   8.2392   1.0500   0.0000   0.1248 &  15.0364 r
  data arrival time                                                                                                 15.0364

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.0364
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.1364

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7160 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7160 

  slack (with derating applied) (VIOLATED)                                                               -7.1364 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.4204 



  Startpoint: mprj/o_FF[0]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.7051   1.0500   0.0000   0.2453 &   5.8481 r
  mprj/o_FF[0]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.3200   1.0500            2.0173 &   7.8653 r
  mprj/o_q[0] (net)                                      1   0.0069 
  mprj/o_dly[0]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.3200   1.0500   0.0000   0.0001 &   7.8654 r
  mprj/o_dly[0]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.6559   1.0500            2.0326 &   9.8980 r
  mprj/o_q_dly[0] (net)                                  2   0.0185 
  mprj/o_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.2148   0.6559   1.0500   0.0836   0.0879 &   9.9860 r
  mprj/o_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             7.9738   1.0500            4.9087 &  14.8946 r
  mprj/wbs_dat_o[0] (net)                                1   0.2763 
  mprj/wbs_dat_o[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  14.8946 r
  wbs_dat_o[0] (net) 
  wbs_dat_o[0] (out)                                                  0.0000   7.9784   1.0500   0.0000   0.1173 &  15.0119 r
  data arrival time                                                                                                 15.0119

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.0119
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.1119

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7149 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7149 

  slack (with derating applied) (VIOLATED)                                                               -7.1119 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.3971 



  Startpoint: mprj/o_FF[13]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7609   1.0500   0.0000   0.4219 &   6.0247 r
  mprj/o_FF[13]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3083   1.0500            2.0101 &   8.0348 r
  mprj/o_q[13] (net)                                     1   0.0064 
  mprj/o_dly[13]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.3083   1.0500   0.0000   0.0001 &   8.0348 r
  mprj/o_dly[13]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6387   1.0500            2.0195 &  10.0543 r
  mprj/o_q_dly[13] (net)                                 2   0.0178 
  mprj/o_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.6387   1.0500   0.0000   0.0003 &  10.0545 r
  mprj/o_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.4589   1.0500            4.6249 &  14.6795 r
  mprj/wbs_dat_o[13] (net)                               1   0.2587 
  mprj/wbs_dat_o[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  14.6795 r
  wbs_dat_o[13] (net) 
  wbs_dat_o[13] (out)                                                 0.5677   7.4623   1.0500   0.2175   0.3238 &  15.0033 r
  data arrival time                                                                                                 15.0033

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.0033
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.1033

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7144 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7144 

  slack (with derating applied) (VIOLATED)                                                               -7.1033 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.3888 



  Startpoint: mprj/o_FF[158]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8660   1.0500   0.0000   0.9648 &   6.5676 r
  mprj/o_FF[158]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.7411   1.0500            2.2873 &   8.8549 r
  mprj/o_q[158] (net)                                    2   0.0229 
  mprj/o_dly[158]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.7411   1.0500   0.0000   0.0005 &   8.8554 r
  mprj/o_dly[158]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8484   1.0500            2.1979 &  11.0533 r
  mprj/o_q_dly[158] (net)                                2   0.0257 
  mprj/o_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.8484   1.0500   0.0000   0.0005 &  11.0537 r
  mprj/o_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.0190   1.0500            3.8219 &  14.8756 r
  mprj/io_oeb[21] (net)                                  1   0.2083 
  mprj/io_oeb[21] (user_proj_example)                                          0.0000   1.0500            0.0000 &  14.8756 r
  io_oeb[21] (net) 
  io_oeb[21] (out)                                                    0.0000   6.0211   1.0500   0.0000   0.0654 &  14.9411 r
  data arrival time                                                                                                 14.9411

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.9411
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.0411

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7115 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7115 

  slack (with derating applied) (VIOLATED)                                                               -7.0411 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.3296 



  Startpoint: mprj/o_FF[153]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8727   1.0500   0.0000   1.0067 &   6.6095 r
  mprj/o_FF[153]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3099   1.0500            2.0131 &   8.6226 r
  mprj/o_q[153] (net)                                    1   0.0065 
  mprj/o_dly[153]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3099   1.0500   0.0000   0.0001 &   8.6227 r
  mprj/o_dly[153]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9787   1.0500            2.2316 &  10.8542 r
  mprj/o_q_dly[153] (net)                                2   0.0306 
  mprj/o_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.3036   0.9787   1.0500   0.1231   0.1299 &  10.9841 r
  mprj/o_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.9014   1.0500            3.7686 &  14.7527 r
  mprj/io_oeb[16] (net)                                  1   0.2043 
  mprj/io_oeb[16] (user_proj_example)                                          0.0000   1.0500            0.0000 &  14.7527 r
  io_oeb[16] (net) 
  io_oeb[16] (out)                                                    0.3118   5.9031   1.0500   0.1178   0.1827 &  14.9355 r
  data arrival time                                                                                                 14.9355

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.9355
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.0355

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7112 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7112 

  slack (with derating applied) (VIOLATED)                                                               -7.0355 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.3243 



  Startpoint: mprj/o_FF[150]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7950   1.0500   0.0000   0.5455 &   6.1482 r
  mprj/o_FF[150]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4668   1.0500            2.1151 &   8.2633 r
  mprj/o_q[150] (net)                                    2   0.0126 
  mprj/o_dly[150]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1217   0.4668   1.0500   0.0497   0.0523 &   8.3156 r
  mprj/o_dly[150]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9256   1.0500            2.2217 &  10.5373 r
  mprj/o_q_dly[150] (net)                                2   0.0286 
  mprj/o_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.9256   1.0500   0.0000   0.0007 &  10.5380 r
  mprj/o_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.6341   1.0500            4.1769 &  14.7148 r
  mprj/io_oeb[13] (net)                                  1   0.2298 
  mprj/io_oeb[13] (user_proj_example)                                          0.0000   1.0500            0.0000 &  14.7148 r
  io_oeb[13] (net) 
  io_oeb[13] (out)                                                    0.0000   6.6369   1.0500   0.0000   0.0804 &  14.7952 r
  data arrival time                                                                                                 14.7952

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.7952
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.8952

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7045 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7045 

  slack (with derating applied) (VIOLATED)                                                               -6.8952 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.1907 



  Startpoint: mprj/o_FF[120]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8728   1.0500   0.0000   1.0066 &   6.6094 r
  mprj/o_FF[120]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4465   1.0500            2.1034 &   8.7128 r
  mprj/o_q[120] (net)                                    2   0.0118 
  mprj/o_dly[120]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.4465   1.0500   0.0000   0.0001 &   8.7130 r
  mprj/o_dly[120]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8780   1.0500            2.1895 &  10.9024 r
  mprj/o_q_dly[120] (net)                                2   0.0268 
  mprj/o_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2198   0.8780   1.0500   0.0899   0.0948 &  10.9973 r
  mprj/o_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.8422   1.0500            3.7242 &  14.7214 r
  mprj/io_out[21] (net)                                  1   0.2021 
  mprj/io_out[21] (user_proj_example)                                          0.0000   1.0500            0.0000 &  14.7214 r
  io_out[21] (net) 
  io_out[21] (out)                                                    0.0000   5.8442   1.0500   0.0000   0.0619 &  14.7833 r
  data arrival time                                                                                                 14.7833

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.7833
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.8833

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7040 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7040 

  slack (with derating applied) (VIOLATED)                                                               -6.8833 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.1793 



  Startpoint: mprj/o_FF[146]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7898   1.0500   0.0000   0.5208 &   6.1236 r
  mprj/o_FF[146]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2984   1.0500            2.0037 &   8.1273 r
  mprj/o_q[146] (net)                                    1   0.0060 
  mprj/o_dly[146]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0536   0.2984   1.0500   0.0217   0.0228 &   8.1501 r
  mprj/o_dly[146]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9283   1.0500            2.1989 &  10.3490 r
  mprj/o_q_dly[146] (net)                                2   0.0287 
  mprj/o_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.9283   1.0500   0.0000   0.0005 &  10.3496 r
  mprj/o_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.5204   1.0500            4.1160 &  14.4656 r
  mprj/io_oeb[9] (net)                                   1   0.2259 
  mprj/io_oeb[9] (user_proj_example)                                           0.0000   1.0500            0.0000 &  14.4656 r
  io_oeb[9] (net) 
  io_oeb[9] (out)                                                     0.4710   6.5228   1.0500   0.1795   0.2631 &  14.7286 r
  data arrival time                                                                                                 14.7286

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.7286
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.8286

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7014 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7014 

  slack (with derating applied) (VIOLATED)                                                               -6.8286 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.1273 



  Startpoint: mprj/o_FF[149]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7950   1.0500   0.0000   0.5426 &   6.1454 r
  mprj/o_FF[149]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2954   1.0500            2.0017 &   8.1472 r
  mprj/o_q[149] (net)                                    1   0.0059 
  mprj/o_dly[149]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2954   1.0500   0.0000   0.0001 &   8.1472 r
  mprj/o_dly[149]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9136   1.0500            2.1895 &  10.3367 r
  mprj/o_q_dly[149] (net)                                2   0.0282 
  mprj/o_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.9136   1.0500   0.0000   0.0006 &  10.3373 r
  mprj/o_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.4198   1.0500            4.0586 &  14.3959 r
  mprj/io_oeb[12] (net)                                  1   0.2225 
  mprj/io_oeb[12] (user_proj_example)                                          0.0000   1.0500            0.0000 &  14.3959 r
  io_oeb[12] (net) 
  io_oeb[12] (out)                                                    0.4188   6.4222   1.0500   0.1582   0.2378 &  14.6337 r
  data arrival time                                                                                                 14.6337

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.6337
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.7337

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6968 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6968 

  slack (with derating applied) (VIOLATED)                                                               -6.7337 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.0368 



  Startpoint: mprj/o_FF[111]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7950   1.0500   0.0000   0.5448 &   6.1476 r
  mprj/o_FF[111]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3428   1.0500            2.0346 &   8.1822 r
  mprj/o_q[111] (net)                                    1   0.0078 
  mprj/o_dly[111]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1175   0.3428   1.0500   0.0474   0.0499 &   8.2321 r
  mprj/o_dly[111]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9347   1.0500            2.2093 &  10.4414 r
  mprj/o_q_dly[111] (net)                                2   0.0289 
  mprj/o_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.9347   1.0500   0.0000   0.0006 &  10.4420 r
  mprj/o_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.4534   1.0500            4.0796 &  14.5216 r
  mprj/io_out[12] (net)                                  1   0.2236 
  mprj/io_out[12] (user_proj_example)                                          0.0000   1.0500            0.0000 &  14.5216 r
  io_out[12] (net) 
  io_out[12] (out)                                                    0.0000   6.4557   1.0500   0.0000   0.0710 &  14.5927 r
  data arrival time                                                                                                 14.5927

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.5927
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.6927

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6949 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6949 

  slack (with derating applied) (VIOLATED)                                                               -6.6927 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.9978 



  Startpoint: mprj/o_FF[117]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8659   1.0500   0.0000   0.9649 &   6.5677 r
  mprj/o_FF[117]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4497   1.0500            2.1054 &   8.6731 r
  mprj/o_q[117] (net)                                    2   0.0119 
  mprj/o_dly[117]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.4497   1.0500   0.0000   0.0002 &   8.6732 r
  mprj/o_dly[117]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.1911   1.0500            2.3817 &  11.0549 r
  mprj/o_q_dly[117] (net)                                2   0.0385 
  mprj/o_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.6991   1.1911   1.0500   0.2854   0.3005 &  11.3554 r
  mprj/o_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.6846   1.0500            3.0872 &  14.4427 r
  mprj/io_out[18] (net)                                  1   0.1618 
  mprj/io_out[18] (user_proj_example)                                          0.0000   1.0500            0.0000 &  14.4427 r
  io_out[18] (net) 
  io_out[18] (out)                                                    0.2037   4.7017   1.0500   0.0770   0.1144 &  14.5570 r
  data arrival time                                                                                                 14.5570

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.5570
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.6570

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6932 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6932 

  slack (with derating applied) (VIOLATED)                                                               -6.6570 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.9639 



  Startpoint: mprj/o_FF[157]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7950   1.0500   0.0000   0.5471 &   6.1499 r
  mprj/o_FF[157]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.8585   1.0500            2.3547 &   8.5046 r
  mprj/o_q[157] (net)                                    2   0.0272 
  mprj/o_dly[157]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0767   0.8585   1.0500   0.0301   0.0322 &   8.5368 r
  mprj/o_dly[157]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8195   1.0500            2.1868 &  10.7236 r
  mprj/o_q_dly[157] (net)                                2   0.0247 
  mprj/o_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.8195   1.0500   0.0000   0.0004 &  10.7241 r
  mprj/o_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.6736   1.0500            3.6287 &  14.3527 r
  mprj/io_oeb[20] (net)                                  1   0.1964 
  mprj/io_oeb[20] (user_proj_example)                                          0.0000   1.0500            0.0000 &  14.3527 r
  io_oeb[20] (net) 
  io_oeb[20] (out)                                                    0.0000   5.6750   1.0500   0.0000   0.0511 &  14.4039 r
  data arrival time                                                                                                 14.4039

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.4039
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.5039

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6859 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6859 

  slack (with derating applied) (VIOLATED)                                                               -6.5039 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.8180 



  Startpoint: mprj/o_FF[154]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8731   1.0500   0.0000   1.0063 &   6.6091 r
  mprj/o_FF[154]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5372   1.0500            2.1615 &   8.7706 r
  mprj/o_q[154] (net)                                    2   0.0153 
  mprj/o_dly[154]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.5372   1.0500   0.0000   0.0002 &   8.7708 r
  mprj/o_dly[154]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.7597   1.0500            2.1300 &  10.9007 r
  mprj/o_q_dly[154] (net)                                2   0.0224 
  mprj/o_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1007   0.7597   1.0500   0.0402   0.0426 &  10.9433 r
  mprj/o_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.9774   1.0500            3.2249 &  14.1682 r
  mprj/io_oeb[17] (net)                                  1   0.1720 
  mprj/io_oeb[17] (user_proj_example)                                          0.0000   1.0500            0.0000 &  14.1682 r
  io_oeb[17] (net) 
  io_oeb[17] (out)                                                    0.0000   4.9784   1.0500   0.0000   0.0409 &  14.2091 r
  data arrival time                                                                                                 14.2091

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.2091
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.3091

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6766 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6766 

  slack (with derating applied) (VIOLATED)                                                               -6.3091 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.6325 



  Startpoint: mprj/o_FF[155]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8735   1.0500   0.0000   1.0058 &   6.6086 r
  mprj/o_FF[155]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4567   1.0500            2.1100 &   8.7185 r
  mprj/o_q[155] (net)                                    2   0.0122 
  mprj/o_dly[155]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1236   0.4567   1.0500   0.0503   0.0530 &   8.7715 r
  mprj/o_dly[155]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0512   1.0500            2.2973 &  11.0688 r
  mprj/o_q_dly[155] (net)                                2   0.0333 
  mprj/o_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.3481   1.0512   1.0500   0.1410   0.1488 &  11.2175 r
  mprj/o_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.3716   1.0500            2.9038 &  14.1214 r
  mprj/io_oeb[18] (net)                                  1   0.1508 
  mprj/io_oeb[18] (user_proj_example)                                          0.0000   1.0500            0.0000 &  14.1214 r
  io_oeb[18] (net) 
  io_oeb[18] (out)                                                    0.0000   4.3861   1.0500   0.0000   0.0278 &  14.1492 r
  data arrival time                                                                                                 14.1492

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.1492
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.2492

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6738 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6738 

  slack (with derating applied) (VIOLATED)                                                               -6.2492 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.5754 



  Startpoint: mprj/o_FF[118]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7950   1.0500   0.0000   0.5469 &   6.1497 r
  mprj/o_FF[118]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.6356   1.0500            2.2231 &   8.3728 r
  mprj/o_q[118] (net)                                    2   0.0191 
  mprj/o_dly[118]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.6356   1.0500   0.0000   0.0003 &   8.3732 r
  mprj/o_dly[118]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9379   1.0500            2.2469 &  10.6201 r
  mprj/o_q_dly[118] (net)                                2   0.0291 
  mprj/o_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0952   0.9379   1.0500   0.0374   0.0399 &  10.6600 r
  mprj/o_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.7742   1.0500            3.1264 &  13.7864 r
  mprj/io_out[19] (net)                                  1   0.1650 
  mprj/io_out[19] (user_proj_example)                                          0.0000   1.0500            0.0000 &  13.7864 r
  io_out[19] (net) 
  io_out[19] (out)                                                    0.6933   4.7916   1.0500   0.2776   0.3244 &  14.1108 r
  data arrival time                                                                                                 14.1108

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.1108
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.2108

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6719 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6719 

  slack (with derating applied) (VIOLATED)                                                               -6.2108 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.5389 



  Startpoint: mprj/o_FF[156]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/o_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7950   1.0500   0.0000   0.5467 &   6.1495 r
  mprj/o_FF[156]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5836   1.0500            2.1898 &   8.3393 r
  mprj/o_q[156] (net)                                    2   0.0171 
  mprj/o_dly[156]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1385   0.5836   1.0500   0.0565   0.0596 &   8.3989 r
  mprj/o_dly[156]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0264   1.0500            2.2984 &  10.6973 r
  mprj/o_q_dly[156] (net)                                2   0.0324 
  mprj/o_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0770   1.0264   1.0500   0.0295   0.0317 &  10.7290 r
  mprj/o_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.7146   1.0500            3.0962 &  13.8252 r
  mprj/io_oeb[19] (net)                                  1   0.1628 
  mprj/io_oeb[19] (user_proj_example)                                          0.0000   1.0500            0.0000 &  13.8252 r
  io_oeb[19] (net) 
  io_oeb[19] (out)                                                    0.0000   4.7154   1.0500   0.0000   0.0353 &  13.8605 r
  data arrival time                                                                                                 13.8605

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.8605
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.9605

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6600 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6600 

  slack (with derating applied) (VIOLATED)                                                               -5.9605 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.3005 



  Startpoint: io_in[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[192]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[0] (in)                                                               16.4008                     9.2802 &  31.2802 r
  io_in[0] (net)                                         2   0.5704 
  mprj/io_in[0] (user_proj_example)                                            0.0000   1.0500            0.0000 &  31.2802 r
  mprj/io_in[0] (net) 
  mprj/i_BUF[192]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 18.2771  16.4141   1.0500   7.9629   8.6706 &  39.9508 r
  mprj/i_BUF[192]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4332   1.0500           -0.0850 &  39.8659 r
  mprj/buf_i[192] (net)                                  2   0.0342 
  mprj/i_FF[192]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.4332   1.0500   0.0000   0.0008 &  39.8667 r
  data arrival time                                                                                                 39.8667

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[192]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7557   0.9500   0.0000   0.3614 &  35.4293 r
  clock reconvergence pessimism                                                                           0.0000    35.4293
  clock uncertainty                                                                                      -0.1000    35.3293
  library setup time                                                                    1.0000           -0.1614    35.1680
  data required time                                                                                                35.1680
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.1680
  data arrival time                                                                                                -39.8667
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.6988

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2858 
  total derate : arrival time                                                                            -0.4174 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7032 

  slack (with derating applied) (VIOLATED)                                                               -4.6988 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9955 



  Startpoint: io_in[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[193]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[1] (in)                                                               16.6405                     9.4355 &  31.4355 r
  io_in[1] (net)                                         2   0.5795 
  mprj/io_in[1] (user_proj_example)                                            0.0000   1.0500            0.0000 &  31.4355 r
  mprj/io_in[1] (net) 
  mprj/i_BUF[193]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 17.5642  16.6521   1.0500   7.5350   8.2017 &  39.6372 r
  mprj/i_BUF[193]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4349   1.0500           -0.0961 &  39.5411 r
  mprj/buf_i[193] (net)                                  2   0.0337 
  mprj/i_FF[193]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0469   0.4349   1.0500   0.0185   0.0203 &  39.5614 r
  data arrival time                                                                                                 39.5614

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[193]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7685   0.9500   0.0000   0.4010 &  35.4689 r
  clock reconvergence pessimism                                                                           0.0000    35.4689
  clock uncertainty                                                                                      -0.1000    35.3689
  library setup time                                                                    1.0000           -0.1616    35.2073
  data required time                                                                                                35.2073
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.2073
  data arrival time                                                                                                -39.5614
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3541

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2879 
  total derate : arrival time                                                                            -0.3966 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6845 

  slack (with derating applied) (VIOLATED)                                                               -4.3541 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6696 



  Startpoint: wbs_sel_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[232]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[2] (in)                                                           13.5071                     7.7075 &  29.7075 r
  wbs_sel_i[2] (net)                                     2   0.4720 
  mprj/wbs_sel_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  29.7075 r
  mprj/wbs_sel_i[2] (net) 
  mprj/i_BUF[232]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 17.3682  13.5112   1.0500   8.4872   9.0720 &  38.7794 r
  mprj/i_BUF[232]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3230   1.0500           -0.0451 &  38.7343 r
  mprj/buf_i[232] (net)                                  2   0.0097 
  mprj/i_FF[232]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0136   0.3230   1.0500   0.0051   0.0055 &  38.7398 r
  data arrival time                                                                                                 38.7398

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[232]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6783   0.9500   0.0000   0.1573 &  35.2252 r
  clock reconvergence pessimism                                                                           0.0000    35.2252
  clock uncertainty                                                                                      -0.1000    35.1252
  library setup time                                                                    1.0000           -0.1507    34.9746
  data required time                                                                                                34.9746
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.9746
  data arrival time                                                                                                -38.7398
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7652

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2751 
  total derate : arrival time                                                                            -0.4346 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7097 

  slack (with derating applied) (VIOLATED)                                                               -3.7652 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0555 



  Startpoint: wbs_sel_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[230]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[0] (in)                                                           10.7945                     6.1721 &  28.1721 r
  wbs_sel_i[0] (net)                                     2   0.3774 
  mprj/wbs_sel_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  28.1721 r
  mprj/wbs_sel_i[0] (net) 
  mprj/i_BUF[230]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 11.3511  10.7967   1.0500   4.8604   5.2151 &  33.3872 r
  mprj/i_BUF[230]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2774   1.0500            0.0648 &  33.4520 r
  mprj/buf_i[230] (net)                                  1   0.0073 
  mprj/i_FF[230]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0366   0.2774   1.0500   0.0146   0.0154 &  33.4674 r
  data arrival time                                                                                                 33.4674

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[230]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6858   0.9500   0.0000   0.1751 &  35.2430 r
  clock reconvergence pessimism                                                                           0.0000    35.2430
  clock uncertainty                                                                                      -0.1000    35.1430
  library setup time                                                                    1.0000           -0.1464    34.9966
  data required time                                                                                                34.9966
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.9966
  data arrival time                                                                                                -33.4674
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5292

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2760 
  total derate : arrival time                                                                            -0.2522 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5282 

  slack (with derating applied) (MET)                                                                     1.5292 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.0574 



  Startpoint: la_oenb[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[119]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[55] (in)                                                            10.4074                     5.9389 &  27.9389 r
  la_oenb[55] (net)                                      2   0.3633 
  mprj/la_oenb[55] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.9389 r
  mprj/la_oenb[55] (net) 
  mprj/i_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 11.1309  10.4100   1.0500   4.8812   5.2363 &  33.1752 r
  mprj/i_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4210   1.0500            0.2355 &  33.4107 r
  mprj/buf_i[119] (net)                                  2   0.0569 
  mprj/i_FF[119]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.3851   0.4210   1.0500   0.1580   0.1688 &  33.5795 r
  data arrival time                                                                                                 33.5795

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8869   0.9500   0.0000   1.0991 &  36.1671 r
  clock reconvergence pessimism                                                                           0.0000    36.1671
  clock uncertainty                                                                                      -0.1000    36.0671
  library setup time                                                                    1.0000           -0.1608    35.9062
  data required time                                                                                                35.9062
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9062
  data arrival time                                                                                                -33.5795
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.3267

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3247 
  total derate : arrival time                                                                            -0.2686 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5933 

  slack (with derating applied) (MET)                                                                     2.3267 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.9200 



  Startpoint: io_in[37] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[229]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[37] (in)                                                              13.0947                     7.3713 &  29.3713 r
  io_in[37] (net)                                        2   0.4537 
  mprj/io_in[37] (user_proj_example)                                           0.0000   1.0500            0.0000 &  29.3713 r
  mprj/io_in[37] (net) 
  mprj/i_BUF[229]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.9718  13.1084   1.0500   3.2514   3.6858 &  33.0571 r
  mprj/i_BUF[229]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4704   1.0500            0.1373 &  33.1944 r
  mprj/buf_i[229] (net)                                  2   0.0625 
  mprj/i_FF[229]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0419   0.4706   1.0500   0.0163   0.0225 &  33.2169 r
  data arrival time                                                                                                 33.2169

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[229]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8837   0.9500   0.0000   1.1260 &  36.1940 r
  clock reconvergence pessimism                                                                           0.0000    36.1940
  clock uncertainty                                                                                      -0.1000    36.0940
  library setup time                                                                    1.0000           -0.1654    35.9286
  data required time                                                                                                35.9286
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9286
  data arrival time                                                                                                -33.2169
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.7116

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3261 
  total derate : arrival time                                                                            -0.1831 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5092 

  slack (with derating applied) (MET)                                                                     2.7116 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.2208 



  Startpoint: la_data_in[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[131]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[3] (in)                                                           9.8721                     5.6235 &  27.6235 r
  la_data_in[3] (net)                                    2   0.3442 
  mprj/la_data_in[3] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.6235 r
  mprj/la_data_in[3] (net) 
  mprj/i_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 10.9417   9.8753   1.0500   4.7935   5.1424 &  32.7659 r
  mprj/i_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2794   1.0500            0.1227 &  32.8886 r
  mprj/buf_i[131] (net)                                  2   0.0112 
  mprj/i_FF[131]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0144   0.2794   1.0500   0.0054   0.0058 &  32.8944 r
  data arrival time                                                                                                 32.8944

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8882   0.9500   0.0000   0.9915 &  36.0594 r
  clock reconvergence pessimism                                                                           0.0000    36.0594
  clock uncertainty                                                                                      -0.1000    35.9594
  library setup time                                                                    1.0000           -0.1477    35.8117
  data required time                                                                                                35.8117
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8117
  data arrival time                                                                                                -32.8944
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.9173

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3190 
  total derate : arrival time                                                                            -0.2510 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5700 

  slack (with derating applied) (MET)                                                                     2.9173 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.4873 



  Startpoint: wbs_sel_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[231]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[1] (in)                                                           10.5769                     6.0489 &  28.0489 r
  wbs_sel_i[1] (net)                                     2   0.3698 
  mprj/wbs_sel_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  28.0489 r
  mprj/wbs_sel_i[1] (net) 
  mprj/i_BUF[231]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.8940  10.5789   1.0500   3.6295   3.9185 &  31.9674 r
  mprj/i_BUF[231]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2662   1.0500            0.0659 &  32.0333 r
  mprj/buf_i[231] (net)                                  1   0.0051 
  mprj/i_FF[231]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0433   0.2662   1.0500   0.0174   0.0183 &  32.0516 r
  data arrival time                                                                                                 32.0516

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[231]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6783   0.9500   0.0000   0.1573 &  35.2252 r
  clock reconvergence pessimism                                                                           0.0000    35.2252
  clock uncertainty                                                                                      -0.1000    35.1252
  library setup time                                                                    1.0000           -0.1453    34.9799
  data required time                                                                                                34.9799
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.9799
  data arrival time                                                                                                -32.0516
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.9283

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2751 
  total derate : arrival time                                                                            -0.1906 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4657 

  slack (with derating applied) (MET)                                                                     2.9283 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.3940 



  Startpoint: wbs_adr_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[40]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[8] (in)                                                            8.7846                     4.9751 &  26.9751 r
  wbs_adr_i[8] (net)                                     2   0.3050 
  mprj/wbs_adr_i[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.9751 r
  mprj/wbs_adr_i[8] (net) 
  mprj/i_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   9.2213   8.7896   1.0500   4.0416   4.3694 &  31.3445 r
  mprj/i_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2817   1.0500            0.1898 &  31.5344 r
  mprj/buf_i[40] (net)                                   2   0.0162 
  mprj/i_FF[40]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2817   1.0500   0.0000   0.0002 &  31.5345 r
  data arrival time                                                                                                 31.5345

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7609   0.9500   0.0000   0.3813 &  35.4492 r
  clock reconvergence pessimism                                                                           0.0000    35.4492
  clock uncertainty                                                                                      -0.1000    35.3492
  library setup time                                                                    1.0000           -0.1472    35.2020
  data required time                                                                                                35.2020
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.2020
  data arrival time                                                                                                -31.5345
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.6674

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2869 
  total derate : arrival time                                                                            -0.2171 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5040 

  slack (with derating applied) (MET)                                                                     3.6674 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.1714 



  Startpoint: la_oenb[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[124]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[60] (in)                                                            10.0826                     5.7637 &  27.7637 r
  la_oenb[60] (net)                                      2   0.3523 
  mprj/la_oenb[60] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.7637 r
  mprj/la_oenb[60] (net) 
  mprj/i_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.8590  10.0846   1.0500   3.4933   3.7686 &  31.5323 r
  mprj/i_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4829   1.0500            0.2996 &  31.8319 r
  mprj/buf_i[124] (net)                                  2   0.0780 
  mprj/i_FF[124]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.4946   0.4830   1.0500   0.2138   0.2294 &  32.0613 r
  data arrival time                                                                                                 32.0613

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8912   0.9500   0.0000   1.0196 &  36.0876 r
  clock reconvergence pessimism                                                                           0.0000    36.0876
  clock uncertainty                                                                                      -0.1000    35.9876
  library setup time                                                                    1.0000           -0.1666    35.8210
  data required time                                                                                                35.8210
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8210
  data arrival time                                                                                                -32.0613
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.7597

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3205 
  total derate : arrival time                                                                            -0.2046 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5251 

  slack (with derating applied) (MET)                                                                     3.7597 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.2848 



  Startpoint: io_in[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[194]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[2] (in)                                                               11.2025                     6.3246 &  28.3246 r
  io_in[2] (net)                                         2   0.3887 
  mprj/io_in[2] (user_proj_example)                                            0.0000   1.0500            0.0000 &  28.3246 r
  mprj/io_in[2] (net) 
  mprj/i_BUF[194]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.5708  11.2114   1.0500   2.6814   3.0197 &  31.3443 r
  mprj/i_BUF[194]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3612   1.0500            0.1303 &  31.4746 r
  mprj/buf_i[194] (net)                                  2   0.0330 
  mprj/i_FF[194]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0168   0.3612   1.0500   0.0063   0.0075 &  31.4821 r
  data arrival time                                                                                                 31.4821

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[194]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7812   0.9500   0.0000   0.4417 &  35.5097 r
  clock reconvergence pessimism                                                                           0.0000    35.5097
  clock uncertainty                                                                                      -0.1000    35.4097
  library setup time                                                                    1.0000           -0.1548    35.2549
  data required time                                                                                                35.2549
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.2549
  data arrival time                                                                                                -31.4821
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.7728

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2901 
  total derate : arrival time                                                                            -0.1504 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4404 

  slack (with derating applied) (MET)                                                                     3.7728 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.2132 



  Startpoint: wbs_adr_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[34]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[2] (in)                                                            9.9115                     5.6122 &  27.6122 r
  wbs_adr_i[2] (net)                                     2   0.3443 
  mprj/wbs_adr_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  27.6122 r
  mprj/wbs_adr_i[2] (net) 
  mprj/i_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.4401   9.9178   1.0500   3.0524   3.3538 &  30.9660 r
  mprj/i_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2782   1.0500            0.1189 &  31.0848 r
  mprj/buf_i[34] (net)                                   2   0.0107 
  mprj/i_FF[34]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0504   0.2782   1.0500   0.0202   0.0213 &  31.1061 r
  data arrival time                                                                                                 31.1061

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6809   0.9500   0.0000   0.1635 &  35.2314 r
  clock reconvergence pessimism                                                                           0.0000    35.2314
  clock uncertainty                                                                                      -0.1000    35.1314
  library setup time                                                                    1.0000           -0.1465    34.9850
  data required time                                                                                                34.9850
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.9850
  data arrival time                                                                                                -31.1061
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.8788

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2754 
  total derate : arrival time                                                                            -0.1664 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4418 

  slack (with derating applied) (MET)                                                                     3.8788 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.3206 



  Startpoint: la_data_in[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[159]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[31] (in)                                                          8.9253                     5.0932 &  27.0932 r
  la_data_in[31] (net)                                   2   0.3114 
  mprj/la_data_in[31] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.0932 r
  mprj/la_data_in[31] (net) 
  mprj/i_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  9.8316   8.9274   1.0500   4.3088   4.6100 &  31.7032 r
  mprj/i_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2529   1.0500            0.1515 &  31.8547 r
  mprj/buf_i[159] (net)                                  1   0.0074 
  mprj/i_FF[159]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2529   1.0500   0.0000   0.0001 &  31.8548 r
  data arrival time                                                                                                 31.8548

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   0.9500   0.0000   1.2423 &  36.3102 r
  clock reconvergence pessimism                                                                           0.0000    36.3102
  clock uncertainty                                                                                      -0.1000    36.2102
  library setup time                                                                    1.0000           -0.1454    36.0649
  data required time                                                                                                36.0649
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0649
  data arrival time                                                                                                -31.8548
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.2101

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3322 
  total derate : arrival time                                                                            -0.2267 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5589 

  slack (with derating applied) (MET)                                                                     4.2101 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.7690 



  Startpoint: wbs_dat_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[10]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[10] (in)                                                           9.4326                     5.3544 &  27.3544 r
  wbs_dat_i[10] (net)                                    2   0.3281 
  mprj/wbs_dat_i[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.3544 r
  mprj/wbs_dat_i[10] (net) 
  mprj/i_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.9649   9.4368   1.0500   2.8544   3.1206 &  30.4750 r
  mprj/i_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2604   1.0500            0.1288 &  30.6038 r
  mprj/buf_i[10] (net)                                   1   0.0076 
  mprj/i_FF[10]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0077   0.2604   1.0500   0.0029   0.0031 &  30.6069 r
  data arrival time                                                                                                 30.6069

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6311   0.9500   0.0000   0.0587 &  35.1267 r
  clock reconvergence pessimism                                                                           0.0000    35.1267
  clock uncertainty                                                                                      -0.1000    35.0267
  library setup time                                                                    1.0000           -0.1445    34.8822
  data required time                                                                                                34.8822
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.8822
  data arrival time                                                                                                -30.6069
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.2752

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2699 
  total derate : arrival time                                                                            -0.1549 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4248 

  slack (with derating applied) (MET)                                                                     4.2752 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.7000 



  Startpoint: io_in[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[195]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[3] (in)                                                               11.0232                     6.2159 &  28.2159 r
  io_in[3] (net)                                         2   0.3821 
  mprj/io_in[3] (user_proj_example)                                            0.0000   1.0500            0.0000 &  28.2159 r
  mprj/io_in[3] (net) 
  mprj/i_BUF[195]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.4083  11.0336   1.0500   2.2104   2.5260 &  30.7419 r
  mprj/i_BUF[195]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3647   1.0500            0.1444 &  30.8863 r
  mprj/buf_i[195] (net)                                  2   0.0351 
  mprj/i_FF[195]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3647   1.0500   0.0000   0.0009 &  30.8873 r
  data arrival time                                                                                                 30.8873

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[195]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7832   0.9500   0.0000   0.4485 &  35.5165 r
  clock reconvergence pessimism                                                                           0.0000    35.5165
  clock uncertainty                                                                                      -0.1000    35.4165
  library setup time                                                                    1.0000           -0.1551    35.2614
  data required time                                                                                                35.2614
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.2614
  data arrival time                                                                                                -30.8873
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.3741

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2904 
  total derate : arrival time                                                                            -0.1272 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4176 

  slack (with derating applied) (MET)                                                                     4.3741 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.7917 



  Startpoint: la_oenb[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[107]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[43] (in)                                                             8.9183                     5.0797 &  27.0797 r
  la_oenb[43] (net)                                      2   0.3108 
  mprj/la_oenb[43] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.0797 r
  mprj/la_oenb[43] (net) 
  mprj/i_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  9.1842   8.9210   1.0500   3.9817   4.2771 &  31.3568 r
  mprj/i_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3193   1.0500            0.2193 &  31.5761 r
  mprj/buf_i[107] (net)                                  2   0.0288 
  mprj/i_FF[107]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1658   0.3193   1.0500   0.0671   0.0710 &  31.6471 r
  data arrival time                                                                                                 31.6471

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   0.9500   0.0000   1.2331 &  36.3010 r
  clock reconvergence pessimism                                                                           0.0000    36.3010
  clock uncertainty                                                                                      -0.1000    36.2010
  library setup time                                                                    1.0000           -0.1515    36.0495
  data required time                                                                                                36.0495
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0495
  data arrival time                                                                                                -31.6471
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.4024

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3317 
  total derate : arrival time                                                                            -0.2175 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5492 

  slack (with derating applied) (MET)                                                                     4.4024 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.9516 



  Startpoint: la_oenb[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[75]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[11] (in)                                                             8.2553                     4.7112 &  26.7112 r
  la_oenb[11] (net)                                      2   0.2879 
  mprj/la_oenb[11] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.7112 r
  mprj/la_oenb[11] (net) 
  mprj/i_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   9.4292   8.2571   1.0500   4.1784   4.4625 &  31.1737 r
  mprj/i_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2827   1.0500            0.2220 &  31.3956 r
  mprj/buf_i[75] (net)                                   2   0.0191 
  mprj/i_FF[75]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0849   0.2827   1.0500   0.0337   0.0356 &  31.4312 r
  data arrival time                                                                                                 31.4312

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8708   0.9500   0.0000   1.1264 &  36.1944 r
  clock reconvergence pessimism                                                                           0.0000    36.1944
  clock uncertainty                                                                                      -0.1000    36.0944
  library setup time                                                                    1.0000           -0.1479    35.9464
  data required time                                                                                                35.9464
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9464
  data arrival time                                                                                                -31.4312
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.5152

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3261 
  total derate : arrival time                                                                            -0.2248 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5509 

  slack (with derating applied) (MET)                                                                     4.5152 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.0661 



  Startpoint: la_data_in[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[152]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[24] (in)                                                          7.8653                     4.4923 &  26.4923 r
  la_data_in[24] (net)                                   2   0.2744 
  mprj/la_data_in[24] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.4923 r
  mprj/la_data_in[24] (net) 
  mprj/i_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  9.6195   7.8666   1.0500   4.4846   4.7741 &  31.2664 r
  mprj/i_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2574   1.0500            0.2199 &  31.4863 r
  mprj/buf_i[152] (net)                                  2   0.0127 
  mprj/i_FF[152]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2574   1.0500   0.0000   0.0002 &  31.4864 r
  data arrival time                                                                                                 31.4864

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   0.9500   0.0000   1.2433 &  36.3112 r
  clock reconvergence pessimism                                                                           0.0000    36.3112
  clock uncertainty                                                                                      -0.1000    36.2112
  library setup time                                                                    1.0000           -0.1458    36.0654
  data required time                                                                                                36.0654
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0654
  data arrival time                                                                                                -31.4864
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.5790

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3322 
  total derate : arrival time                                                                            -0.2378 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5701 

  slack (with derating applied) (MET)                                                                     4.5790 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.1490 



  Startpoint: la_oenb[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[85]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[21] (in)                                                             7.6936                     4.3989 &  26.3989 r
  la_oenb[21] (net)                                      2   0.2685 
  mprj/la_oenb[21] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.3989 r
  mprj/la_oenb[21] (net) 
  mprj/i_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   9.4330   7.6947   1.0500   4.4056   4.6845 &  31.0834 r
  mprj/i_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2576   1.0500            0.2304 &  31.3138 r
  mprj/buf_i[85] (net)                                   2   0.0134 
  mprj/i_FF[85]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0793   0.2576   1.0500   0.0317   0.0335 &  31.3472 r
  data arrival time                                                                                                 31.3472

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8751   0.9500   0.0000   1.1221 &  36.1900 r
  clock reconvergence pessimism                                                                           0.0000    36.1900
  clock uncertainty                                                                                      -0.1000    36.0900
  library setup time                                                                    1.0000           -0.1456    35.9444
  data required time                                                                                                35.9444
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9444
  data arrival time                                                                                                -31.3472
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.5971

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3259 
  total derate : arrival time                                                                            -0.2356 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5615 

  slack (with derating applied) (MET)                                                                     4.5971 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.1586 



  Startpoint: wbs_adr_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[43]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[11] (in)                                                           9.1228                     5.1680 &  27.1680 r
  wbs_adr_i[11] (net)                                    2   0.3169 
  mprj/wbs_adr_i[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.1680 r
  mprj/wbs_adr_i[11] (net) 
  mprj/i_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.4752   9.1280   1.0500   2.6466   2.9080 &  30.0760 r
  mprj/i_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2504   1.0500            0.1368 &  30.2128 r
  mprj/buf_i[43] (net)                                   1   0.0060 
  mprj/i_FF[43]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0101   0.2504   1.0500   0.0038   0.0041 &  30.2169 r
  data arrival time                                                                                                 30.2169

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6139   0.9500   0.0000   0.0269 &  35.0949 r
  clock reconvergence pessimism                                                                           0.0000    35.0949
  clock uncertainty                                                                                      -0.1000    34.9949
  library setup time                                                                    1.0000           -0.1435    34.8514
  data required time                                                                                                34.8514
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.8514
  data arrival time                                                                                                -30.2169
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.6346

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2682 
  total derate : arrival time                                                                            -0.1452 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4134 

  slack (with derating applied) (MET)                                                                     4.6346 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.0480 



  Startpoint: la_data_in[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[153]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[25] (in)                                                          7.8184                     4.4644 &  26.4644 r
  la_data_in[25] (net)                                   2   0.2727 
  mprj/la_data_in[25] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.4644 r
  mprj/la_data_in[25] (net) 
  mprj/i_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  9.4675   7.8198   1.0500   4.3933   4.6786 &  31.1430 r
  mprj/i_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2486   1.0500            0.2135 &  31.3565 r
  mprj/buf_i[153] (net)                                  2   0.0103 
  mprj/i_FF[153]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0606   0.2486   1.0500   0.0243   0.0257 &  31.3821 r
  data arrival time                                                                                                 31.3821

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   0.9500   0.0000   1.2480 &  36.3160 r
  clock reconvergence pessimism                                                                           0.0000    36.3160
  clock uncertainty                                                                                      -0.1000    36.2160
  library setup time                                                                    1.0000           -0.1450    36.0710
  data required time                                                                                                36.0710
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0710
  data arrival time                                                                                                -31.3821
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.6888

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3325 
  total derate : arrival time                                                                            -0.2342 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5667 

  slack (with derating applied) (MET)                                                                     4.6888 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.2555 



  Startpoint: la_oenb[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[68]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[4] (in)                                                              8.5567                     4.8800 &  26.8800 r
  la_oenb[4] (net)                                       2   0.2984 
  mprj/la_oenb[4] (user_proj_example)                                          0.0000   1.0500            0.0000 &  26.8800 r
  mprj/la_oenb[4] (net) 
  mprj/i_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   8.4573   8.5587   1.0500   3.6107   3.8753 &  30.7552 r
  mprj/i_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2344   1.0500            0.1543 &  30.9095 r
  mprj/buf_i[68] (net)                                   1   0.0036 
  mprj/i_FF[68]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2344   1.0500   0.0000   0.0000 &  30.9096 r
  data arrival time                                                                                                 30.9096

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8456   0.9500   0.0000   0.7905 &  35.8585 r
  clock reconvergence pessimism                                                                           0.0000    35.8585
  clock uncertainty                                                                                      -0.1000    35.7585
  library setup time                                                                    1.0000           -0.1430    35.6155
  data required time                                                                                                35.6155
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6155
  data arrival time                                                                                                -30.9096
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.7059

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3084 
  total derate : arrival time                                                                            -0.1919 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5003 

  slack (with derating applied) (MET)                                                                     4.7059 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.2063 



  Startpoint: io_in[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[197]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[5] (in)                                                               10.0472                     5.6795 &  27.6795 r
  io_in[5] (net)                                         2   0.3487 
  mprj/io_in[5] (user_proj_example)                                            0.0000   1.0500            0.0000 &  27.6795 r
  mprj/io_in[5] (net) 
  mprj/i_BUF[197]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.9649  10.0544   1.0500   2.3993   2.6816 &  30.3610 r
  mprj/i_BUF[197]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3513   1.0500            0.1866 &  30.5476 r
  mprj/buf_i[197] (net)                                  2   0.0348 
  mprj/i_FF[197]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0241   0.3513   1.0500   0.0091   0.0104 &  30.5580 r
  data arrival time                                                                                                 30.5580

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[197]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7950   0.9500   0.0000   0.4900 &  35.5579 r
  clock reconvergence pessimism                                                                           0.0000    35.5579
  clock uncertainty                                                                                      -0.1000    35.4579
  library setup time                                                                    1.0000           -0.1539    35.3040
  data required time                                                                                                35.3040
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3040
  data arrival time                                                                                                -30.5580
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.7460

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2926 
  total derate : arrival time                                                                            -0.1371 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4297 

  slack (with derating applied) (MET)                                                                     4.7460 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.1757 



  Startpoint: io_in[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[198]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[6] (in)                                                                9.6310                     5.4531 &  27.4531 r
  io_in[6] (net)                                         2   0.3345 
  mprj/io_in[6] (user_proj_example)                                            0.0000   1.0500            0.0000 &  27.4531 r
  mprj/io_in[6] (net) 
  mprj/i_BUF[198]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.6210   9.6368   1.0500   2.6285   2.9050 &  30.3580 r
  mprj/i_BUF[198]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3425   1.0500            0.2015 &  30.5596 r
  mprj/buf_i[198] (net)                                  2   0.0337 
  mprj/i_FF[198]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0211   0.3425   1.0500   0.0080   0.0092 &  30.5687 r
  data arrival time                                                                                                 30.5687

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[198]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7988   0.9500   0.0000   0.5029 &  35.5708 r
  clock reconvergence pessimism                                                                           0.0000    35.5708
  clock uncertainty                                                                                      -0.1000    35.4708
  library setup time                                                                    1.0000           -0.1531    35.3177
  data required time                                                                                                35.3177
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3177
  data arrival time                                                                                                -30.5687
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.7490

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2933 
  total derate : arrival time                                                                            -0.1484 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4416 

  slack (with derating applied) (MET)                                                                     4.7490 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.1907 



  Startpoint: io_in[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[196]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[4] (in)                                                               10.2764                     5.8031 &  27.8031 r
  io_in[4] (net)                                         2   0.3564 
  mprj/io_in[4] (user_proj_example)                                            0.0000   1.0500            0.0000 &  27.8031 r
  mprj/io_in[4] (net) 
  mprj/i_BUF[196]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.6286  10.2846   1.0500   2.2385   2.5276 &  30.3308 r
  mprj/i_BUF[196]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3623   1.0500            0.1849 &  30.5156 r
  mprj/buf_i[196] (net)                                  2   0.0377 
  mprj/i_FF[196]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0568   0.3623   1.0500   0.0228   0.0250 &  30.5406 r
  data arrival time                                                                                                 30.5406

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[196]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7988   0.9500   0.0000   0.5029 &  35.5708 r
  clock reconvergence pessimism                                                                           0.0000    35.5708
  clock uncertainty                                                                                      -0.1000    35.4708
  library setup time                                                                    1.0000           -0.1550    35.3159
  data required time                                                                                                35.3159
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3159
  data arrival time                                                                                                -30.5406
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.7753

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2933 
  total derate : arrival time                                                                            -0.1304 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4236 

  slack (with derating applied) (MET)                                                                     4.7753 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.1989 



  Startpoint: io_in[33] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[225]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[33] (in)                                                              10.7545                     6.0692 &  28.0692 r
  io_in[33] (net)                                        2   0.3730 
  mprj/io_in[33] (user_proj_example)                                           0.0000   1.0500            0.0000 &  28.0692 r
  mprj/io_in[33] (net) 
  mprj/i_BUF[225]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.6304  10.7640   1.0500   2.6782   3.0044 &  31.0736 r
  mprj/i_BUF[225]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3685   1.0500            0.1640 &  31.2376 r
  mprj/buf_i[225] (net)                                  2   0.0377 
  mprj/i_FF[225]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3685   1.0500   0.0000   0.0011 &  31.2387 r
  data arrival time                                                                                                 31.2387

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[225]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8787   0.9500   0.0000   1.2023 &  36.2703 r
  clock reconvergence pessimism                                                                           0.0000    36.2703
  clock uncertainty                                                                                      -0.1000    36.1703
  library setup time                                                                    1.0000           -0.1559    36.0144
  data required time                                                                                                36.0144
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0144
  data arrival time                                                                                                -31.2387
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.7757

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3301 
  total derate : arrival time                                                                            -0.1509 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4810 

  slack (with derating applied) (MET)                                                                     4.7757 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.2567 



  Startpoint: la_oenb[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[77]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[13] (in)                                                             8.0332                     4.5854 &  26.5854 r
  la_oenb[13] (net)                                      2   0.2802 
  mprj/la_oenb[13] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.5854 r
  mprj/la_oenb[13] (net) 
  mprj/i_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   8.9584   8.0348   1.0500   3.9818   4.2521 &  30.8375 r
  mprj/i_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2867   1.0500            0.2386 &  31.0761 r
  mprj/buf_i[77] (net)                                   2   0.0216 
  mprj/i_FF[77]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0303   0.2867   1.0500   0.0119   0.0128 &  31.0889 r
  data arrival time                                                                                                 31.0889

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8756   0.9500   0.0000   1.1216 &  36.1895 r
  clock reconvergence pessimism                                                                           0.0000    36.1895
  clock uncertainty                                                                                      -0.1000    36.0895
  library setup time                                                                    1.0000           -0.1483    35.9412
  data required time                                                                                                35.9412
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9412
  data arrival time                                                                                                -31.0889
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.8523

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3258 
  total derate : arrival time                                                                            -0.2145 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5403 

  slack (with derating applied) (MET)                                                                     4.8523 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.3926 



  Startpoint: la_oenb[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[76]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[12] (in)                                                             8.0582                     4.5966 &  26.5966 r
  la_oenb[12] (net)                                      2   0.2809 
  mprj/la_oenb[12] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.5966 r
  mprj/la_oenb[12] (net) 
  mprj/i_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   8.8259   8.0600   1.0500   3.8895   4.1586 &  30.7552 r
  mprj/i_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2793   1.0500            0.2301 &  30.9853 r
  mprj/buf_i[76] (net)                                   2   0.0189 
  mprj/i_FF[76]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0841   0.2793   1.0500   0.0341   0.0361 &  31.0215 r
  data arrival time                                                                                                 31.0215

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8711   0.9500   0.0000   1.1262 &  36.1941 r
  clock reconvergence pessimism                                                                           0.0000    36.1941
  clock uncertainty                                                                                      -0.1000    36.0941
  library setup time                                                                    1.0000           -0.1476    35.9465
  data required time                                                                                                35.9465
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9465
  data arrival time                                                                                                -31.0215
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.9250

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3261 
  total derate : arrival time                                                                            -0.2107 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5368 

  slack (with derating applied) (MET)                                                                     4.9250 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.4618 



  Startpoint: wbs_dat_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[31]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[31] (in)                                                           8.8240                     5.0284 &  27.0284 r
  wbs_dat_i[31] (net)                                    2   0.3076 
  mprj/wbs_dat_i[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.0284 r
  mprj/wbs_dat_i[31] (net) 
  mprj/i_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.7861   8.8263   1.0500   3.2212   3.4743 &  30.5027 r
  mprj/i_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2731   1.0500            0.1790 &  30.6817 r
  mprj/buf_i[31] (net)                                   2   0.0134 
  mprj/i_FF[31]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0803   0.2731   1.0500   0.0324   0.0341 &  30.7158 r
  data arrival time                                                                                                 30.7158

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8598   0.9500   0.0000   0.8455 &  35.9135 r
  clock reconvergence pessimism                                                                           0.0000    35.9135
  clock uncertainty                                                                                      -0.1000    35.8135
  library setup time                                                                    1.0000           -0.1470    35.6665
  data required time                                                                                                35.6665
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6665
  data arrival time                                                                                                -30.7158
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.9507

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3113 
  total derate : arrival time                                                                            -0.1756 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4869 

  slack (with derating applied) (MET)                                                                     4.9507 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.4376 



  Startpoint: io_in[35] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[227]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[35] (in)                                                              10.9648                     6.1871 &  28.1871 r
  io_in[35] (net)                                        2   0.3802 
  mprj/io_in[35] (user_proj_example)                                           0.0000   1.0500            0.0000 &  28.1871 r
  mprj/io_in[35] (net) 
  mprj/i_BUF[227]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.4946  10.9741   1.0500   2.2477   2.5639 &  30.7510 r
  mprj/i_BUF[227]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4368   1.0500            0.2195 &  30.9706 r
  mprj/buf_i[227] (net)                                  2   0.0596 
  mprj/i_FF[227]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0620   0.4369   1.0500   0.0248   0.0305 &  31.0010 r
  data arrival time                                                                                                 31.0010

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[227]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8855   0.9500   0.0000   1.1671 &  36.2351 r
  clock reconvergence pessimism                                                                           0.0000    36.2351
  clock uncertainty                                                                                      -0.1000    36.1351
  library setup time                                                                    1.0000           -0.1623    35.9728
  data required time                                                                                                35.9728
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9728
  data arrival time                                                                                                -31.0010
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.9717

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3282 
  total derate : arrival time                                                                            -0.1340 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4622 

  slack (with derating applied) (MET)                                                                     4.9717 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.4340 



  Startpoint: la_oenb[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[120]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[56] (in)                                                             9.0753                     5.1901 &  27.1901 r
  la_oenb[56] (net)                                      2   0.3171 
  mprj/la_oenb[56] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.1901 r
  mprj/la_oenb[56] (net) 
  mprj/i_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.3365   9.0769   1.0500   2.8729   3.1023 &  30.2925 r
  mprj/i_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4107   1.0500            0.2978 &  30.5902 r
  mprj/buf_i[120] (net)                                  2   0.0591 
  mprj/i_FF[120]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.3195   0.4107   1.0500   0.1311   0.1409 &  30.7312 r
  data arrival time                                                                                                 30.7312

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8879   0.9500   0.0000   1.0943 &  36.1622 r
  clock reconvergence pessimism                                                                           0.0000    36.1622
  clock uncertainty                                                                                      -0.1000    36.0622
  library setup time                                                                    1.0000           -0.1599    35.9023
  data required time                                                                                                35.9023
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9023
  data arrival time                                                                                                -30.7312
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.1712

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3244 
  total derate : arrival time                                                                            -0.1686 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4930 

  slack (with derating applied) (MET)                                                                     5.1712 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.6642 



  Startpoint: io_in[31] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[223]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[31] (in)                                                               9.6710                     5.4743 &  27.4743 r
  io_in[31] (net)                                        2   0.3359 
  mprj/io_in[31] (user_proj_example)                                           0.0000   1.0500            0.0000 &  27.4743 r
  mprj/io_in[31] (net) 
  mprj/i_BUF[223]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.3903   9.6768   1.0500   2.8743   3.1642 &  30.6385 r
  mprj/i_BUF[223]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3417   1.0500            0.1984 &  30.8369 r
  mprj/buf_i[223] (net)                                  2   0.0332 
  mprj/i_FF[223]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3417   1.0500   0.0000   0.0007 &  30.8377 r
  data arrival time                                                                                                 30.8377

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[223]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8793   0.9500   0.0000   1.2003 &  36.2683 r
  clock reconvergence pessimism                                                                           0.0000    36.2683
  clock uncertainty                                                                                      -0.1000    36.1683
  library setup time                                                                    1.0000           -0.1534    36.0148
  data required time                                                                                                36.0148
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0148
  data arrival time                                                                                                -30.8377
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.1771

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3300 
  total derate : arrival time                                                                            -0.1602 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4901 

  slack (with derating applied) (MET)                                                                     5.1771 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.6673 



  Startpoint: la_oenb[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[64]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[0] (in)                                                              8.4063                     4.7976 &  26.7976 r
  la_oenb[0] (net)                                       2   0.2932 
  mprj/la_oenb[0] (user_proj_example)                                          0.0000   1.0500            0.0000 &  26.7976 r
  mprj/la_oenb[0] (net) 
  mprj/i_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.4586   8.4081   1.0500   3.0910   3.3246 &  30.1223 r
  mprj/i_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2458   1.0500            0.1753 &  30.2976 r
  mprj/buf_i[64] (net)                                   1   0.0074 
  mprj/i_FF[64]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0216   0.2458   1.0500   0.0084   0.0089 &  30.3065 r
  data arrival time                                                                                                 30.3065

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8416   0.9500   0.0000   0.7741 &  35.8421 r
  clock reconvergence pessimism                                                                           0.0000    35.8421
  clock uncertainty                                                                                      -0.1000    35.7421
  library setup time                                                                    1.0000           -0.1443    35.5977
  data required time                                                                                                35.5977
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5977
  data arrival time                                                                                                -30.3065
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.2912

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3076 
  total derate : arrival time                                                                            -0.1671 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4746 

  slack (with derating applied) (MET)                                                                     5.2912 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.7659 



  Startpoint: la_data_in[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[150]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[22] (in)                                                          7.6427                     4.3653 &  26.3653 r
  la_data_in[22] (net)                                   2   0.2666 
  mprj/la_data_in[22] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.3653 r
  mprj/la_data_in[22] (net) 
  mprj/i_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.4918   7.6438   1.0500   3.7527   4.0021 &  30.3675 r
  mprj/i_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2686   1.0500            0.2441 &  30.6115 r
  mprj/buf_i[150] (net)                                  2   0.0171 
  mprj/i_FF[150]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0350   0.2686   1.0500   0.0139   0.0148 &  30.6264 r
  data arrival time                                                                                                 30.6264

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8787   0.9500   0.0000   1.1068 &  36.1747 r
  clock reconvergence pessimism                                                                           0.0000    36.1747
  clock uncertainty                                                                                      -0.1000    36.0747
  library setup time                                                                    1.0000           -0.1467    35.9281
  data required time                                                                                                35.9281
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9281
  data arrival time                                                                                                -30.6264
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.3017

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3251 
  total derate : arrival time                                                                            -0.2029 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5280 

  slack (with derating applied) (MET)                                                                     5.3017 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8297 



  Startpoint: la_data_in[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[147]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[19] (in)                                                          7.8227                     4.4708 &  26.4708 r
  la_data_in[19] (net)                                   2   0.2730 
  mprj/la_data_in[19] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.4708 r
  mprj/la_data_in[19] (net) 
  mprj/i_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.0355   7.8240   1.0500   3.4963   3.7344 &  30.2051 r
  mprj/i_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2660   1.0500            0.2311 &  30.4363 r
  mprj/buf_i[147] (net)                                  2   0.0154 
  mprj/i_FF[147]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0830   0.2660   1.0500   0.0336   0.0355 &  30.4718 r
  data arrival time                                                                                                 30.4718

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8913   0.9500   0.0000   1.0218 &  36.0897 r
  clock reconvergence pessimism                                                                           0.0000    36.0897
  clock uncertainty                                                                                      -0.1000    35.9897
  library setup time                                                                    1.0000           -0.1465    35.8432
  data required time                                                                                                35.8432
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8432
  data arrival time                                                                                                -30.4718
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.3715

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3206 
  total derate : arrival time                                                                            -0.1905 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5111 

  slack (with derating applied) (MET)                                                                     5.3715 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8826 



  Startpoint: la_data_in[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[143]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[15] (in)                                                          7.8293                     4.4684 &  26.4684 r
  la_data_in[15] (net)                                   2   0.2730 
  mprj/la_data_in[15] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.4684 r
  mprj/la_data_in[15] (net) 
  mprj/i_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.0882   7.8308   1.0500   3.5638   3.8103 &  30.2787 r
  mprj/i_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2912   1.0500            0.2546 &  30.5333 r
  mprj/buf_i[143] (net)                                  2   0.0241 
  mprj/i_FF[143]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0618   0.2912   1.0500   0.0251   0.0267 &  30.5600 r
  data arrival time                                                                                                 30.5600

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8722   0.9500   0.0000   1.1250 &  36.1930 r
  clock reconvergence pessimism                                                                           0.0000    36.1930
  clock uncertainty                                                                                      -0.1000    36.0930
  library setup time                                                                    1.0000           -0.1487    35.9442
  data required time                                                                                                35.9442
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9442
  data arrival time                                                                                                -30.5600
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.3842

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3260 
  total derate : arrival time                                                                            -0.1948 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5209 

  slack (with derating applied) (MET)                                                                     5.3842 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.9050 



  Startpoint: wbs_adr_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[33]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[1] (in)                                                            8.8778                     5.0301 &  27.0301 r
  wbs_adr_i[1] (net)                                     2   0.3084 
  mprj/wbs_adr_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  27.0301 r
  mprj/wbs_adr_i[1] (net) 
  mprj/i_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.2185   8.8828   1.0500   2.1142   2.3476 &  29.3777 r
  mprj/i_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2694   1.0500            0.1717 &  29.5493 r
  mprj/buf_i[33] (net)                                   2   0.0121 
  mprj/i_FF[33]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0585   0.2694   1.0500   0.0238   0.0251 &  29.5745 r
  data arrival time                                                                                                 29.5745

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6851   0.9500   0.0000   0.1735 &  35.2414 r
  clock reconvergence pessimism                                                                           0.0000    35.2414
  clock uncertainty                                                                                      -0.1000    35.1414
  library setup time                                                                    1.0000           -0.1457    34.9958
  data required time                                                                                                34.9958
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.9958
  data arrival time                                                                                                -29.5745
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.4213

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2759 
  total derate : arrival time                                                                            -0.1212 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3971 

  slack (with derating applied) (MET)                                                                     5.4213 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8184 



  Startpoint: la_oenb[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[88]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[24] (in)                                                             7.7545                     4.4294 &  26.4294 r
  la_oenb[24] (net)                                      2   0.2705 
  mprj/la_oenb[24] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.4294 r
  mprj/la_oenb[24] (net) 
  mprj/i_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   8.4221   7.7557   1.0500   3.7323   3.9829 &  30.4124 r
  mprj/i_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2460   1.0500            0.2147 &  30.6271 r
  mprj/buf_i[88] (net)                                   2   0.0099 
  mprj/i_FF[88]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0245   0.2460   1.0500   0.0096   0.0102 &  30.6372 r
  data arrival time                                                                                                 30.6372

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.9063   0.9500   0.0000   1.2453 &  36.3133 r
  clock reconvergence pessimism                                                                           0.0000    36.3133
  clock uncertainty                                                                                      -0.1000    36.2133
  library setup time                                                                    1.0000           -0.1447    36.0685
  data required time                                                                                                36.0685
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0685
  data arrival time                                                                                                -30.6372
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.4313

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3324 
  total derate : arrival time                                                                            -0.2004 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5327 

  slack (with derating applied) (MET)                                                                     5.4313 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.9640 



  Startpoint: la_oenb[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[73]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[9] (in)                                                              8.1346                     4.6409 &  26.6409 r
  la_oenb[9] (net)                                       2   0.2836 
  mprj/la_oenb[9] (user_proj_example)                                          0.0000   1.0500            0.0000 &  26.6409 r
  mprj/la_oenb[9] (net) 
  mprj/i_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.7409   8.1363   1.0500   3.2769   3.5162 &  30.1571 r
  mprj/i_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2690   1.0500            0.2159 &  30.3729 r
  mprj/buf_i[73] (net)                                   2   0.0150 
  mprj/i_FF[73]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0129   0.2690   1.0500   0.0049   0.0053 &  30.3782 r
  data arrival time                                                                                                 30.3782

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8886   0.9500   0.0000   0.9901 &  36.0580 r
  clock reconvergence pessimism                                                                           0.0000    36.0580
  clock uncertainty                                                                                      -0.1000    35.9580
  library setup time                                                                    1.0000           -0.1468    35.8113
  data required time                                                                                                35.8113
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8113
  data arrival time                                                                                                -30.3782
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.4330

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3189 
  total derate : arrival time                                                                            -0.1780 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4969 

  slack (with derating applied) (MET)                                                                     5.4330 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.9299 



  Startpoint: io_in[32] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[224]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[32] (in)                                                               9.8573                     5.5700 &  27.5700 r
  io_in[32] (net)                                        2   0.3420 
  mprj/io_in[32] (user_proj_example)                                           0.0000   1.0500            0.0000 &  27.5700 r
  mprj/io_in[32] (net) 
  mprj/i_BUF[224]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.1661   9.8644   1.0500   2.4946   2.7826 &  30.3527 r
  mprj/i_BUF[224]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3494   1.0500            0.1955 &  30.5482 r
  mprj/buf_i[224] (net)                                  2   0.0351 
  mprj/i_FF[224]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0123   0.3494   1.0500   0.0047   0.0057 &  30.5539 r
  data arrival time                                                                                                 30.5539

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[224]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8786   0.9500   0.0000   1.2026 &  36.2706 r
  clock reconvergence pessimism                                                                           0.0000    36.2706
  clock uncertainty                                                                                      -0.1000    36.1706
  library setup time                                                                    1.0000           -0.1542    36.0164
  data required time                                                                                                36.0164
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0164
  data arrival time                                                                                                -30.5539
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.4625

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3301 
  total derate : arrival time                                                                            -0.1421 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4722 

  slack (with derating applied) (MET)                                                                     5.4625 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.9347 



  Startpoint: la_oenb[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[122]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[58] (in)                                                             8.7204                     4.9873 &  26.9873 r
  la_oenb[58] (net)                                      2   0.3046 
  mprj/la_oenb[58] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.9873 r
  mprj/la_oenb[58] (net) 
  mprj/i_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.0998   8.7218   1.0500   2.7936   3.0146 &  30.0019 r
  mprj/i_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4046   1.0500            0.3110 &  30.3128 r
  mprj/buf_i[122] (net)                                  2   0.0585 
  mprj/i_FF[122]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2350   0.4046   1.0500   0.0959   0.1042 &  30.4170 r
  data arrival time                                                                                                 30.4170

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8885   0.9500   0.0000   1.0911 &  36.1590 r
  clock reconvergence pessimism                                                                           0.0000    36.1590
  clock uncertainty                                                                                      -0.1000    36.0590
  library setup time                                                                    1.0000           -0.1593    35.8997
  data required time                                                                                                35.8997
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8997
  data arrival time                                                                                                -30.4170
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.4827

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3242 
  total derate : arrival time                                                                            -0.1633 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4876 

  slack (with derating applied) (MET)                                                                     5.4827 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.9703 



  Startpoint: la_oenb[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[80]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[16] (in)                                                             7.7822                     4.4460 &  26.4460 r
  la_oenb[16] (net)                                      2   0.2715 
  mprj/la_oenb[16] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.4460 r
  mprj/la_oenb[16] (net) 
  mprj/i_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   8.0627   7.7834   1.0500   3.5027   3.7417 &  30.1877 r
  mprj/i_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2562   1.0500            0.2236 &  30.4113 r
  mprj/buf_i[80] (net)                                   2   0.0126 
  mprj/i_FF[80]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0146   0.2562   1.0500   0.0055   0.0060 &  30.4172 r
  data arrival time                                                                                                 30.4172

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8709   0.9500   0.0000   1.1263 &  36.1942 r
  clock reconvergence pessimism                                                                           0.0000    36.1942
  clock uncertainty                                                                                      -0.1000    36.0942
  library setup time                                                                    1.0000           -0.1455    35.9487
  data required time                                                                                                35.9487
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9487
  data arrival time                                                                                                -30.4172
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.5315

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3261 
  total derate : arrival time                                                                            -0.1891 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5152 

  slack (with derating applied) (MET)                                                                     5.5315 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.0467 



  Startpoint: la_data_in[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[134]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[6] (in)                                                           8.5999                     4.9091 &  26.9091 r
  la_data_in[6] (net)                                    2   0.3000 
  mprj/la_data_in[6] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.9091 r
  mprj/la_data_in[6] (net) 
  mprj/i_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.5625   8.6018   1.0500   2.6929   2.9081 &  29.8172 r
  mprj/i_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2398   1.0500            0.1573 &  29.9745 r
  mprj/buf_i[134] (net)                                  1   0.0050 
  mprj/i_FF[134]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0329   0.2398   1.0500   0.0131   0.0138 &  29.9883 r
  data arrival time                                                                                                 29.9883

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8456   0.9500   0.0000   0.7905 &  35.8584 r
  clock reconvergence pessimism                                                                           0.0000    35.8584
  clock uncertainty                                                                                      -0.1000    35.7584
  library setup time                                                                    1.0000           -0.1438    35.6146
  data required time                                                                                                35.6146
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6146
  data arrival time                                                                                                -29.9883
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6263

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3084 
  total derate : arrival time                                                                            -0.1466 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4550 

  slack (with derating applied) (MET)                                                                     5.6263 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.0814 



  Startpoint: wbs_we_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[234]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_we_i (in)                                                                9.0565                     5.1663 &  27.1663 r
  wbs_we_i (net)                                         2   0.3159 
  mprj/wbs_we_i (user_proj_example)                                            0.0000   1.0500            0.0000 &  27.1663 r
  mprj/wbs_we_i (net) 
  mprj/i_BUF[234]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.2680   9.0588   1.0500   1.7409   1.9293 &  29.0956 r
  mprj/i_BUF[234]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2944   1.0500            0.1866 &  29.2823 r
  mprj/buf_i[234] (net)                                  2   0.0194 
  mprj/i_FF[234]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2309   0.2944   1.0500   0.0948   0.0997 &  29.3820 r
  data arrival time                                                                                                 29.3820

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[234]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6926   0.9500   0.0000   0.1914 &  35.2594 r
  clock reconvergence pessimism                                                                           0.0000    35.2594
  clock uncertainty                                                                                      -0.1000    35.1594
  library setup time                                                                    1.0000           -0.1480    35.0113
  data required time                                                                                                35.0113
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.0113
  data arrival time                                                                                                -29.3820
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6293

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2769 
  total derate : arrival time                                                                            -0.1055 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3824 

  slack (with derating applied) (MET)                                                                     5.6293 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.0117 



  Startpoint: la_oenb[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[100]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[36] (in)                                                             8.8469                     5.0512 &  27.0512 r
  la_oenb[36] (net)                                      2   0.3087 
  mprj/la_oenb[36] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.0512 r
  mprj/la_oenb[36] (net) 
  mprj/i_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.1495   8.8486   1.0500   2.9135   3.1409 &  30.1921 r
  mprj/i_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2808   1.0500            0.1855 &  30.3776 r
  mprj/buf_i[100] (net)                                  2   0.0156 
  mprj/i_FF[100]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1193   0.2808   1.0500   0.0480   0.0506 &  30.4282 r
  data arrival time                                                                                                 30.4282

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   0.9500   0.0000   1.2386 &  36.3065 r
  clock reconvergence pessimism                                                                           0.0000    36.3065
  clock uncertainty                                                                                      -0.1000    36.2065
  library setup time                                                                    1.0000           -0.1480    36.0586
  data required time                                                                                                36.0586
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0586
  data arrival time                                                                                                -30.4282
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6304

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3320 
  total derate : arrival time                                                                            -0.1608 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4928 

  slack (with derating applied) (MET)                                                                     5.6304 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1232 



  Startpoint: la_data_in[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[149]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[21] (in)                                                          7.3878                     4.2225 &  26.2225 r
  la_data_in[21] (net)                                   2   0.2578 
  mprj/la_data_in[21] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.2225 r
  mprj/la_data_in[21] (net) 
  mprj/i_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.0558   7.3888   1.0500   3.5744   3.8098 &  30.0323 r
  mprj/i_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2599   1.0500            0.2508 &  30.2831 r
  mprj/buf_i[149] (net)                                  2   0.0153 
  mprj/i_FF[149]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0677   0.2599   1.0500   0.0271   0.0286 &  30.3117 r
  data arrival time                                                                                                 30.3117

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8756   0.9500   0.0000   1.1215 &  36.1894 r
  clock reconvergence pessimism                                                                           0.0000    36.1894
  clock uncertainty                                                                                      -0.1000    36.0894
  library setup time                                                                    1.0000           -0.1459    35.9436
  data required time                                                                                                35.9436
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9436
  data arrival time                                                                                                -30.3117
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6319

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3258 
  total derate : arrival time                                                                            -0.1947 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5206 

  slack (with derating applied) (MET)                                                                     5.6319 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1524 



  Startpoint: la_data_in[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[162]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[34] (in)                                                          8.1784                     4.6722 &  26.6722 r
  la_data_in[34] (net)                                   2   0.2854 
  mprj/la_data_in[34] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.6722 r
  mprj/la_data_in[34] (net) 
  mprj/i_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.8196   8.1799   1.0500   3.3162   3.5528 &  30.2250 r
  mprj/i_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2572   1.0500            0.2010 &  30.4260 r
  mprj/buf_i[162] (net)                                  2   0.0114 
  mprj/i_FF[162]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2572   1.0500   0.0000   0.0001 &  30.4261 r
  data arrival time                                                                                                 30.4261

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   0.9500   0.0000   1.2373 &  36.3052 r
  clock reconvergence pessimism                                                                           0.0000    36.3052
  clock uncertainty                                                                                      -0.1000    36.2052
  library setup time                                                                    1.0000           -0.1458    36.0594
  data required time                                                                                                36.0594
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0594
  data arrival time                                                                                                -30.4261
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6333

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3319 
  total derate : arrival time                                                                            -0.1788 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5107 

  slack (with derating applied) (MET)                                                                     5.6333 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1440 



  Startpoint: la_oenb[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[84]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[20] (in)                                                             7.3504                     4.1977 &  26.1977 r
  la_oenb[20] (net)                                      2   0.2563 
  mprj/la_oenb[20] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.1977 r
  mprj/la_oenb[20] (net) 
  mprj/i_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   8.0321   7.3515   1.0500   3.5663   3.8036 &  30.0014 r
  mprj/i_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2625   1.0500            0.2553 &  30.2567 r
  mprj/buf_i[84] (net)                                   2   0.0164 
  mprj/i_FF[84]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.1044   0.2625   1.0500   0.0418   0.0441 &  30.3007 r
  data arrival time                                                                                                 30.3007

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8722   0.9500   0.0000   1.1250 &  36.1930 r
  clock reconvergence pessimism                                                                           0.0000    36.1930
  clock uncertainty                                                                                      -0.1000    36.0930
  library setup time                                                                    1.0000           -0.1461    35.9469
  data required time                                                                                                35.9469
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9469
  data arrival time                                                                                                -30.3007
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6462

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3260 
  total derate : arrival time                                                                            -0.1954 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5214 

  slack (with derating applied) (MET)                                                                     5.6462 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1676 



  Startpoint: la_oenb[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[86]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[22] (in)                                                             7.5442                     4.3078 &  26.3078 r
  la_oenb[22] (net)                                      2   0.2631 
  mprj/la_oenb[22] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.3078 r
  mprj/la_oenb[22] (net) 
  mprj/i_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   8.0420   7.5455   1.0500   3.5426   3.7820 &  30.0898 r
  mprj/i_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2822   1.0500            0.2626 &  30.3524 r
  mprj/buf_i[86] (net)                                   2   0.0223 
  mprj/i_FF[86]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0768   0.2822   1.0500   0.0313   0.0332 &  30.3856 r
  data arrival time                                                                                                 30.3856

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.9063   0.9500   0.0000   1.2487 &  36.3167 r
  clock reconvergence pessimism                                                                           0.0000    36.3167
  clock uncertainty                                                                                      -0.1000    36.2166
  library setup time                                                                    1.0000           -0.1481    36.0686
  data required time                                                                                                36.0686
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0686
  data arrival time                                                                                                -30.3856
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6830

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3325 
  total derate : arrival time                                                                            -0.1942 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5267 

  slack (with derating applied) (MET)                                                                     5.6830 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2097 



  Startpoint: io_in[15] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[207]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[15] (in)                                                               8.2098                     4.6858 &  26.6858 r
  io_in[15] (net)                                        2   0.2863 
  mprj/io_in[15] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.6858 r
  mprj/io_in[15] (net) 
  mprj/i_BUF[207]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.9599   8.2114   1.0500   2.4398   2.6379 &  29.3237 r
  mprj/i_BUF[207]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3529   1.0500            0.2923 &  29.6160 r
  mprj/buf_i[207] (net)                                  2   0.0440 
  mprj/i_FF[207]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0189   0.3530   1.0500   0.0071   0.0089 &  29.6249 r
  data arrival time                                                                                                 29.6249

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[207]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7950   0.9500   0.0000   0.4959 &  35.5638 r
  clock reconvergence pessimism                                                                           0.0000    35.5638
  clock uncertainty                                                                                      -0.1000    35.4638
  library setup time                                                                    1.0000           -0.1541    35.3098
  data required time                                                                                                35.3098
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3098
  data arrival time                                                                                                -29.6249
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6848

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2929 
  total derate : arrival time                                                                            -0.1400 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4329 

  slack (with derating applied) (MET)                                                                     5.6848 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1177 



  Startpoint: la_oenb[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[97]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[33] (in)                                                             8.2186                     4.6879 &  26.6879 r
  la_oenb[33] (net)                                      2   0.2865 
  mprj/la_oenb[33] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.6879 r
  mprj/la_oenb[33] (net) 
  mprj/i_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.6146   8.2205   1.0500   3.1972   3.4351 &  30.1230 r
  mprj/i_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2471   1.0500            0.1879 &  30.3110 r
  mprj/buf_i[97] (net)                                   1   0.0084 
  mprj/i_FF[97]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0816   0.2471   1.0500   0.0330   0.0347 &  30.3457 r
  data arrival time                                                                                                 30.3457

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.9063   0.9500   0.0000   1.2373 &  36.3052 r
  clock reconvergence pessimism                                                                           0.0000    36.3052
  clock uncertainty                                                                                      -0.1000    36.2052
  library setup time                                                                    1.0000           -0.1448    36.0604
  data required time                                                                                                36.0604
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0604
  data arrival time                                                                                                -30.3457
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.7147

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3319 
  total derate : arrival time                                                                            -0.1742 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5061 

  slack (with derating applied) (MET)                                                                     5.7147 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2208 



  Startpoint: la_oenb[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[87]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[23] (in)                                                             7.5381                     4.3044 &  26.3044 r
  la_oenb[23] (net)                                      2   0.2629 
  mprj/la_oenb[23] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.3044 r
  mprj/la_oenb[23] (net) 
  mprj/i_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   8.0015   7.5393   1.0500   3.5199   3.7580 &  30.0624 r
  mprj/i_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2664   1.0500            0.2481 &  30.3105 r
  mprj/buf_i[87] (net)                                   2   0.0169 
  mprj/i_FF[87]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2664   1.0500   0.0000   0.0002 &  30.3107 r
  data arrival time                                                                                                 30.3107

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.9063   0.9500   0.0000   1.2438 &  36.3118 r
  clock reconvergence pessimism                                                                           0.0000    36.3118
  clock uncertainty                                                                                      -0.1000    36.2118
  library setup time                                                                    1.0000           -0.1466    36.0651
  data required time                                                                                                36.0651
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0651
  data arrival time                                                                                                -30.3107
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.7544

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3323 
  total derate : arrival time                                                                            -0.1908 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5231 

  slack (with derating applied) (MET)                                                                     5.7544 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2775 



  Startpoint: wbs_dat_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[16]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[16] (in)                                                           8.6009                     4.8781 &  26.8781 r
  wbs_dat_i[16] (net)                                    2   0.2989 
  mprj/wbs_dat_i[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.8781 r
  mprj/wbs_dat_i[16] (net) 
  mprj/i_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.7758   8.6051   1.0500   2.3527   2.5834 &  29.4616 r
  mprj/i_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2383   1.0500            0.1556 &  29.6172 r
  mprj/buf_i[16] (net)                                   1   0.0046 
  mprj/i_FF[16]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2383   1.0500   0.0000   0.0001 &  29.6172 r
  data arrival time                                                                                                 29.6172

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8009   0.9500   0.0000   0.6512 &  35.7192 r
  clock reconvergence pessimism                                                                           0.0000    35.7192
  clock uncertainty                                                                                      -0.1000    35.6192
  library setup time                                                                    1.0000           -0.1434    35.4758
  data required time                                                                                                35.4758
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4758
  data arrival time                                                                                                -29.6172
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.8585

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3011 
  total derate : arrival time                                                                            -0.1304 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4315 

  slack (with derating applied) (MET)                                                                     5.8585 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2901 



  Startpoint: la_oenb[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[112]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[48] (in)                                                             8.5637                     4.8696 &  26.8696 r
  la_oenb[48] (net)                                      2   0.2981 
  mprj/la_oenb[48] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.8696 r
  mprj/la_oenb[48] (net) 
  mprj/i_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.8304   8.5667   1.0500   2.8041   3.0433 &  29.9128 r
  mprj/i_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3268   1.0500            0.2469 &  30.1597 r
  mprj/buf_i[112] (net)                                  2   0.0331 
  mprj/i_FF[112]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0512   0.3268   1.0500   0.0200   0.0217 &  30.1814 r
  data arrival time                                                                                                 30.1814

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   0.9500   0.0000   1.2513 &  36.3192 r
  clock reconvergence pessimism                                                                           0.0000    36.3192
  clock uncertainty                                                                                      -0.1000    36.2192
  library setup time                                                                    1.0000           -0.1522    36.0670
  data required time                                                                                                36.0670
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0670
  data arrival time                                                                                                -30.1814
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.8856

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3327 
  total derate : arrival time                                                                            -0.1577 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4904 

  slack (with derating applied) (MET)                                                                     5.8856 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3760 



  Startpoint: la_oenb[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[91]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[27] (in)                                                             7.7118                     4.4062 &  26.4062 r
  la_oenb[27] (net)                                      2   0.2691 
  mprj/la_oenb[27] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.4062 r
  mprj/la_oenb[27] (net) 
  mprj/i_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.3337   7.7131   1.0500   3.1039   3.3218 &  29.7280 r
  mprj/i_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2677   1.0500            0.2393 &  29.9673 r
  mprj/buf_i[91] (net)                                   2   0.0165 
  mprj/i_FF[91]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.1385   0.2677   1.0500   0.0560   0.0590 &  30.0263 r
  data arrival time                                                                                                 30.0263

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8806   0.9500   0.0000   1.1054 &  36.1733 r
  clock reconvergence pessimism                                                                           0.0000    36.1733
  clock uncertainty                                                                                      -0.1000    36.0733
  library setup time                                                                    1.0000           -0.1466    35.9267
  data required time                                                                                                35.9267
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9267
  data arrival time                                                                                                -30.0263
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9005

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3250 
  total derate : arrival time                                                                            -0.1724 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4974 

  slack (with derating applied) (MET)                                                                     5.9005 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3978 



  Startpoint: la_oenb[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[96]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[32] (in)                                                             8.0023                     4.5642 &  26.5642 r
  la_oenb[32] (net)                                      2   0.2790 
  mprj/la_oenb[32] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.5642 r
  mprj/la_oenb[32] (net) 
  mprj/i_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.3095   8.0041   1.0500   3.0562   3.2841 &  29.8483 r
  mprj/i_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2504   1.0500            0.2044 &  30.0527 r
  mprj/buf_i[96] (net)                                   1   0.0102 
  mprj/i_FF[96]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0858   0.2504   1.0500   0.0347   0.0365 &  30.0892 r
  data arrival time                                                                                                 30.0892

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.9063   0.9500   0.0000   1.2388 &  36.3067 r
  clock reconvergence pessimism                                                                           0.0000    36.3067
  clock uncertainty                                                                                      -0.1000    36.2067
  library setup time                                                                    1.0000           -0.1452    36.0616
  data required time                                                                                                36.0616
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0616
  data arrival time                                                                                                -30.0892
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9723

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3320 
  total derate : arrival time                                                                            -0.1679 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4999 

  slack (with derating applied) (MET)                                                                     5.9723 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4722 



  Startpoint: la_data_in[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[161]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[33] (in)                                                          8.2003                     4.6811 &  26.6811 r
  la_data_in[33] (net)                                   2   0.2860 
  mprj/la_data_in[33] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.6811 r
  mprj/la_data_in[33] (net) 
  mprj/i_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.2337   8.2019   1.0500   2.9924   3.2160 &  29.8971 r
  mprj/i_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2338   1.0500            0.1751 &  30.0722 r
  mprj/buf_i[161] (net)                                  1   0.0048 
  mprj/i_FF[161]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2338   1.0500   0.0000   0.0001 &  30.0723 r
  data arrival time                                                                                                 30.0723

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   0.9500   0.0000   1.2373 &  36.3052 r
  clock reconvergence pessimism                                                                           0.0000    36.3052
  clock uncertainty                                                                                      -0.1000    36.2052
  library setup time                                                                    1.0000           -0.1432    36.0620
  data required time                                                                                                36.0620
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0620
  data arrival time                                                                                                -30.0723
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9897

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3319 
  total derate : arrival time                                                                            -0.1615 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4934 

  slack (with derating applied) (MET)                                                                     5.9897 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4831 



  Startpoint: la_oenb[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[71]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[7] (in)                                                              7.5948                     4.3307 &  26.3307 r
  la_oenb[7] (net)                                       2   0.2646 
  mprj/la_oenb[7] (user_proj_example)                                          0.0000   1.0500            0.0000 &  26.3307 r
  mprj/la_oenb[7] (net) 
  mprj/i_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.1958   7.5966   1.0500   2.9888   3.2109 &  29.5416 r
  mprj/i_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2330   1.0500            0.2108 &  29.7523 r
  mprj/buf_i[71] (net)                                   1   0.0068 
  mprj/i_FF[71]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2330   1.0500   0.0000   0.0001 &  29.7524 r
  data arrival time                                                                                                 29.7524

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8897   0.9500   0.0000   0.9971 &  36.0651 r
  clock reconvergence pessimism                                                                           0.0000    36.0651
  clock uncertainty                                                                                      -0.1000    35.9651
  library setup time                                                                    1.0000           -0.1429    35.8222
  data required time                                                                                                35.8222
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8222
  data arrival time                                                                                                -29.7524
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0697

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3193 
  total derate : arrival time                                                                            -0.1629 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4822 

  slack (with derating applied) (MET)                                                                     6.0697 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5520 



  Startpoint: la_oenb[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[65]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[1] (in)                                                              7.9166                     4.5055 &  26.5055 r
  la_oenb[1] (net)                                       2   0.2756 
  mprj/la_oenb[1] (user_proj_example)                                          0.0000   1.0500            0.0000 &  26.5055 r
  mprj/la_oenb[1] (net) 
  mprj/i_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.7175   7.9190   1.0500   2.7595   2.9814 &  29.4868 r
  mprj/i_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2429   1.0500            0.2017 &  29.6885 r
  mprj/buf_i[65] (net)                                   2   0.0084 
  mprj/i_FF[65]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2429   1.0500   0.0000   0.0001 &  29.6886 r
  data arrival time                                                                                                 29.6886

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8881   0.9500   0.0000   0.9917 &  36.0597 r
  clock reconvergence pessimism                                                                           0.0000    36.0597
  clock uncertainty                                                                                      -0.1000    35.9597
  library setup time                                                                    1.0000           -0.1443    35.8153
  data required time                                                                                                35.8153
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8153
  data arrival time                                                                                                -29.6886
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1268

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3190 
  total derate : arrival time                                                                            -0.1516 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4706 

  slack (with derating applied) (MET)                                                                     6.1268 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5974 



  Startpoint: la_oenb[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[95]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[31] (in)                                                             7.7534                     4.4225 &  26.4225 r
  la_oenb[31] (net)                                      2   0.2702 
  mprj/la_oenb[31] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.4225 r
  mprj/la_oenb[31] (net) 
  mprj/i_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.3323   7.7550   1.0500   3.0971   3.3228 &  29.7452 r
  mprj/i_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2244   1.0500            0.1923 &  29.9375 r
  mprj/buf_i[95] (net)                                   1   0.0038 
  mprj/i_FF[95]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2244   1.0500   0.0000   0.0000 &  29.9375 r
  data arrival time                                                                                                 29.9375

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.9063   0.9500   0.0000   1.2421 &  36.3101 r
  clock reconvergence pessimism                                                                           0.0000    36.3101
  clock uncertainty                                                                                      -0.1000    36.2101
  library setup time                                                                    1.0000           -0.1411    36.0690
  data required time                                                                                                36.0690
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0690
  data arrival time                                                                                                -29.9375
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1314

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3322 
  total derate : arrival time                                                                            -0.1674 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4996 

  slack (with derating applied) (MET)                                                                     6.1314 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6310 



  Startpoint: wbs_adr_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[44]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[12] (in)                                                           8.0394                     4.5582 &  26.5582 r
  wbs_adr_i[12] (net)                                    2   0.2792 
  mprj/wbs_adr_i[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.5582 r
  mprj/wbs_adr_i[12] (net) 
  mprj/i_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.2621   8.0433   1.0500   1.7419   1.9357 &  28.4940 r
  mprj/i_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2347   1.0500            0.1856 &  28.6796 r
  mprj/buf_i[44] (net)                                   1   0.0056 
  mprj/i_FF[44]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0186   0.2347   1.0500   0.0071   0.0076 &  28.6871 r
  data arrival time                                                                                                 28.6871

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6316   0.9500   0.0000   0.0508 &  35.1187 r
  clock reconvergence pessimism                                                                           0.0000    35.1187
  clock uncertainty                                                                                      -0.1000    35.0187
  library setup time                                                                    1.0000           -0.1418    34.8769
  data required time                                                                                                34.8769
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.8769
  data arrival time                                                                                                -28.6871
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1898

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2695 
  total derate : arrival time                                                                            -0.1014 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3709 

  slack (with derating applied) (MET)                                                                     6.1898 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5607 



  Startpoint: la_oenb[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[66]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[2] (in)                                                              7.9884                     4.5514 &  26.5514 r
  la_oenb[2] (net)                                       2   0.2783 
  mprj/la_oenb[2] (user_proj_example)                                          0.0000   1.0500            0.0000 &  26.5514 r
  mprj/la_oenb[2] (net) 
  mprj/i_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.2696   7.9905   1.0500   2.5734   2.7813 &  29.3328 r
  mprj/i_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2464   1.0500            0.2011 &  29.5338 r
  mprj/buf_i[66] (net)                                   2   0.0091 
  mprj/i_FF[66]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0190   0.2464   1.0500   0.0073   0.0077 &  29.5416 r
  data arrival time                                                                                                 29.5416

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8882   0.9500   0.0000   0.9917 &  36.0596 r
  clock reconvergence pessimism                                                                           0.0000    36.0596
  clock uncertainty                                                                                      -0.1000    35.9596
  library setup time                                                                    1.0000           -0.1447    35.8149
  data required time                                                                                                35.8149
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8149
  data arrival time                                                                                                -29.5416
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2734

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3190 
  total derate : arrival time                                                                            -0.1424 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4614 

  slack (with derating applied) (MET)                                                                     6.2734 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7347 



  Startpoint: wbs_adr_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[50]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[18] (in)                                                           8.2218                     4.6606 &  26.6606 r
  wbs_adr_i[18] (net)                                    2   0.2856 
  mprj/wbs_adr_i[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.6606 r
  mprj/wbs_adr_i[18] (net) 
  mprj/i_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.1557   8.2260   1.0500   2.0865   2.2998 &  28.9604 r
  mprj/i_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2603   1.0500            0.2014 &  29.1618 r
  mprj/buf_i[50] (net)                                   2   0.0121 
  mprj/i_FF[50]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0576   0.2603   1.0500   0.0234   0.0247 &  29.1865 r
  data arrival time                                                                                                 29.1865

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7996   0.9500   0.0000   0.6527 &  35.7206 r
  clock reconvergence pessimism                                                                           0.0000    35.7206
  clock uncertainty                                                                                      -0.1000    35.6206
  library setup time                                                                    1.0000           -0.1454    35.4751
  data required time                                                                                                35.4751
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4751
  data arrival time                                                                                                -29.1865
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2886

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3012 
  total derate : arrival time                                                                            -0.1203 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4214 

  slack (with derating applied) (MET)                                                                     6.2886 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7100 



  Startpoint: la_oenb[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[89]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[25] (in)                                                             7.4570                     4.2579 &  26.2579 r
  la_oenb[25] (net)                                      2   0.2600 
  mprj/la_oenb[25] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.2579 r
  mprj/la_oenb[25] (net) 
  mprj/i_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.0047   7.4582   1.0500   2.9530   3.1623 &  29.4202 r
  mprj/i_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2235   1.0500            0.2091 &  29.6294 r
  mprj/buf_i[89] (net)                                   1   0.0046 
  mprj/i_FF[89]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0576   0.2235   1.0500   0.0235   0.0247 &  29.6541 r
  data arrival time                                                                                                 29.6541

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8770   0.9500   0.0000   1.1200 &  36.1880 r
  clock reconvergence pessimism                                                                           0.0000    36.1880
  clock uncertainty                                                                                      -0.1000    36.0880
  library setup time                                                                    1.0000           -0.1407    35.9472
  data required time                                                                                                35.9472
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9472
  data arrival time                                                                                                -29.6541
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2931

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3258 
  total derate : arrival time                                                                            -0.1617 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4875 

  slack (with derating applied) (MET)                                                                     6.2931 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7806 



  Startpoint: wbs_adr_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[45]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[13] (in)                                                           8.2331                     4.6684 &  26.6684 r
  wbs_adr_i[13] (net)                                    2   0.2860 
  mprj/wbs_adr_i[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.6684 r
  mprj/wbs_adr_i[13] (net) 
  mprj/i_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.1769   8.2373   1.0500   2.0984   2.3128 &  28.9812 r
  mprj/i_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2433   1.0500            0.1830 &  29.1641 r
  mprj/buf_i[45] (net)                                   1   0.0073 
  mprj/i_FF[45]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0079   0.2433   1.0500   0.0030   0.0032 &  29.1673 r
  data arrival time                                                                                                 29.1673

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7983   0.9500   0.0000   0.6537 &  35.7217 r
  clock reconvergence pessimism                                                                           0.0000    35.7217
  clock uncertainty                                                                                      -0.1000    35.6217
  library setup time                                                                    1.0000           -0.1439    35.4778
  data required time                                                                                                35.4778
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4778
  data arrival time                                                                                                -29.1673
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3105

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3012 
  total derate : arrival time                                                                            -0.1190 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4202 

  slack (with derating applied) (MET)                                                                     6.3105 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7307 



  Startpoint: la_data_in[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[156]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[28] (in)                                                          7.6299                     4.3496 &  26.3496 r
  la_data_in[28] (net)                                   2   0.2658 
  mprj/la_data_in[28] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.3496 r
  mprj/la_data_in[28] (net) 
  mprj/i_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.9686   7.6316   1.0500   2.9136   3.1302 &  29.4798 r
  mprj/i_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2585   1.0500            0.2350 &  29.7148 r
  mprj/buf_i[156] (net)                                  2   0.0139 
  mprj/i_FF[156]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0715   0.2585   1.0500   0.0291   0.0307 &  29.7455 r
  data arrival time                                                                                                 29.7455

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   0.9500   0.0000   1.2484 &  36.3163 r
  clock reconvergence pessimism                                                                           0.0000    36.3163
  clock uncertainty                                                                                      -0.1000    36.2163
  library setup time                                                                    1.0000           -0.1459    36.0704
  data required time                                                                                                36.0704
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0704
  data arrival time                                                                                                -29.7455
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3249

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3325 
  total derate : arrival time                                                                            -0.1617 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4942 

  slack (with derating applied) (MET)                                                                     6.3249 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8191 



  Startpoint: la_oenb[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[78]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[14] (in)                                                             7.6463                     4.3651 &  26.3651 r
  la_oenb[14] (net)                                      2   0.2666 
  mprj/la_oenb[14] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.3651 r
  mprj/la_oenb[14] (net) 
  mprj/i_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.6178   7.6477   1.0500   2.7212   2.9227 &  29.2878 r
  mprj/i_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2871   1.0500            0.2612 &  29.5490 r
  mprj/buf_i[78] (net)                                   2   0.0235 
  mprj/i_FF[78]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0766   0.2871   1.0500   0.0312   0.0331 &  29.5821 r
  data arrival time                                                                                                 29.5821

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8733   0.9500   0.0000   1.1239 &  36.1919 r
  clock reconvergence pessimism                                                                           0.0000    36.1919
  clock uncertainty                                                                                      -0.1000    36.0919
  library setup time                                                                    1.0000           -0.1484    35.9435
  data required time                                                                                                35.9435
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9435
  data arrival time                                                                                                -29.5821
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3614

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3260 
  total derate : arrival time                                                                            -0.1532 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4792 

  slack (with derating applied) (MET)                                                                     6.3614 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8405 



  Startpoint: la_data_in[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[141]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[13] (in)                                                          7.4894                     4.2677 &  26.2677 r
  la_data_in[13] (net)                                   2   0.2608 
  mprj/la_data_in[13] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.2677 r
  mprj/la_data_in[13] (net) 
  mprj/i_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.8105   7.4911   1.0500   2.8438   3.0566 &  29.3242 r
  mprj/i_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2646   1.0500            0.2492 &  29.5734 r
  mprj/buf_i[141] (net)                                  2   0.0165 
  mprj/i_FF[141]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2646   1.0500   0.0000   0.0002 &  29.5737 r
  data arrival time                                                                                                 29.5737

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8710   0.9500   0.0000   1.1262 &  36.1941 r
  clock reconvergence pessimism                                                                           0.0000    36.1941
  clock uncertainty                                                                                      -0.1000    36.0941
  library setup time                                                                    1.0000           -0.1463    35.9479
  data required time                                                                                                35.9479
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9479
  data arrival time                                                                                                -29.5737
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3742

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3261 
  total derate : arrival time                                                                            -0.1574 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4835 

  slack (with derating applied) (MET)                                                                     6.3742 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8577 



  Startpoint: wbs_dat_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[15]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[15] (in)                                                           8.0823                     4.5845 &  26.5845 r
  wbs_dat_i[15] (net)                                    2   0.2808 
  mprj/wbs_dat_i[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.5845 r
  mprj/wbs_dat_i[15] (net) 
  mprj/i_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.0530   8.0861   1.0500   2.0602   2.2675 &  28.8520 r
  mprj/i_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2317   1.0500            0.1799 &  29.0319 r
  mprj/buf_i[15] (net)                                   1   0.0046 
  mprj/i_FF[15]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2317   1.0500   0.0000   0.0001 &  29.0320 r
  data arrival time                                                                                                 29.0320

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8009   0.9500   0.0000   0.6513 &  35.7192 r
  clock reconvergence pessimism                                                                           0.0000    35.7192
  clock uncertainty                                                                                      -0.1000    35.6192
  library setup time                                                                    1.0000           -0.1421    35.4771
  data required time                                                                                                35.4771
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4771
  data arrival time                                                                                                -29.0320
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4452

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3011 
  total derate : arrival time                                                                            -0.1165 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4176 

  slack (with derating applied) (MET)                                                                     6.4452 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8628 



  Startpoint: la_data_in[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[155]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[27] (in)                                                          7.4038                     4.2248 &  26.2248 r
  la_data_in[27] (net)                                   2   0.2581 
  mprj/la_data_in[27] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.2248 r
  mprj/la_data_in[27] (net) 
  mprj/i_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.5520   7.4051   1.0500   2.7132   2.9123 &  29.1371 r
  mprj/i_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2510   1.0500            0.2408 &  29.3778 r
  mprj/buf_i[155] (net)                                  2   0.0126 
  mprj/i_FF[155]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0820   0.2510   1.0500   0.0326   0.0344 &  29.4122 r
  data arrival time                                                                                                 29.4122

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8772   0.9500   0.0000   1.1198 &  36.1877 r
  clock reconvergence pessimism                                                                           0.0000    36.1877
  clock uncertainty                                                                                      -0.1000    36.0877
  library setup time                                                                    1.0000           -0.1450    35.9427
  data required time                                                                                                35.9427
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9427
  data arrival time                                                                                                -29.4122
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5305

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3257 
  total derate : arrival time                                                                            -0.1518 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4775 

  slack (with derating applied) (MET)                                                                     6.5305 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0080 



  Startpoint: la_data_in[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[136]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[8] (in)                                                           8.1613                     4.6413 &  26.6413 r
  la_data_in[8] (net)                                    2   0.2840 
  mprj/la_data_in[8] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.6413 r
  mprj/la_data_in[8] (net) 
  mprj/i_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.8590   8.1643   1.0500   2.2198   2.4244 &  29.0658 r
  mprj/i_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2403   1.0500            0.1842 &  29.2500 r
  mprj/buf_i[136] (net)                                  1   0.0067 
  mprj/i_FF[136]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0624   0.2403   1.0500   0.0254   0.0268 &  29.2767 r
  data arrival time                                                                                                 29.2767

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8911   0.9500   0.0000   1.0196 &  36.0876 r
  clock reconvergence pessimism                                                                           0.0000    36.0876
  clock uncertainty                                                                                      -0.1000    35.9876
  library setup time                                                                    1.0000           -0.1441    35.8434
  data required time                                                                                                35.8434
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8434
  data arrival time                                                                                                -29.2767
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5667

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3205 
  total derate : arrival time                                                                            -0.1255 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4460 

  slack (with derating applied) (MET)                                                                     6.5667 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0127 



  Startpoint: wbs_dat_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[4]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[4] (in)                                                            8.2973                     4.6988 &  26.6988 r
  wbs_dat_i[4] (net)                                     2   0.2880 
  mprj/wbs_dat_i[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.6988 r
  mprj/wbs_dat_i[4] (net) 
  mprj/i_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    3.0363   8.3020   1.0500   1.1748   1.3538 &  28.0526 r
  mprj/i_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.3014   1.0500            0.2374 &  28.2899 r
  mprj/buf_i[4] (net)                                    2   0.0255 
  mprj/i_FF[4]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0269   0.3014   1.0500   0.0105   0.0114 &  28.3013 r
  data arrival time                                                                                                 28.3013

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6586   0.9500   0.0000   0.1148 &  35.1827 r
  clock reconvergence pessimism                                                                           0.0000    35.1827
  clock uncertainty                                                                                      -0.1000    35.0827
  library setup time                                                                    1.0000           -0.1485    34.9342
  data required time                                                                                                34.9342
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.9342
  data arrival time                                                                                                -28.3013
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6328

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2729 
  total derate : arrival time                                                                            -0.0763 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3492 

  slack (with derating applied) (MET)                                                                     6.6328 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9820 



  Startpoint: wbs_adr_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[32]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[0] (in)                                                            8.4823                     4.8143 &  26.8143 r
  wbs_adr_i[0] (net)                                     2   0.2949 
  mprj/wbs_adr_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.8143 r
  mprj/wbs_adr_i[0] (net) 
  mprj/i_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.7119   8.4863   1.0500   1.0968   1.2673 &  28.0816 r
  mprj/i_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2717   1.0500            0.1978 &  28.2794 r
  mprj/buf_i[32] (net)                                   2   0.0143 
  mprj/i_FF[32]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0678   0.2717   1.0500   0.0273   0.0288 &  28.3082 r
  data arrival time                                                                                                 28.3082

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6948   0.9500   0.0000   0.1967 &  35.2646 r
  clock reconvergence pessimism                                                                           0.0000    35.2646
  clock uncertainty                                                                                      -0.1000    35.1646
  library setup time                                                                    1.0000           -0.1459    35.0187
  data required time                                                                                                35.0187
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.0187
  data arrival time                                                                                                -28.3082
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7105

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2772 
  total derate : arrival time                                                                            -0.0711 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3483 

  slack (with derating applied) (MET)                                                                     6.7105 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0588 



  Startpoint: la_data_in[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[138]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[10] (in)                                                          7.4562                     4.2532 &  26.2532 r
  la_data_in[10] (net)                                   2   0.2598 
  mprj/la_data_in[10] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.2532 r
  mprj/la_data_in[10] (net) 
  mprj/i_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.7969   7.4577   1.0500   2.3792   2.5648 &  28.8180 r
  mprj/i_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2687   1.0500            0.2550 &  29.0729 r
  mprj/buf_i[138] (net)                                  2   0.0181 
  mprj/i_FF[138]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0444   0.2687   1.0500   0.0179   0.0190 &  29.0920 r
  data arrival time                                                                                                 29.0920

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8885   0.9500   0.0000   0.9907 &  36.0587 r
  clock reconvergence pessimism                                                                           0.0000    36.0587
  clock uncertainty                                                                                      -0.1000    35.9587
  library setup time                                                                    1.0000           -0.1467    35.8119
  data required time                                                                                                35.8119
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8119
  data arrival time                                                                                                -29.0920
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7200

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3190 
  total derate : arrival time                                                                            -0.1352 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4541 

  slack (with derating applied) (MET)                                                                     6.7200 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1741 



  Startpoint: la_oenb[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[98]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[34] (in)                                                             7.5858                     4.3227 &  26.3227 r
  la_oenb[34] (net)                                      2   0.2642 
  mprj/la_oenb[34] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.3227 r
  mprj/la_oenb[34] (net) 
  mprj/i_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.1734   7.5876   1.0500   2.5349   2.7351 &  29.0578 r
  mprj/i_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2747   1.0500            0.2531 &  29.3109 r
  mprj/buf_i[98] (net)                                   2   0.0195 
  mprj/i_FF[98]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0331   0.2747   1.0500   0.0131   0.0140 &  29.3249 r
  data arrival time                                                                                                 29.3249

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.9063   0.9500   0.0000   1.2420 &  36.3099 r
  clock reconvergence pessimism                                                                           0.0000    36.3099
  clock uncertainty                                                                                      -0.1000    36.2099
  library setup time                                                                    1.0000           -0.1474    36.0626
  data required time                                                                                                36.0626
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0626
  data arrival time                                                                                                -29.3249
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7376

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3322 
  total derate : arrival time                                                                            -0.1430 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4751 

  slack (with derating applied) (MET)                                                                     6.7376 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2128 



  Startpoint: io_in[34] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[226]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[34] (in)                                                              10.0121                     5.6500 &  27.6500 r
  io_in[34] (net)                                        2   0.3471 
  mprj/io_in[34] (user_proj_example)                                           0.0000   1.0500            0.0000 &  27.6500 r
  mprj/io_in[34] (net) 
  mprj/i_BUF[226]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.5668  10.0205   1.0500   1.0469   1.2803 &  28.9304 r
  mprj/i_BUF[226]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4148   1.0500            0.2488 &  29.1792 r
  mprj/buf_i[226] (net)                                  2   0.0560 
  mprj/i_FF[226]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0660   0.4149   1.0500   0.0265   0.0321 &  29.2112 r
  data arrival time                                                                                                 29.2112

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[226]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8854   0.9500   0.0000   1.1680 &  36.2359 r
  clock reconvergence pessimism                                                                           0.0000    36.2359
  clock uncertainty                                                                                      -0.1000    36.1359
  library setup time                                                                    1.0000           -0.1602    35.9757
  data required time                                                                                                35.9757
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9757
  data arrival time                                                                                                -29.2112
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7644

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3283 
  total derate : arrival time                                                                            -0.0743 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4026 

  slack (with derating applied) (MET)                                                                     6.7644 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1671 



  Startpoint: wbs_adr_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[49]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[17] (in)                                                           7.9572                     4.5116 &  26.5116 r
  wbs_adr_i[17] (net)                                    2   0.2764 
  mprj/wbs_adr_i[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.5116 r
  mprj/wbs_adr_i[17] (net) 
  mprj/i_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.2479   7.9611   1.0500   1.7359   1.9273 &  28.4389 r
  mprj/i_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2368   1.0500            0.1928 &  28.6317 r
  mprj/buf_i[49] (net)                                   1   0.0065 
  mprj/i_FF[49]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2368   1.0500   0.0000   0.0001 &  28.6317 r
  data arrival time                                                                                                 28.6317

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8009   0.9500   0.0000   0.6513 &  35.7192 r
  clock reconvergence pessimism                                                                           0.0000    35.7192
  clock uncertainty                                                                                      -0.1000    35.6192
  library setup time                                                                    1.0000           -0.1432    35.4760
  data required time                                                                                                35.4760
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4760
  data arrival time                                                                                                -28.6317
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8442

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3011 
  total derate : arrival time                                                                            -0.1010 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4020 

  slack (with derating applied) (MET)                                                                     6.8442 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2463 



  Startpoint: wbs_adr_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[48]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[16] (in)                                                           7.7842                     4.4147 &  26.4147 r
  wbs_adr_i[16] (net)                                    2   0.2704 
  mprj/wbs_adr_i[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.4147 r
  mprj/wbs_adr_i[16] (net) 
  mprj/i_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.2978   7.7879   1.0500   1.7432   1.9314 &  28.3461 r
  mprj/i_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2444   1.0500            0.2111 &  28.5571 r
  mprj/buf_i[48] (net)                                   2   0.0093 
  mprj/i_FF[48]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0191   0.2444   1.0500   0.0073   0.0078 &  28.5649 r
  data arrival time                                                                                                 28.5649

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8021   0.9500   0.0000   0.6497 &  35.7176 r
  clock reconvergence pessimism                                                                           0.0000    35.7176
  clock uncertainty                                                                                      -0.1000    35.6176
  library setup time                                                                    1.0000           -0.1440    35.4736
  data required time                                                                                                35.4736
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4736
  data arrival time                                                                                                -28.5649
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9087

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3010 
  total derate : arrival time                                                                            -0.1024 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4034 

  slack (with derating applied) (MET)                                                                     6.9087 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3121 



  Startpoint: wbs_adr_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[37]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[5] (in)                                                            7.8684                     4.4584 &  26.4584 r
  wbs_adr_i[5] (net)                                     2   0.2732 
  mprj/wbs_adr_i[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.4584 r
  mprj/wbs_adr_i[5] (net) 
  mprj/i_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.8149   7.8726   1.0500   1.1247   1.2916 &  27.7500 r
  mprj/i_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2761   1.0500            0.2379 &  27.9879 r
  mprj/buf_i[37] (net)                                   2   0.0187 
  mprj/i_FF[37]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2761   1.0500   0.0000   0.0002 &  27.9882 r
  data arrival time                                                                                                 27.9882

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6440   0.9500   0.0000   0.0838 &  35.1518 r
  clock reconvergence pessimism                                                                           0.0000    35.1518
  clock uncertainty                                                                                      -0.1000    35.0518
  library setup time                                                                    1.0000           -0.1461    34.9057
  data required time                                                                                                34.9057
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.9057
  data arrival time                                                                                                -27.9882
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9175

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2712 
  total derate : arrival time                                                                            -0.0728 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3441 

  slack (with derating applied) (MET)                                                                     6.9175 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2616 



  Startpoint: wbs_cyc_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[236]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_cyc_i (in)                                                               7.8938                     4.4713 &  26.4713 r
  wbs_cyc_i (net)                                        2   0.2740 
  mprj/wbs_cyc_i (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.4713 r
  mprj/wbs_cyc_i (net) 
  mprj/i_BUF[236]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.0132   7.8981   1.0500   1.2145   1.3881 &  27.8594 r
  mprj/i_BUF[236]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2682   1.0500            0.2289 &  28.0883 r
  mprj/buf_i[236] (net)                                  2   0.0158 
  mprj/i_FF[236]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2682   1.0500   0.0000   0.0002 &  28.0885 r
  data arrival time                                                                                                 28.0885

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[236]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6939   0.9500   0.0000   0.1944 &  35.2623 r
  clock reconvergence pessimism                                                                           0.0000    35.2623
  clock uncertainty                                                                                      -0.1000    35.1623
  library setup time                                                                    1.0000           -0.1456    35.0167
  data required time                                                                                                35.0167
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.0167
  data arrival time                                                                                                -28.0885
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9282

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2770 
  total derate : arrival time                                                                            -0.0770 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3540 

  slack (with derating applied) (MET)                                                                     6.9282 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2823 



  Startpoint: la_data_in[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[163]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[35] (in)                                                          7.5564                     4.3018 &  26.3018 r
  la_data_in[35] (net)                                   2   0.2630 
  mprj/la_data_in[35] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.3018 r
  mprj/la_data_in[35] (net) 
  mprj/i_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.9007   7.5585   1.0500   2.3957   2.5914 &  28.8933 r
  mprj/i_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2383   1.0500            0.2185 &  29.1118 r
  mprj/buf_i[163] (net)                                  2   0.0084 
  mprj/i_FF[163]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2383   1.0500   0.0000   0.0001 &  29.1119 r
  data arrival time                                                                                                 29.1119

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   0.9500   0.0000   1.2373 &  36.3052 r
  clock reconvergence pessimism                                                                           0.0000    36.3052
  clock uncertainty                                                                                      -0.1000    36.2052
  library setup time                                                                    1.0000           -0.1440    36.0612
  data required time                                                                                                36.0612
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0612
  data arrival time                                                                                                -29.1119
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9493

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3319 
  total derate : arrival time                                                                            -0.1338 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4657 

  slack (with derating applied) (MET)                                                                     6.9493 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4151 



  Startpoint: wbs_dat_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[6]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[6] (in)                                                            7.8376                     4.4404 &  26.4404 r
  wbs_dat_i[6] (net)                                     2   0.2721 
  mprj/wbs_dat_i[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.4404 r
  mprj/wbs_dat_i[6] (net) 
  mprj/i_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    2.8523   7.8417   1.0500   1.1358   1.3030 &  27.7434 r
  mprj/i_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2636   1.0500            0.2278 &  27.9713 r
  mprj/buf_i[6] (net)                                    2   0.0145 
  mprj/i_FF[6]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.2636   1.0500   0.0000   0.0002 &  27.9715 r
  data arrival time                                                                                                 27.9715

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6631   0.9500   0.0000   0.1220 &  35.1899 r
  clock reconvergence pessimism                                                                           0.0000    35.1899
  clock uncertainty                                                                                      -0.1000    35.0899
  library setup time                                                                    1.0000           -0.1450    34.9449
  data required time                                                                                                34.9449
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.9449
  data arrival time                                                                                                -27.9715
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9735

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2732 
  total derate : arrival time                                                                            -0.0729 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3461 

  slack (with derating applied) (MET)                                                                     6.9735 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3196 



  Startpoint: wbs_dat_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[2]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[2] (in)                                                            8.0254                     4.5435 &  26.5435 r
  wbs_dat_i[2] (net)                                     2   0.2785 
  mprj/wbs_dat_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.5435 r
  mprj/wbs_dat_i[2] (net) 
  mprj/i_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    2.5286   8.0300   1.0500   1.0232   1.1916 &  27.7351 r
  mprj/i_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2617   1.0500            0.2146 &  27.9497 r
  mprj/buf_i[2] (net)                                    2   0.0132 
  mprj/i_FF[2]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0761   0.2617   1.0500   0.0302   0.0319 &  27.9815 r
  data arrival time                                                                                                 27.9815

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6825   0.9500   0.0000   0.1671 &  35.2351 r
  clock reconvergence pessimism                                                                           0.0000    35.2351
  clock uncertainty                                                                                      -0.1000    35.1351
  library setup time                                                                    1.0000           -0.1449    34.9901
  data required time                                                                                                34.9901
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.9901
  data arrival time                                                                                                -27.9815
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0086

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2756 
  total derate : arrival time                                                                            -0.0685 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3441 

  slack (with derating applied) (MET)                                                                     7.0086 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3527 



  Startpoint: wbs_dat_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[7]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[7] (in)                                                            7.7462                     4.3913 &  26.3913 r
  wbs_dat_i[7] (net)                                     2   0.2690 
  mprj/wbs_dat_i[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.3913 r
  mprj/wbs_dat_i[7] (net) 
  mprj/i_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    3.1639   7.7499   1.0500   1.2805   1.4487 &  27.8400 r
  mprj/i_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2296   1.0500            0.1980 &  28.0379 r
  mprj/buf_i[7] (net)                                    1   0.0053 
  mprj/i_FF[7]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0387   0.2296   1.0500   0.0156   0.0164 &  28.0544 r
  data arrival time                                                                                                 28.0544

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.7609   0.9500   0.0000   0.3813 &  35.4492 r
  clock reconvergence pessimism                                                                           0.0000    35.4492
  clock uncertainty                                                                                      -0.1000    35.3492
  library setup time                                                                    1.0000           -0.1414    35.2078
  data required time                                                                                                35.2078
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.2078
  data arrival time                                                                                                -28.0544
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1534

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2869 
  total derate : arrival time                                                                            -0.0792 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3661 

  slack (with derating applied) (MET)                                                                     7.1534 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5195 



  Startpoint: la_oenb[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[103]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[39] (in)                                                             7.8394                     4.4722 &  26.4722 r
  la_oenb[39] (net)                                      2   0.2733 
  mprj/la_oenb[39] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.4722 r
  mprj/la_oenb[39] (net) 
  mprj/i_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.1437   7.8412   1.0500   1.9893   2.1649 &  28.6371 r
  mprj/i_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2574   1.0500            0.2215 &  28.8586 r
  mprj/buf_i[103] (net)                                  2   0.0128 
  mprj/i_FF[103]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0325   0.2574   1.0500   0.0129   0.0137 &  28.8723 r
  data arrival time                                                                                                 28.8723

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   0.9500   0.0000   1.2352 &  36.3031 r
  clock reconvergence pessimism                                                                           0.0000    36.3031
  clock uncertainty                                                                                      -0.1000    36.2031
  library setup time                                                                    1.0000           -0.1458    36.0573
  data required time                                                                                                36.0573
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0573
  data arrival time                                                                                                -28.8723
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1850

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3318 
  total derate : arrival time                                                                            -0.1143 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4461 

  slack (with derating applied) (MET)                                                                     7.1850 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6312 



  Startpoint: wbs_dat_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[20]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[20] (in)                                                           7.2046                     4.0865 &  26.0865 r
  wbs_dat_i[20] (net)                                    2   0.2501 
  mprj/wbs_dat_i[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.0865 r
  mprj/wbs_dat_i[20] (net) 
  mprj/i_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.8940   7.2078   1.0500   1.1575   1.3049 &  27.3913 r
  mprj/i_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2711   1.0500            0.2716 &  27.6629 r
  mprj/buf_i[20] (net)                                   2   0.0201 
  mprj/i_FF[20]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0431   0.2711   1.0500   0.0173   0.0185 &  27.6814 r
  data arrival time                                                                                                 27.6814

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6316   0.9500   0.0000   0.0503 &  35.1182 r
  clock reconvergence pessimism                                                                           0.0000    35.1182
  clock uncertainty                                                                                      -0.1000    35.0182
  library setup time                                                                    1.0000           -0.1455    34.8727
  data required time                                                                                                34.8727
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.8727
  data arrival time                                                                                                -27.6814
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1913

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2695 
  total derate : arrival time                                                                            -0.0759 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3454 

  slack (with derating applied) (MET)                                                                     7.1913 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5367 



  Startpoint: wbs_adr_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[38]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[6] (in)                                                            7.6630                     4.3435 &  26.3435 r
  wbs_adr_i[6] (net)                                     2   0.2660 
  mprj/wbs_adr_i[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.3435 r
  mprj/wbs_adr_i[6] (net) 
  mprj/i_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.2994   7.6668   1.0500   0.9321   1.0837 &  27.4272 r
  mprj/i_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2785   1.0500            0.2520 &  27.6792 r
  mprj/buf_i[38] (net)                                   2   0.0205 
  mprj/i_FF[38]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2785   1.0500   0.0000   0.0003 &  27.6796 r
  data arrival time                                                                                                 27.6796

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6597   0.9500   0.0000   0.1135 &  35.1815 r
  clock reconvergence pessimism                                                                           0.0000    35.1815
  clock uncertainty                                                                                      -0.1000    35.0815
  library setup time                                                                    1.0000           -0.1464    34.9351
  data required time                                                                                                34.9351
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.9351
  data arrival time                                                                                                -27.6796
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2555

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2728 
  total derate : arrival time                                                                            -0.0636 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3364 

  slack (with derating applied) (MET)                                                                     7.2555 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5919 



  Startpoint: wbs_adr_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[54]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[22] (in)                                                           7.4038                     4.2001 &  26.2001 r
  wbs_adr_i[22] (net)                                    2   0.2571 
  mprj/wbs_adr_i[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.2001 r
  mprj/wbs_adr_i[22] (net) 
  mprj/i_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.8566   7.4071   1.0500   1.5766   1.7469 &  27.9470 r
  mprj/i_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2558   1.0500            0.2457 &  28.1927 r
  mprj/buf_i[54] (net)                                   2   0.0140 
  mprj/i_FF[54]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0347   0.2558   1.0500   0.0139   0.0147 &  28.2074 r
  data arrival time                                                                                                 28.2074

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7984   0.9500   0.0000   0.6536 &  35.7216 r
  clock reconvergence pessimism                                                                           0.0000    35.7216
  clock uncertainty                                                                                      -0.1000    35.6216
  library setup time                                                                    1.0000           -0.1450    35.4765
  data required time                                                                                                35.4765
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4765
  data arrival time                                                                                                -28.2074
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2691

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3012 
  total derate : arrival time                                                                            -0.0956 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3968 

  slack (with derating applied) (MET)                                                                     7.2691 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6659 



  Startpoint: wbs_dat_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[28]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[28] (in)                                                           7.7992                     4.4281 &  26.4281 r
  wbs_dat_i[28] (net)                                    2   0.2711 
  mprj/wbs_dat_i[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.4281 r
  mprj/wbs_dat_i[28] (net) 
  mprj/i_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.8667   7.8025   1.0500   1.5070   1.6764 &  28.1045 r
  mprj/i_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2218   1.0500            0.1867 &  28.2911 r
  mprj/buf_i[28] (net)                                   1   0.0029 
  mprj/i_FF[28]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2218   1.0500   0.0000   0.0000 &  28.2911 r
  data arrival time                                                                                                 28.2911

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8279   0.9500   0.0000   0.7367 &  35.8046 r
  clock reconvergence pessimism                                                                           0.0000    35.8046
  clock uncertainty                                                                                      -0.1000    35.7046
  library setup time                                                                    1.0000           -0.1401    35.5645
  data required time                                                                                                35.5645
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5645
  data arrival time                                                                                                -28.2911
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2734

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3056 
  total derate : arrival time                                                                            -0.0887 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3943 

  slack (with derating applied) (MET)                                                                     7.2734 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6677 



  Startpoint: la_oenb[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[99]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[35] (in)                                                             7.4653                     4.2547 &  26.2547 r
  la_oenb[35] (net)                                      2   0.2600 
  mprj/la_oenb[35] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.2547 r
  mprj/la_oenb[35] (net) 
  mprj/i_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.2452   7.4670   1.0500   2.1424   2.3221 &  28.5768 r
  mprj/i_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2228   1.0500            0.2080 &  28.7847 r
  mprj/buf_i[99] (net)                                   1   0.0044 
  mprj/i_FF[99]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2228   1.0500   0.0000   0.0000 &  28.7847 r
  data arrival time                                                                                                 28.7847

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.9063   0.9500   0.0000   1.2372 &  36.3051 r
  clock reconvergence pessimism                                                                           0.0000    36.3051
  clock uncertainty                                                                                      -0.1000    36.2052
  library setup time                                                                    1.0000           -0.1408    36.0644
  data required time                                                                                                36.0644
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0644
  data arrival time                                                                                                -28.7847
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2796

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3319 
  total derate : arrival time                                                                            -0.1205 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4524 

  slack (with derating applied) (MET)                                                                     7.2796 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7320 



  Startpoint: la_oenb[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[125]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[61] (in)                                                             7.8202                     4.4607 &  26.4607 r
  la_oenb[61] (net)                                      2   0.2726 
  mprj/la_oenb[61] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.4607 r
  mprj/la_oenb[61] (net) 
  mprj/i_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.7179   7.8220   1.0500   1.5038   1.6602 &  28.1209 r
  mprj/i_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3978   1.0500            0.3518 &  28.4727 r
  mprj/buf_i[125] (net)                                  2   0.0597 
  mprj/i_FF[125]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3980   1.0500   0.0000   0.0044 &  28.4771 r
  data arrival time                                                                                                 28.4771

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8884   0.9500   0.0000   0.9910 &  36.0589 r
  clock reconvergence pessimism                                                                           0.0000    36.0589
  clock uncertainty                                                                                      -0.1000    35.9590
  library setup time                                                                    1.0000           -0.1587    35.8003
  data required time                                                                                                35.8003
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8003
  data arrival time                                                                                                -28.4771
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3232

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3190 
  total derate : arrival time                                                                            -0.0960 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4150 

  slack (with derating applied) (MET)                                                                     7.3232 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7382 



  Startpoint: wbs_adr_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[42]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[10] (in)                                                           7.4283                     4.2111 &  26.2111 r
  wbs_adr_i[10] (net)                                    2   0.2579 
  mprj/wbs_adr_i[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.2111 r
  mprj/wbs_adr_i[10] (net) 
  mprj/i_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.3726   7.4319   1.0500   0.9596   1.1071 &  27.3182 r
  mprj/i_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2634   1.0500            0.2515 &  27.5698 r
  mprj/buf_i[42] (net)                                   2   0.0163 
  mprj/i_FF[42]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0457   0.2634   1.0500   0.0184   0.0196 &  27.5893 r
  data arrival time                                                                                                 27.5893

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6631   0.9500   0.0000   0.1220 &  35.1899 r
  clock reconvergence pessimism                                                                           0.0000    35.1899
  clock uncertainty                                                                                      -0.1000    35.0899
  library setup time                                                                    1.0000           -0.1450    34.9449
  data required time                                                                                                34.9449
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.9449
  data arrival time                                                                                                -27.5893
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3556

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2732 
  total derate : arrival time                                                                            -0.0656 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3389 

  slack (with derating applied) (MET)                                                                     7.3556 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6945 



  Startpoint: wbs_dat_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[24]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[24] (in)                                                           7.4579                     4.2360 &  26.2360 r
  wbs_dat_i[24] (net)                                    2   0.2592 
  mprj/wbs_dat_i[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.2360 r
  mprj/wbs_dat_i[24] (net) 
  mprj/i_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.7376   7.4609   1.0500   1.5174   1.6801 &  27.9161 r
  mprj/i_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2190   1.0500            0.2043 &  28.1205 r
  mprj/buf_i[24] (net)                                   1   0.0033 
  mprj/i_FF[24]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2190   1.0500   0.0000   0.0000 &  28.1205 r
  data arrival time                                                                                                 28.1205

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7969   0.9500   0.0000   0.6548 &  35.7228 r
  clock reconvergence pessimism                                                                           0.0000    35.7228
  clock uncertainty                                                                                      -0.1000    35.6228
  library setup time                                                                    1.0000           -0.1393    35.4835
  data required time                                                                                                35.4835
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4835
  data arrival time                                                                                                -28.1205
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3630

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3013 
  total derate : arrival time                                                                            -0.0897 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3910 

  slack (with derating applied) (MET)                                                                     7.3630 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7540 



  Startpoint: wbs_dat_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[8]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[8] (in)                                                            7.6402                     4.3297 &  26.3297 r
  wbs_dat_i[8] (net)                                     2   0.2652 
  mprj/wbs_dat_i[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.3297 r
  mprj/wbs_dat_i[8] (net) 
  mprj/i_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    2.6497   7.6441   1.0500   1.0688   1.2263 &  27.5560 r
  mprj/i_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2708   1.0500            0.2461 &  27.8021 r
  mprj/buf_i[8] (net)                                    2   0.0179 
  mprj/i_FF[8]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0581   0.2708   1.0500   0.0234   0.0248 &  27.8269 r
  data arrival time                                                                                                 27.8269

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.7609   0.9500   0.0000   0.3817 &  35.4496 r
  clock reconvergence pessimism                                                                           0.0000    35.4496
  clock uncertainty                                                                                      -0.1000    35.3496
  library setup time                                                                    1.0000           -0.1462    35.2034
  data required time                                                                                                35.2034
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.2034
  data arrival time                                                                                                -27.8269
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3765

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2869 
  total derate : arrival time                                                                            -0.0713 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3582 

  slack (with derating applied) (MET)                                                                     7.3765 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7347 



  Startpoint: wbs_adr_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[51]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[19] (in)                                                           6.9140                     3.9240 &  25.9240 r
  wbs_adr_i[19] (net)                                    2   0.2401 
  mprj/wbs_adr_i[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.9240 r
  mprj/wbs_adr_i[19] (net) 
  mprj/i_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.6228   6.9168   1.0500   1.0567   1.1925 &  27.1165 r
  mprj/i_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2595   1.0500            0.2777 &  27.3942 r
  mprj/buf_i[51] (net)                                   2   0.0174 
  mprj/i_FF[51]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0550   0.2595   1.0500   0.0224   0.0237 &  27.4179 r
  data arrival time                                                                                                 27.4179

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6316   0.9500   0.0000   0.0508 &  35.1188 r
  clock reconvergence pessimism                                                                           0.0000    35.1188
  clock uncertainty                                                                                      -0.1000    35.0188
  library setup time                                                                    1.0000           -0.1444    34.8743
  data required time                                                                                                34.8743
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.8743
  data arrival time                                                                                                -27.4179
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4564

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2695 
  total derate : arrival time                                                                            -0.0711 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3406 

  slack (with derating applied) (MET)                                                                     7.4564 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7970 



  Startpoint: io_in[11] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[203]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[11] (in)                                                               6.2322                     3.5435 &  25.5435 r
  io_in[11] (net)                                        2   0.2165 
  mprj/io_in[11] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.5435 r
  mprj/io_in[11] (net) 
  mprj/i_BUF[203]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.3446   6.2337   1.0500   1.7611   1.9071 &  27.4505 r
  mprj/i_BUF[203]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3138   1.0500            0.3652 &  27.8157 r
  mprj/buf_i[203] (net)                                  2   0.0392 
  mprj/i_FF[203]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3138   1.0500   0.0000   0.0010 &  27.8167 r
  data arrival time                                                                                                 27.8167

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[203]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7950   0.9500   0.0000   0.4940 &  35.5619 r
  clock reconvergence pessimism                                                                           0.0000    35.5619
  clock uncertainty                                                                                      -0.1000    35.4619
  library setup time                                                                    1.0000           -0.1504    35.3115
  data required time                                                                                                35.3115
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3115
  data arrival time                                                                                                -27.8167
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4948

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2928 
  total derate : arrival time                                                                            -0.1082 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4011 

  slack (with derating applied) (MET)                                                                     7.4948 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8959 



  Startpoint: la_oenb[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[105]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[41] (in)                                                             7.4596                     4.2411 &  26.2411 r
  la_oenb[41] (net)                                      2   0.2594 
  mprj/la_oenb[41] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.2411 r
  mprj/la_oenb[41] (net) 
  mprj/i_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.2965   7.4620   1.0500   1.7538   1.9235 &  28.1645 r
  mprj/i_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2511   1.0500            0.2375 &  28.4020 r
  mprj/buf_i[105] (net)                                  2   0.0124 
  mprj/i_FF[105]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1021   0.2511   1.0500   0.0399   0.0421 &  28.4441 r
  data arrival time                                                                                                 28.4441

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8654   0.9500   0.0000   1.2292 &  36.2971 r
  clock reconvergence pessimism                                                                           0.0000    36.2971
  clock uncertainty                                                                                      -0.1000    36.1971
  library setup time                                                                    1.0000           -0.1450    36.0521
  data required time                                                                                                36.0521
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0521
  data arrival time                                                                                                -28.4441
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6080

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3315 
  total derate : arrival time                                                                            -0.1049 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4364 

  slack (with derating applied) (MET)                                                                     7.6080 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0444 



  Startpoint: wbs_adr_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[36]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[4] (in)                                                            7.4632                     4.2291 &  26.2291 r
  wbs_adr_i[4] (net)                                     2   0.2590 
  mprj/wbs_adr_i[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.2291 r
  mprj/wbs_adr_i[4] (net) 
  mprj/i_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.5550   7.4670   1.0500   0.6314   0.7668 &  26.9959 r
  mprj/i_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2892   1.0500            0.2736 &  27.2695 r
  mprj/buf_i[36] (net)                                   2   0.0251 
  mprj/i_FF[36]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0838   0.2892   1.0500   0.0340   0.0361 &  27.3056 r
  data arrival time                                                                                                 27.3056

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6771   0.9500   0.0000   0.1546 &  35.2225 r
  clock reconvergence pessimism                                                                           0.0000    35.2225
  clock uncertainty                                                                                      -0.1000    35.1225
  library setup time                                                                    1.0000           -0.1475    34.9750
  data required time                                                                                                34.9750
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.9750
  data arrival time                                                                                                -27.3056
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6694

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2749 
  total derate : arrival time                                                                            -0.0513 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3262 

  slack (with derating applied) (MET)                                                                     7.6694 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9956 



  Startpoint: io_in[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[199]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[7] (in)                                                                7.4927                     4.2462 &  26.2462 r
  io_in[7] (net)                                         2   0.2601 
  mprj/io_in[7] (user_proj_example)                                            0.0000   1.0500            0.0000 &  26.2462 r
  mprj/io_in[7] (net) 
  mprj/i_BUF[199]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.3422   7.4961   1.0500   0.9480   1.0949 &  27.3411 r
  mprj/i_BUF[199]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3513   1.0500            0.3271 &  27.6683 r
  mprj/buf_i[199] (net)                                  2   0.0455 
  mprj/i_FF[199]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0223   0.3514   1.0500   0.0088   0.0123 &  27.6805 r
  data arrival time                                                                                                 27.6805

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[199]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8100   0.9500   0.0000   0.5422 &  35.6101 r
  clock reconvergence pessimism                                                                           0.0000    35.6101
  clock uncertainty                                                                                      -0.1000    35.5101
  library setup time                                                                    1.0000           -0.1540    35.3561
  data required time                                                                                                35.3561
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3561
  data arrival time                                                                                                -27.6805
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6756

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2953 
  total derate : arrival time                                                                            -0.0683 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3636 

  slack (with derating applied) (MET)                                                                     7.6756 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0392 



  Startpoint: wbs_dat_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[1]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[1] (in)                                                            7.4208                     4.2055 &  26.2055 r
  wbs_dat_i[1] (net)                                     2   0.2576 
  mprj/wbs_dat_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.2055 r
  mprj/wbs_dat_i[1] (net) 
  mprj/i_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.7397   7.4245   1.0500   0.7090   0.8473 &  27.0528 r
  mprj/i_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2454   1.0500            0.2339 &  27.2866 r
  mprj/buf_i[1] (net)                                    2   0.0110 
  mprj/i_FF[1]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0269   0.2454   1.0500   0.0106   0.0113 &  27.2979 r
  data arrival time                                                                                                 27.2979

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6839   0.9500   0.0000   0.1705 &  35.2384 r
  clock reconvergence pessimism                                                                           0.0000    35.2384
  clock uncertainty                                                                                      -0.1000    35.1384
  library setup time                                                                    1.0000           -0.1434    34.9950
  data required time                                                                                                34.9950
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.9950
  data arrival time                                                                                                -27.2979
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6971

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2758 
  total derate : arrival time                                                                            -0.0520 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3278 

  slack (with derating applied) (MET)                                                                     7.6971 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0249 



  Startpoint: wbs_dat_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[17]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[17] (in)                                                           7.4415                     4.2204 &  26.2204 r
  wbs_dat_i[17] (net)                                    2   0.2584 
  mprj/wbs_dat_i[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.2204 r
  mprj/wbs_dat_i[17] (net) 
  mprj/i_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.7785   7.4449   1.0500   1.1070   1.2591 &  27.4795 r
  mprj/i_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2638   1.0500            0.2511 &  27.7306 r
  mprj/buf_i[17] (net)                                   2   0.0164 
  mprj/i_FF[17]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0618   0.2638   1.0500   0.0252   0.0267 &  27.7573 r
  data arrival time                                                                                                 27.7573

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8077   0.9500   0.0000   0.6640 &  35.7319 r
  clock reconvergence pessimism                                                                           0.0000    35.7319
  clock uncertainty                                                                                      -0.1000    35.6319
  library setup time                                                                    1.0000           -0.1458    35.4861
  data required time                                                                                                35.4861
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4861
  data arrival time                                                                                                -27.7573
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7288

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3018 
  total derate : arrival time                                                                            -0.0732 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3749 

  slack (with derating applied) (MET)                                                                     7.7288 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1037 



  Startpoint: wbs_adr_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[52]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[20] (in)                                                           6.7555                     3.8339 &  25.8339 r
  wbs_adr_i[20] (net)                                    2   0.2345 
  mprj/wbs_adr_i[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.8339 r
  mprj/wbs_adr_i[20] (net) 
  mprj/i_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.1385   6.7583   1.0500   0.8652   0.9891 &  26.8231 r
  mprj/i_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2641   1.0500            0.2910 &  27.1140 r
  mprj/buf_i[52] (net)                                   2   0.0198 
  mprj/i_FF[52]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0198   0.2641   1.0500   0.0078   0.0085 &  27.1225 r
  data arrival time                                                                                                 27.1225

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6316   0.9500   0.0000   0.0503 &  35.1182 r
  clock reconvergence pessimism                                                                           0.0000    35.1182
  clock uncertainty                                                                                      -0.1000    35.0182
  library setup time                                                                    1.0000           -0.1449    34.8733
  data required time                                                                                                34.8733
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.8733
  data arrival time                                                                                                -27.1225
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7508

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2695 
  total derate : arrival time                                                                            -0.0614 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3308 

  slack (with derating applied) (MET)                                                                     7.7508 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0816 



  Startpoint: wbs_dat_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[21]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[21] (in)                                                           6.7412                     3.8241 &  25.8241 r
  wbs_dat_i[21] (net)                                    2   0.2340 
  mprj/wbs_dat_i[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.8241 r
  mprj/wbs_dat_i[21] (net) 
  mprj/i_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.1250   6.7439   1.0500   0.8598   0.9844 &  26.8085 r
  mprj/i_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2519   1.0500            0.2807 &  27.0892 r
  mprj/buf_i[21] (net)                                   2   0.0156 
  mprj/i_FF[21]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0266   0.2519   1.0500   0.0105   0.0112 &  27.1004 r
  data arrival time                                                                                                 27.1004

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6316   0.9500   0.0000   0.0507 &  35.1186 r
  clock reconvergence pessimism                                                                           0.0000    35.1186
  clock uncertainty                                                                                      -0.1000    35.0186
  library setup time                                                                    1.0000           -0.1437    34.8749
  data required time                                                                                                34.8749
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.8749
  data arrival time                                                                                                -27.1004
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7746

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2695 
  total derate : arrival time                                                                            -0.0608 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3303 

  slack (with derating applied) (MET)                                                                     7.7746 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1048 



  Startpoint: io_in[28] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[220]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[28] (in)                                                               7.6703                     4.3570 &  26.3570 r
  io_in[28] (net)                                        2   0.2666 
  mprj/io_in[28] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.3570 r
  mprj/io_in[28] (net) 
  mprj/i_BUF[220]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.4055   7.6732   1.0500   1.3848   1.5430 &  27.9001 r
  mprj/i_BUF[220]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3221   1.0500            0.2929 &  28.1929 r
  mprj/buf_i[220] (net)                                  2   0.0356 
  mprj/i_FF[220]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3221   1.0500   0.0000   0.0009 &  28.1938 r
  data arrival time                                                                                                 28.1938

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[220]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8786   0.9500   0.0000   1.2026 &  36.2705 r
  clock reconvergence pessimism                                                                           0.0000    36.2705
  clock uncertainty                                                                                      -0.1000    36.1705
  library setup time                                                                    1.0000           -0.1516    36.0189
  data required time                                                                                                36.0189
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0189
  data arrival time                                                                                                -28.1938
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8250

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3301 
  total derate : arrival time                                                                            -0.0875 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4176 

  slack (with derating applied) (MET)                                                                     7.8250 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2426 



  Startpoint: wbs_adr_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[46]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[14] (in)                                                           7.0985                     4.0265 &  26.0265 r
  wbs_adr_i[14] (net)                                    2   0.2464 
  mprj/wbs_adr_i[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.0265 r
  mprj/wbs_adr_i[14] (net) 
  mprj/i_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.8289   7.1016   1.0500   1.1432   1.2895 &  27.3161 r
  mprj/i_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2584   1.0500            0.2660 &  27.5821 r
  mprj/buf_i[46] (net)                                   2   0.0162 
  mprj/i_FF[46]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0200   0.2584   1.0500   0.0077   0.0083 &  27.5903 r
  data arrival time                                                                                                 27.5903

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7904   0.9500   0.0000   0.6109 &  35.6789 r
  clock reconvergence pessimism                                                                           0.0000    35.6789
  clock uncertainty                                                                                      -0.1000    35.5789
  library setup time                                                                    1.0000           -0.1452    35.4336
  data required time                                                                                                35.4336
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4336
  data arrival time                                                                                                -27.5903
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8433

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2990 
  total derate : arrival time                                                                            -0.0745 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3734 

  slack (with derating applied) (MET)                                                                     7.8433 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2167 



  Startpoint: wbs_dat_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[14]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[14] (in)                                                           7.3123                     4.1482 &  26.1482 r
  wbs_dat_i[14] (net)                                    2   0.2539 
  mprj/wbs_dat_i[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.1482 r
  mprj/wbs_dat_i[14] (net) 
  mprj/i_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.5742   7.3155   1.0500   1.0378   1.1828 &  27.3310 r
  mprj/i_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2299   1.0500            0.2244 &  27.5553 r
  mprj/buf_i[14] (net)                                   1   0.0070 
  mprj/i_FF[14]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0101   0.2299   1.0500   0.0038   0.0041 &  27.5594 r
  data arrival time                                                                                                 27.5594

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7862   0.9500   0.0000   0.6005 &  35.6685 r
  clock reconvergence pessimism                                                                           0.0000    35.6685
  clock uncertainty                                                                                      -0.1000    35.5685
  library setup time                                                                    1.0000           -0.1416    35.4268
  data required time                                                                                                35.4268
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4268
  data arrival time                                                                                                -27.5594
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8674

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2984 
  total derate : arrival time                                                                            -0.0672 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3656 

  slack (with derating applied) (MET)                                                                     7.8674 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2330 



  Startpoint: la_oenb[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[79]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[15] (in)                                                             5.8822                     3.3511 &  25.3511 r
  la_oenb[15] (net)                                      2   0.2045 
  mprj/la_oenb[15] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.3511 r
  mprj/la_oenb[15] (net) 
  mprj/i_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.4296   5.8834   1.0500   2.2342   2.3963 &  27.7474 r
  mprj/i_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2416   1.0500            0.3210 &  28.0683 r
  mprj/buf_i[79] (net)                                   2   0.0161 
  mprj/i_FF[79]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0294   0.2416   1.0500   0.0117   0.0125 &  28.0808 r
  data arrival time                                                                                                 28.0808

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8713   0.9500   0.0000   1.1259 &  36.1938 r
  clock reconvergence pessimism                                                                           0.0000    36.1938
  clock uncertainty                                                                                      -0.1000    36.0938
  library setup time                                                                    1.0000           -0.1441    35.9497
  data required time                                                                                                35.9497
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9497
  data arrival time                                                                                                -28.0808
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8689

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3261 
  total derate : arrival time                                                                            -0.1300 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4561 

  slack (with derating applied) (MET)                                                                     7.8689 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3250 



  Startpoint: wbs_adr_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[56]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[24] (in)                                                           7.0545                     4.0061 &  26.0061 r
  wbs_adr_i[24] (net)                                    2   0.2451 
  mprj/wbs_adr_i[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.0061 r
  mprj/wbs_adr_i[24] (net) 
  mprj/i_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.9437   7.0572   1.0500   1.1756   1.3167 &  27.3228 r
  mprj/i_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2116   1.0500            0.2210 &  27.5438 r
  mprj/buf_i[56] (net)                                   1   0.0027 
  mprj/i_FF[56]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2116   1.0500   0.0000   0.0000 &  27.5438 r
  data arrival time                                                                                                 27.5438

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7969   0.9500   0.0000   0.6548 &  35.7228 r
  clock reconvergence pessimism                                                                           0.0000    35.7228
  clock uncertainty                                                                                      -0.1000    35.6228
  library setup time                                                                    1.0000           -0.1377    35.4851
  data required time                                                                                                35.4851
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4851
  data arrival time                                                                                                -27.5438
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9413

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3013 
  total derate : arrival time                                                                            -0.0732 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3745 

  slack (with derating applied) (MET)                                                                     7.9413 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3158 



  Startpoint: wbs_dat_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[3]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[3] (in)                                                            7.1209                     4.0363 &  26.0363 r
  wbs_dat_i[3] (net)                                     2   0.2471 
  mprj/wbs_dat_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.0363 r
  mprj/wbs_dat_i[3] (net) 
  mprj/i_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.4189   7.1243   1.0500   0.5753   0.7007 &  26.7369 r
  mprj/i_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2428   1.0500            0.2491 &  26.9861 r
  mprj/buf_i[3] (net)                                    2   0.0114 
  mprj/i_FF[3]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0279   0.2428   1.0500   0.0110   0.0117 &  26.9978 r
  data arrival time                                                                                                 26.9978

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6741   0.9500   0.0000   0.1474 &  35.2153 r
  clock reconvergence pessimism                                                                           0.0000    35.2153
  clock uncertainty                                                                                      -0.1000    35.1153
  library setup time                                                                    1.0000           -0.1431    34.9723
  data required time                                                                                                34.9723
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.9723
  data arrival time                                                                                                -26.9978
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9745

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2746 
  total derate : arrival time                                                                            -0.0458 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3204 

  slack (with derating applied) (MET)                                                                     7.9745 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2948 



  Startpoint: la_data_in[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[167]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[39] (in)                                                          6.9248                     3.9291 &  25.9291 r
  la_data_in[39] (net)                                   2   0.2404 
  mprj/la_data_in[39] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.9291 r
  mprj/la_data_in[39] (net) 
  mprj/i_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.2858   6.9277   1.0500   1.6999   1.8677 &  27.7968 r
  mprj/i_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2372   1.0500            0.2551 &  28.0519 r
  mprj/buf_i[167] (net)                                  2   0.0105 
  mprj/i_FF[167]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0482   0.2372   1.0500   0.0195   0.0206 &  28.0725 r
  data arrival time                                                                                                 28.0725

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   0.9500   0.0000   1.2356 &  36.3036 r
  clock reconvergence pessimism                                                                           0.0000    36.3036
  clock uncertainty                                                                                      -0.1000    36.2036
  library setup time                                                                    1.0000           -0.1439    36.0596
  data required time                                                                                                36.0596
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0596
  data arrival time                                                                                                -28.0725
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9871

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3318 
  total derate : arrival time                                                                            -0.1021 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4339 

  slack (with derating applied) (MET)                                                                     7.9871 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4210 



  Startpoint: wbs_adr_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[60]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[28] (in)                                                           6.9969                     3.9682 &  25.9682 r
  wbs_adr_i[28] (net)                                    2   0.2429 
  mprj/wbs_adr_i[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.9682 r
  mprj/wbs_adr_i[28] (net) 
  mprj/i_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.0320   7.0000   1.0500   1.2143   1.3611 &  27.3293 r
  mprj/i_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2197   1.0500            0.2328 &  27.5620 r
  mprj/buf_i[60] (net)                                   1   0.0053 
  mprj/i_FF[60]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0136   0.2197   1.0500   0.0051   0.0054 &  27.5675 r
  data arrival time                                                                                                 27.5675

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8280   0.9500   0.0000   0.7370 &  35.8050 r
  clock reconvergence pessimism                                                                           0.0000    35.8050
  clock uncertainty                                                                                      -0.1000    35.7050
  library setup time                                                                    1.0000           -0.1396    35.5653
  data required time                                                                                                35.5653
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5653
  data arrival time                                                                                                -27.5675
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9979

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3056 
  total derate : arrival time                                                                            -0.0762 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3818 

  slack (with derating applied) (MET)                                                                     7.9979 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3796 



  Startpoint: wbs_dat_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[13]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[13] (in)                                                           7.3385                     4.1643 &  26.1643 r
  wbs_dat_i[13] (net)                                    2   0.2549 
  mprj/wbs_dat_i[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.1643 r
  mprj/wbs_dat_i[13] (net) 
  mprj/i_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.2695   7.3416   1.0500   0.9189   1.0559 &  27.2202 r
  mprj/i_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2624   1.0500            0.2558 &  27.4760 r
  mprj/buf_i[13] (net)                                   2   0.0164 
  mprj/i_FF[13]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2624   1.0500   0.0000   0.0002 &  27.4762 r
  data arrival time                                                                                                 27.4762

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8004   0.9500   0.0000   0.6519 &  35.7199 r
  clock reconvergence pessimism                                                                           0.0000    35.7199
  clock uncertainty                                                                                      -0.1000    35.6199
  library setup time                                                                    1.0000           -0.1457    35.4742
  data required time                                                                                                35.4742
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4742
  data arrival time                                                                                                -27.4762
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9980

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3011 
  total derate : arrival time                                                                            -0.0625 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3636 

  slack (with derating applied) (MET)                                                                     7.9980 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3616 



  Startpoint: la_data_in[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[129]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[1] (in)                                                           6.7691                     3.8445 &  25.8445 r
  la_data_in[1] (net)                                    2   0.2351 
  mprj/la_data_in[1] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.8445 r
  mprj/la_data_in[1] (net) 
  mprj/i_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.3651   6.7716   1.0500   1.3236   1.4667 &  27.3112 r
  mprj/i_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2222   1.0500            0.2490 &  27.5602 r
  mprj/buf_i[129] (net)                                  1   0.0068 
  mprj/i_FF[129]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2222   1.0500   0.0000   0.0001 &  27.5603 r
  data arrival time                                                                                                 27.5603

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8371   0.9500   0.0000   0.7703 &  35.8382 r
  clock reconvergence pessimism                                                                           0.0000    35.8382
  clock uncertainty                                                                                      -0.1000    35.7382
  library setup time                                                                    1.0000           -0.1402    35.5980
  data required time                                                                                                35.5980
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5980
  data arrival time                                                                                                -27.5603
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0377

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3074 
  total derate : arrival time                                                                            -0.0817 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3891 

  slack (with derating applied) (MET)                                                                     8.0377 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4268 



  Startpoint: io_in[36] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[228]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[36] (in)                                                               9.5874                     5.4096 &  27.4096 r
  io_in[36] (net)                                        2   0.3323 
  mprj/io_in[36] (user_proj_example)                                           0.0000   1.0500            0.0000 &  27.4096 r
  mprj/io_in[36] (net) 
  mprj/i_BUF[228]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   9.5954   1.0500   0.0000   0.1827 &  27.5923 r
  mprj/i_BUF[228]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4092   1.0500            0.2671 &  27.8593 r
  mprj/buf_i[228] (net)                                  2   0.0561 
  mprj/i_FF[228]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0340   0.4094   1.0500   0.0131   0.0182 &  27.8776 r
  data arrival time                                                                                                 27.8776

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[228]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8837   0.9500   0.0000   1.1261 &  36.1940 r
  clock reconvergence pessimism                                                                           0.0000    36.1940
  clock uncertainty                                                                                      -0.1000    36.0940
  library setup time                                                                    1.0000           -0.1597    35.9343
  data required time                                                                                                35.9343
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9343
  data arrival time                                                                                                -27.8776
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0568

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3261 
  total derate : arrival time                                                                            -0.0223 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3484 

  slack (with derating applied) (MET)                                                                     8.0568 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4051 



  Startpoint: la_oenb[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[115]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[51] (in)                                                             7.2057                     4.0883 &  26.0883 r
  la_oenb[51] (net)                                      2   0.2502 
  mprj/la_oenb[51] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.0883 r
  mprj/la_oenb[51] (net) 
  mprj/i_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.2733   7.2088   1.0500   1.3326   1.4879 &  27.5763 r
  mprj/i_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3296   1.0500            0.3256 &  27.9019 r
  mprj/buf_i[115] (net)                                  2   0.0402 
  mprj/i_FF[115]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2036   0.3296   1.0500   0.0830   0.0880 &  27.9899 r
  data arrival time                                                                                                 27.9899

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   0.9500   0.0000   1.2515 &  36.3194 r
  clock reconvergence pessimism                                                                           0.0000    36.3194
  clock uncertainty                                                                                      -0.1000    36.2194
  library setup time                                                                    1.0000           -0.1525    36.0670
  data required time                                                                                                36.0670
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0670
  data arrival time                                                                                                -27.9899
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0771

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3327 
  total derate : arrival time                                                                            -0.0906 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4232 

  slack (with derating applied) (MET)                                                                     8.0771 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5003 



  Startpoint: la_data_in[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[174]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[46] (in)                                                          6.9130                     3.9236 &  25.9236 r
  la_data_in[46] (net)                                   2   0.2401 
  mprj/la_data_in[46] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.9236 r
  mprj/la_data_in[46] (net) 
  mprj/i_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.2048   6.9158   1.0500   1.3061   1.4523 &  27.3759 r
  mprj/i_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3295   1.0500            0.3417 &  27.7176 r
  mprj/buf_i[174] (net)                                  2   0.0415 
  mprj/i_FF[174]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2926   0.3295   1.0500   0.1179   0.1246 &  27.8423 r
  data arrival time                                                                                                 27.8423

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8824   0.9500   0.0000   1.1039 &  36.1718 r
  clock reconvergence pessimism                                                                           0.0000    36.1718
  clock uncertainty                                                                                      -0.1000    36.0718
  library setup time                                                                    1.0000           -0.1523    35.9195
  data required time                                                                                                35.9195
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9195
  data arrival time                                                                                                -27.8423
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0772

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3249 
  total derate : arrival time                                                                            -0.0914 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4163 

  slack (with derating applied) (MET)                                                                     8.0772 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4935 



  Startpoint: wbs_adr_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[53]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[21] (in)                                                           6.8870                     3.9089 &  25.9089 r
  wbs_adr_i[21] (net)                                    2   0.2392 
  mprj/wbs_adr_i[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.9089 r
  mprj/wbs_adr_i[21] (net) 
  mprj/i_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.6225   6.8898   1.0500   1.0568   1.1915 &  27.1004 r
  mprj/i_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2551   1.0500            0.2752 &  27.3756 r
  mprj/buf_i[53] (net)                                   2   0.0160 
  mprj/i_FF[53]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0508   0.2551   1.0500   0.0203   0.0215 &  27.3971 r
  data arrival time                                                                                                 27.3971

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7983   0.9500   0.0000   0.6537 &  35.7217 r
  clock reconvergence pessimism                                                                           0.0000    35.7217
  clock uncertainty                                                                                      -0.1000    35.6217
  library setup time                                                                    1.0000           -0.1450    35.4767
  data required time                                                                                                35.4767
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4767
  data arrival time                                                                                                -27.3971
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0796

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3012 
  total derate : arrival time                                                                            -0.0709 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3721 

  slack (with derating applied) (MET)                                                                     8.0796 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4517 



  Startpoint: wbs_dat_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[5]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[5] (in)                                                            6.9496                     3.9367 &  25.9367 r
  wbs_dat_i[5] (net)                                     2   0.2410 
  mprj/wbs_dat_i[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.9367 r
  mprj/wbs_dat_i[5] (net) 
  mprj/i_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.2089   6.9529   1.0500   0.4877   0.6073 &  26.5440 r
  mprj/i_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2561   1.0500            0.2725 &  26.8165 r
  mprj/buf_i[5] (net)                                    2   0.0161 
  mprj/i_FF[5]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0098   0.2561   1.0500   0.0037   0.0041 &  26.8206 r
  data arrival time                                                                                                 26.8206

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6420   0.9500   0.0000   0.0798 &  35.1477 r
  clock reconvergence pessimism                                                                           0.0000    35.1477
  clock uncertainty                                                                                      -0.1000    35.0477
  library setup time                                                                    1.0000           -0.1442    34.9036
  data required time                                                                                                34.9036
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.9036
  data arrival time                                                                                                -26.8206
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0830

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2710 
  total derate : arrival time                                                                            -0.0421 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3131 

  slack (with derating applied) (MET)                                                                     8.0830 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3961 



  Startpoint: la_data_in[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[128]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[0] (in)                                                           6.7054                     3.8135 &  25.8135 r
  la_data_in[0] (net)                                    2   0.2331 
  mprj/la_data_in[0] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.8135 r
  mprj/la_data_in[0] (net) 
  mprj/i_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.3846   6.7076   1.0500   1.2505   1.3850 &  27.1984 r
  mprj/i_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2171   1.0500            0.2476 &  27.4460 r
  mprj/buf_i[128] (net)                                  1   0.0056 
  mprj/i_FF[128]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2171   1.0500   0.0000   0.0000 &  27.4460 r
  data arrival time                                                                                                 27.4460

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8420   0.9500   0.0000   0.7757 &  35.8436 r
  clock reconvergence pessimism                                                                           0.0000    35.8436
  clock uncertainty                                                                                      -0.1000    35.7436
  library setup time                                                                    1.0000           -0.1391    35.6045
  data required time                                                                                                35.6045
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6045
  data arrival time                                                                                                -27.4460
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1584

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3076 
  total derate : arrival time                                                                            -0.0777 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3854 

  slack (with derating applied) (MET)                                                                     8.1584 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5438 



  Startpoint: la_oenb[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[106]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[42] (in)                                                             7.0797                     4.0170 &  26.0170 r
  la_oenb[42] (net)                                      2   0.2458 
  mprj/la_oenb[42] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.0170 r
  mprj/la_oenb[42] (net) 
  mprj/i_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.3485   7.0825   1.0500   1.3664   1.5198 &  27.5368 r
  mprj/i_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2834   1.0500            0.2901 &  27.8269 r
  mprj/buf_i[106] (net)                                  2   0.0249 
  mprj/i_FF[106]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0528   0.2834   1.0500   0.0208   0.0222 &  27.8491 r
  data arrival time                                                                                                 27.8491

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9062   0.9500   0.0000   1.2303 &  36.2982 r
  clock reconvergence pessimism                                                                           0.0000    36.2982
  clock uncertainty                                                                                      -0.1000    36.1982
  library setup time                                                                    1.0000           -0.1482    36.0500
  data required time                                                                                                36.0500
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0500
  data arrival time                                                                                                -27.8491
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2009

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3316 
  total derate : arrival time                                                                            -0.0872 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4188 

  slack (with derating applied) (MET)                                                                     8.2009 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6197 



  Startpoint: wbs_sel_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[233]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[3] (in)                                                            6.9520                     3.9396 &  25.9396 r
  wbs_sel_i[3] (net)                                     2   0.2412 
  mprj/wbs_sel_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.9396 r
  mprj/wbs_sel_i[3] (net) 
  mprj/i_BUF[233]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0060   6.9552   1.0500   0.4042   0.5190 &  26.4586 r
  mprj/i_BUF[233]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2577   1.0500            0.2738 &  26.7324 r
  mprj/buf_i[233] (net)                                  2   0.0166 
  mprj/i_FF[233]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2577   1.0500   0.0000   0.0002 &  26.7326 r
  data arrival time                                                                                                 26.7326

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[233]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6751   0.9500   0.0000   0.1498 &  35.2177 r
  clock reconvergence pessimism                                                                           0.0000    35.2177
  clock uncertainty                                                                                      -0.1000    35.1177
  library setup time                                                                    1.0000           -0.1445    34.9732
  data required time                                                                                                34.9732
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.9732
  data arrival time                                                                                                -26.7326
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2406

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2747 
  total derate : arrival time                                                                            -0.0378 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3125 

  slack (with derating applied) (MET)                                                                     8.2406 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5531 



  Startpoint: wbs_dat_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[29]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[29] (in)                                                           6.7335                     3.8201 &  25.8201 r
  wbs_dat_i[29] (net)                                    2   0.2337 
  mprj/wbs_dat_i[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.8201 r
  mprj/wbs_dat_i[29] (net) 
  mprj/i_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.2050   6.7359   1.0500   0.8911   1.0150 &  26.8351 r
  mprj/i_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2125   1.0500            0.2412 &  27.0763 r
  mprj/buf_i[29] (net)                                   1   0.0042 
  mprj/i_FF[29]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2125   1.0500   0.0000   0.0001 &  27.0764 r
  data arrival time                                                                                                 27.0764

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7950   0.9500   0.0000   0.4964 &  35.5643 r
  clock reconvergence pessimism                                                                           0.0000    35.5643
  clock uncertainty                                                                                      -0.1000    35.4643
  library setup time                                                                    1.0000           -0.1379    35.3265
  data required time                                                                                                35.3265
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3265
  data arrival time                                                                                                -27.0764
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2501

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2929 
  total derate : arrival time                                                                            -0.0598 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3528 

  slack (with derating applied) (MET)                                                                     8.2501 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6028 



  Startpoint: io_in[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[201]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[9] (in)                                                                6.5493                     3.7183 &  25.7183 r
  io_in[9] (net)                                         2   0.2274 
  mprj/io_in[9] (user_proj_example)                                            0.0000   1.0500            0.0000 &  25.7183 r
  mprj/io_in[9] (net) 
  mprj/i_BUF[201]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.0755   6.5515   1.0500   0.8396   0.9561 &  26.6744 r
  mprj/i_BUF[201]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3422   1.0500            0.3733 &  27.0478 r
  mprj/buf_i[201] (net)                                  2   0.0476 
  mprj/i_FF[201]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3422   1.0500   0.0000   0.0013 &  27.0491 r
  data arrival time                                                                                                 27.0491

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[201]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7950   0.9500   0.0000   0.4940 &  35.5619 r
  clock reconvergence pessimism                                                                           0.0000    35.5619
  clock uncertainty                                                                                      -0.1000    35.4619
  library setup time                                                                    1.0000           -0.1531    35.3088
  data required time                                                                                                35.3088
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3088
  data arrival time                                                                                                -27.0491
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2597

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2928 
  total derate : arrival time                                                                            -0.0634 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3562 

  slack (with derating applied) (MET)                                                                     8.2597 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6159 



  Startpoint: io_in[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[200]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[8] (in)                                                                6.8680                     3.8961 &  25.8961 r
  io_in[8] (net)                                         2   0.2384 
  mprj/io_in[8] (user_proj_example)                                            0.0000   1.0500            0.0000 &  25.8961 r
  mprj/io_in[8] (net) 
  mprj/i_BUF[200]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.8097   6.8708   1.0500   0.7372   0.8587 &  26.7548 r
  mprj/i_BUF[200]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3276   1.0500            0.3426 &  27.0974 r
  mprj/buf_i[200] (net)                                  2   0.0412 
  mprj/i_FF[200]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0628   0.3276   1.0500   0.0238   0.0262 &  27.1236 r
  data arrival time                                                                                                 27.1236

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[200]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8173   0.9500   0.0000   0.5696 &  35.6376 r
  clock reconvergence pessimism                                                                           0.0000    35.6376
  clock uncertainty                                                                                      -0.1000    35.5376
  library setup time                                                                    1.0000           -0.1518    35.3858
  data required time                                                                                                35.3858
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3858
  data arrival time                                                                                                -27.1236
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2622

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2968 
  total derate : arrival time                                                                            -0.0585 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3552 

  slack (with derating applied) (MET)                                                                     8.2622 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6174 



  Startpoint: io_in[22] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[214]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[22] (in)                                                               6.4469                     3.6732 &  25.6732 r
  io_in[22] (net)                                        2   0.2243 
  mprj/io_in[22] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.6732 r
  mprj/io_in[22] (net) 
  mprj/i_BUF[214]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.0688   6.4481   1.0500   1.5191   1.6523 &  27.3255 r
  mprj/i_BUF[214]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3046   1.0500            0.3451 &  27.6707 r
  mprj/buf_i[214] (net)                                  2   0.0351 
  mprj/i_FF[214]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0112   0.3046   1.0500   0.0043   0.0055 &  27.6761 r
  data arrival time                                                                                                 27.6761

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[214]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8831   0.9500   0.0000   1.1269 &  36.1948 r
  clock reconvergence pessimism                                                                           0.0000    36.1948
  clock uncertainty                                                                                      -0.1000    36.0948
  library setup time                                                                    1.0000           -0.1500    35.9448
  data required time                                                                                                35.9448
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9448
  data arrival time                                                                                                -27.6761
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2686

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3261 
  total derate : arrival time                                                                            -0.0954 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4215 

  slack (with derating applied) (MET)                                                                     8.2686 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6901 



  Startpoint: wbs_adr_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[47]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[15] (in)                                                           7.0988                     4.0290 &  26.0290 r
  wbs_adr_i[15] (net)                                    2   0.2465 
  mprj/wbs_adr_i[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.0290 r
  mprj/wbs_adr_i[15] (net) 
  mprj/i_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.9461   7.1018   1.0500   0.7916   0.9192 &  26.9482 r
  mprj/i_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2190   1.0500            0.2260 &  27.1742 r
  mprj/buf_i[47] (net)                                   1   0.0047 
  mprj/i_FF[47]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2190   1.0500   0.0000   0.0001 &  27.1743 r
  data arrival time                                                                                                 27.1743

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7971   0.9500   0.0000   0.6321 &  35.7000 r
  clock reconvergence pessimism                                                                           0.0000    35.7000
  clock uncertainty                                                                                      -0.1000    35.6000
  library setup time                                                                    1.0000           -0.1393    35.4607
  data required time                                                                                                35.4607
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4607
  data arrival time                                                                                                -27.1743
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2864

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3001 
  total derate : arrival time                                                                            -0.0545 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3546 

  slack (with derating applied) (MET)                                                                     8.2864 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6410 



  Startpoint: la_data_in[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[132]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[4] (in)                                                           7.0692                     4.0133 &  26.0133 r
  la_data_in[4] (net)                                    2   0.2456 
  mprj/la_data_in[4] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.0133 r
  mprj/la_data_in[4] (net) 
  mprj/i_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.8965   7.0721   1.0500   1.1166   1.2565 &  27.2698 r
  mprj/i_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2248   1.0500            0.2337 &  27.5035 r
  mprj/buf_i[132] (net)                                  1   0.0065 
  mprj/i_FF[132]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0591   0.2248   1.0500   0.0241   0.0254 &  27.5289 r
  data arrival time                                                                                                 27.5289

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8882   0.9500   0.0000   0.9915 &  36.0595 r
  clock reconvergence pessimism                                                                           0.0000    36.0595
  clock uncertainty                                                                                      -0.1000    35.9595
  library setup time                                                                    1.0000           -0.1411    35.8184
  data required time                                                                                                35.8184
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8184
  data arrival time                                                                                                -27.5289
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2895

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3190 
  total derate : arrival time                                                                            -0.0722 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3912 

  slack (with derating applied) (MET)                                                                     8.2895 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6806 



  Startpoint: la_oenb[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[83]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[19] (in)                                                             5.8814                     3.3506 &  25.3506 r
  la_oenb[19] (net)                                      2   0.2045 
  mprj/la_oenb[19] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.3506 r
  mprj/la_oenb[19] (net) 
  mprj/i_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.3224   5.8825   1.0500   1.7570   1.8959 &  27.2465 r
  mprj/i_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2249   1.0500            0.3047 &  27.5512 r
  mprj/buf_i[83] (net)                                   2   0.0110 
  mprj/i_FF[83]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0320   0.2249   1.0500   0.0127   0.0134 &  27.5647 r
  data arrival time                                                                                                 27.5647

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8920   0.9500   0.0000   1.0409 &  36.1088 r
  clock reconvergence pessimism                                                                           0.0000    36.1088
  clock uncertainty                                                                                      -0.1000    36.0089
  library setup time                                                                    1.0000           -0.1411    35.8677
  data required time                                                                                                35.8677
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8677
  data arrival time                                                                                                -27.5647
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3031

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3216 
  total derate : arrival time                                                                            -0.1054 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4270 

  slack (with derating applied) (MET)                                                                     8.3031 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7301 



  Startpoint: la_oenb[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[74]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[10] (in)                                                             6.1695                     3.5179 &  25.5179 r
  la_oenb[10] (net)                                      2   0.2147 
  mprj/la_oenb[10] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.5179 r
  mprj/la_oenb[10] (net) 
  mprj/i_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.6269   6.1706   1.0500   1.4542   1.5802 &  27.0981 r
  mprj/i_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2480   1.0500            0.3102 &  27.4082 r
  mprj/buf_i[74] (net)                                   2   0.0170 
  mprj/i_FF[74]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0104   0.2480   1.0500   0.0039   0.0044 &  27.4126 r
  data arrival time                                                                                                 27.4126

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8884   0.9500   0.0000   0.9909 &  36.0588 r
  clock reconvergence pessimism                                                                           0.0000    36.0588
  clock uncertainty                                                                                      -0.1000    35.9588
  library setup time                                                                    1.0000           -0.1448    35.8140
  data required time                                                                                                35.8140
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8140
  data arrival time                                                                                                -27.4126
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4014

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3190 
  total derate : arrival time                                                                            -0.0902 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4092 

  slack (with derating applied) (MET)                                                                     8.4014 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8106 



  Startpoint: wbs_adr_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[55]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[23] (in)                                                           6.5916                     3.7419 &  25.7419 r
  wbs_adr_i[23] (net)                                    2   0.2289 
  mprj/wbs_adr_i[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.7419 r
  mprj/wbs_adr_i[23] (net) 
  mprj/i_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.3228   6.5941   1.0500   0.9365   1.0592 &  26.8011 r
  mprj/i_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2306   1.0500            0.2682 &  27.0693 r
  mprj/buf_i[55] (net)                                   2   0.0099 
  mprj/i_FF[55]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0115   0.2306   1.0500   0.0044   0.0047 &  27.0740 r
  data arrival time                                                                                                 27.0740

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7976   0.9500   0.0000   0.6543 &  35.7222 r
  clock reconvergence pessimism                                                                           0.0000    35.7222
  clock uncertainty                                                                                      -0.1000    35.6222
  library setup time                                                                    1.0000           -0.1418    35.4803
  data required time                                                                                                35.4803
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4803
  data arrival time                                                                                                -27.0740
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4063

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3012 
  total derate : arrival time                                                                            -0.0634 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3647 

  slack (with derating applied) (MET)                                                                     8.4063 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7710 



  Startpoint: la_data_in[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[190]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[62] (in)                                                          6.9112                     3.9222 &  25.9222 r
  la_data_in[62] (net)                                   2   0.2400 
  mprj/la_data_in[62] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.9222 r
  mprj/la_data_in[62] (net) 
  mprj/i_BUF[190]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.7716   6.9140   1.0500   0.7226   0.8444 &  26.7667 r
  mprj/i_BUF[190]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4553   1.0500            0.4377 &  27.2044 r
  mprj/buf_i[190] (net)                                  2   0.0813 
  mprj/i_FF[190]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.3767   0.4555   1.0500   0.1547   0.1679 &  27.3722 r
  data arrival time                                                                                                 27.3722

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[190]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8884   0.9500   0.0000   0.9909 &  36.0589 r
  clock reconvergence pessimism                                                                           0.0000    36.0589
  clock uncertainty                                                                                      -0.1000    35.9589
  library setup time                                                                    1.0000           -0.1640    35.7948
  data required time                                                                                                35.7948
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7948
  data arrival time                                                                                                -27.3722
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4226

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3190 
  total derate : arrival time                                                                            -0.0690 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3880 

  slack (with derating applied) (MET)                                                                     8.4226 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8106 



  Startpoint: io_in[30] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[222]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[30] (in)                                                               7.6835                     4.3525 &  26.3525 r
  io_in[30] (net)                                        2   0.2667 
  mprj/io_in[30] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.3525 r
  mprj/io_in[30] (net) 
  mprj/i_BUF[222]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.8173   7.6873   1.0500   0.7408   0.8844 &  27.2369 r
  mprj/i_BUF[222]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3244   1.0500            0.2942 &  27.5311 r
  mprj/buf_i[222] (net)                                  2   0.0363 
  mprj/i_FF[222]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0357   0.3244   1.0500   0.0141   0.0157 &  27.5468 r
  data arrival time                                                                                                 27.5468

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[222]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8829   0.9500   0.0000   1.1765 &  36.2444 r
  clock reconvergence pessimism                                                                           0.0000    36.2444
  clock uncertainty                                                                                      -0.1000    36.1444
  library setup time                                                                    1.0000           -0.1519    35.9925
  data required time                                                                                                35.9925
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9925
  data arrival time                                                                                                -27.5468
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4458

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3287 
  total derate : arrival time                                                                            -0.0569 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3856 

  slack (with derating applied) (MET)                                                                     8.4458 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8314 



  Startpoint: wbs_adr_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[62]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[30] (in)                                                           6.7874                     3.8509 &  25.8509 r
  wbs_adr_i[30] (net)                                    2   0.2356 
  mprj/wbs_adr_i[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.8509 r
  mprj/wbs_adr_i[30] (net) 
  mprj/i_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.5133   6.7902   1.0500   1.0117   1.1430 &  26.9939 r
  mprj/i_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2184   1.0500            0.2440 &  27.2379 r
  mprj/buf_i[62] (net)                                   1   0.0057 
  mprj/i_FF[62]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0242   0.2184   1.0500   0.0095   0.0101 &  27.2480 r
  data arrival time                                                                                                 27.2480

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8655   0.9500   0.0000   0.8701 &  35.9380 r
  clock reconvergence pessimism                                                                           0.0000    35.9380
  clock uncertainty                                                                                      -0.1000    35.8380
  library setup time                                                                    1.0000           -0.1396    35.6984
  data required time                                                                                                35.6984
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6984
  data arrival time                                                                                                -27.2480
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4504

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3126 
  total derate : arrival time                                                                            -0.0665 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3791 

  slack (with derating applied) (MET)                                                                     8.4504 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8296 



  Startpoint: io_in[14] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[206]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[14] (in)                                                               6.1775                     3.5248 &  25.5248 r
  io_in[14] (net)                                        2   0.2151 
  mprj/io_in[14] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.5248 r
  mprj/io_in[14] (net) 
  mprj/i_BUF[206]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.0866   6.1786   1.0500   0.8423   0.9381 &  26.4630 r
  mprj/i_BUF[206]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3426   1.0500            0.3914 &  26.8544 r
  mprj/buf_i[206] (net)                                  2   0.0484 
  mprj/i_FF[206]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3427   1.0500   0.0000   0.0028 &  26.8572 r
  data arrival time                                                                                                 26.8572

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[206]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7950   0.9500   0.0000   0.4941 &  35.5620 r
  clock reconvergence pessimism                                                                           0.0000    35.5620
  clock uncertainty                                                                                      -0.1000    35.4620
  library setup time                                                                    1.0000           -0.1531    35.3089
  data required time                                                                                                35.3089
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3089
  data arrival time                                                                                                -26.8572
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4518

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2928 
  total derate : arrival time                                                                            -0.0634 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3563 

  slack (with derating applied) (MET)                                                                     8.4518 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8080 



  Startpoint: la_data_in[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[172]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[44] (in)                                                          6.8053                     3.8634 &  25.8634 r
  la_data_in[44] (net)                                   2   0.2363 
  mprj/la_data_in[44] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.8634 r
  mprj/la_data_in[44] (net) 
  mprj/i_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.9260   6.8079   1.0500   1.1877   1.3256 &  27.1890 r
  mprj/i_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3063   1.0500            0.3265 &  27.5155 r
  mprj/buf_i[172] (net)                                  2   0.0340 
  mprj/i_FF[172]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1963   0.3063   1.0500   0.0750   0.0793 &  27.5948 r
  data arrival time                                                                                                 27.5948

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   0.9500   0.0000   1.2331 &  36.3010 r
  clock reconvergence pessimism                                                                           0.0000    36.3010
  clock uncertainty                                                                                      -0.1000    36.2010
  library setup time                                                                    1.0000           -0.1503    36.0507
  data required time                                                                                                36.0507
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0507
  data arrival time                                                                                                -27.5948
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4559

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3317 
  total derate : arrival time                                                                            -0.0824 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4142 

  slack (with derating applied) (MET)                                                                     8.4559 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8701 



  Startpoint: la_data_in[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[148]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[20] (in)                                                          5.4134                     3.0808 &  25.0808 r
  la_data_in[20] (net)                                   2   0.1880 
  mprj/la_data_in[20] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.0808 r
  mprj/la_data_in[20] (net) 
  mprj/i_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.5641   5.4145   1.0500   1.8619   2.0016 &  27.0824 r
  mprj/i_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2369   1.0500            0.3436 &  27.4260 r
  mprj/buf_i[148] (net)                                  2   0.0167 
  mprj/i_FF[148]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0804   0.2369   1.0500   0.0325   0.0343 &  27.4602 r
  data arrival time                                                                                                 27.4602

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8722   0.9500   0.0000   1.1251 &  36.1930 r
  clock reconvergence pessimism                                                                           0.0000    36.1930
  clock uncertainty                                                                                      -0.1000    36.0930
  library setup time                                                                    1.0000           -0.1436    35.9494
  data required time                                                                                                35.9494
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9494
  data arrival time                                                                                                -27.4602
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4891

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3260 
  total derate : arrival time                                                                            -0.1133 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4393 

  slack (with derating applied) (MET)                                                                     8.4891 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9285 



  Startpoint: wbs_dat_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[11]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[11] (in)                                                           6.5664                     3.7210 &  25.7210 r
  wbs_dat_i[11] (net)                                    2   0.2277 
  mprj/wbs_dat_i[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.7210 r
  mprj/wbs_dat_i[11] (net) 
  mprj/i_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6638   6.5693   1.0500   0.2601   0.3593 &  26.0803 r
  mprj/i_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2288   1.0500            0.2678 &  26.3481 r
  mprj/buf_i[11] (net)                                   2   0.0095 
  mprj/i_FF[11]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2288   1.0500   0.0000   0.0001 &  26.3482 r
  data arrival time                                                                                                 26.3482

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6056   0.9500   0.0000   0.0126 &  35.0805 r
  clock reconvergence pessimism                                                                           0.0000    35.0805
  clock uncertainty                                                                                      -0.1000    34.9805
  library setup time                                                                    1.0000           -0.1403    34.8402
  data required time                                                                                                34.8402
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.8402
  data arrival time                                                                                                -26.3482
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4920

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2675 
  total derate : arrival time                                                                            -0.0299 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2973 

  slack (with derating applied) (MET)                                                                     8.4920 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7893 



  Startpoint: la_data_in[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[137]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[9] (in)                                                           6.2618                     3.5667 &  25.5667 r
  la_data_in[9] (net)                                    2   0.2178 
  mprj/la_data_in[9] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.5667 r
  mprj/la_data_in[9] (net) 
  mprj/i_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.5768   6.2632   1.0500   1.4602   1.5916 &  27.1583 r
  mprj/i_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2395   1.0500            0.2970 &  27.4552 r
  mprj/buf_i[137] (net)                                  2   0.0138 
  mprj/i_FF[137]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2395   1.0500   0.0000   0.0002 &  27.4554 r
  data arrival time                                                                                                 27.4554

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8709   0.9500   0.0000   1.1263 &  36.1942 r
  clock reconvergence pessimism                                                                           0.0000    36.1942
  clock uncertainty                                                                                      -0.1000    36.0942
  library setup time                                                                    1.0000           -0.1439    35.9503
  data required time                                                                                                35.9503
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9503
  data arrival time                                                                                                -27.4554
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4949

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3261 
  total derate : arrival time                                                                            -0.0899 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4160 

  slack (with derating applied) (MET)                                                                     8.4949 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9109 



  Startpoint: wbs_stb_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[235]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_stb_i (in)                                                               6.8531                     3.8834 &  25.8834 r
  wbs_stb_i (net)                                        2   0.2377 
  mprj/wbs_stb_i (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.8834 r
  mprj/wbs_stb_i (net) 
  mprj/i_BUF[235]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4932   6.8563   1.0500   0.1878   0.2903 &  26.1737 r
  mprj/i_BUF[235]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2644   1.0500            0.2856 &  26.4593 r
  mprj/buf_i[235] (net)                                  2   0.0194 
  mprj/i_FF[235]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1312   0.2644   1.0500   0.0537   0.0566 &  26.5159 r
  data arrival time                                                                                                 26.5159

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[235]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6917   0.9500   0.0000   0.1891 &  35.2570 r
  clock reconvergence pessimism                                                                           0.0000    35.2570
  clock uncertainty                                                                                      -0.1000    35.1570
  library setup time                                                                    1.0000           -0.1452    35.0118
  data required time                                                                                                35.0118
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.0118
  data arrival time                                                                                                -26.5159
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4959

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2768 
  total derate : arrival time                                                                            -0.0301 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3069 

  slack (with derating applied) (MET)                                                                     8.4959 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8028 



  Startpoint: io_in[27] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[219]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[27] (in)                                                               6.7282                     3.8285 &  25.8285 r
  io_in[27] (net)                                        2   0.2340 
  mprj/io_in[27] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.8285 r
  mprj/io_in[27] (net) 
  mprj/i_BUF[219]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.8460   6.7300   1.0500   1.1339   1.2572 &  27.0857 r
  mprj/i_BUF[219]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3183   1.0500            0.3419 &  27.4276 r
  mprj/buf_i[219] (net)                                  2   0.0386 
  mprj/i_FF[219]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0171   0.3183   1.0500   0.0069   0.0081 &  27.4357 r
  data arrival time                                                                                                 27.4357

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[219]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8854   0.9500   0.0000   1.1645 &  36.2325 r
  clock reconvergence pessimism                                                                           0.0000    36.2325
  clock uncertainty                                                                                      -0.1000    36.1325
  library setup time                                                                    1.0000           -0.1513    35.9811
  data required time                                                                                                35.9811
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9811
  data arrival time                                                                                                -27.4357
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5454

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3281 
  total derate : arrival time                                                                            -0.0765 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4046 

  slack (with derating applied) (MET)                                                                     8.5454 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9501 



  Startpoint: wbs_adr_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[57]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[25] (in)                                                           6.5857                     3.7382 &  25.7382 r
  wbs_adr_i[25] (net)                                    2   0.2286 
  mprj/wbs_adr_i[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.7382 r
  mprj/wbs_adr_i[25] (net) 
  mprj/i_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.9767   6.5883   1.0500   0.8012   0.9178 &  26.6560 r
  mprj/i_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2104   1.0500            0.2480 &  26.9040 r
  mprj/buf_i[57] (net)                                   1   0.0042 
  mprj/i_FF[57]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2104   1.0500   0.0000   0.0000 &  26.9040 r
  data arrival time                                                                                                 26.9040

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7968   0.9500   0.0000   0.6549 &  35.7228 r
  clock reconvergence pessimism                                                                           0.0000    35.7228
  clock uncertainty                                                                                      -0.1000    35.6228
  library setup time                                                                    1.0000           -0.1374    35.4854
  data required time                                                                                                35.4854
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4854
  data arrival time                                                                                                -26.9040
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5814

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3013 
  total derate : arrival time                                                                            -0.0555 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3568 

  slack (with derating applied) (MET)                                                                     8.5814 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9382 



  Startpoint: wbs_dat_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[22]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[22] (in)                                                           6.5531                     3.7191 &  25.7191 r
  wbs_dat_i[22] (net)                                    2   0.2275 
  mprj/wbs_dat_i[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.7191 r
  mprj/wbs_dat_i[22] (net) 
  mprj/i_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.9308   6.5556   1.0500   0.7832   0.8985 &  26.6176 r
  mprj/i_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2367   1.0500            0.2767 &  26.8943 r
  mprj/buf_i[22] (net)                                   2   0.0118 
  mprj/i_FF[22]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2367   1.0500   0.0000   0.0001 &  26.8944 r
  data arrival time                                                                                                 26.8944

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7981   0.9500   0.0000   0.6539 &  35.7219 r
  clock reconvergence pessimism                                                                           0.0000    35.7219
  clock uncertainty                                                                                      -0.1000    35.6218
  library setup time                                                                    1.0000           -0.1432    35.4787
  data required time                                                                                                35.4787
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4787
  data arrival time                                                                                                -26.8944
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5843

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3012 
  total derate : arrival time                                                                            -0.0560 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3572 

  slack (with derating applied) (MET)                                                                     8.5843 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9415 



  Startpoint: io_in[10] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[202]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[10] (in)                                                               6.0690                     3.4480 &  25.4480 r
  io_in[10] (net)                                        2   0.2107 
  mprj/io_in[10] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.4480 r
  mprj/io_in[10] (net) 
  mprj/i_BUF[202]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.9688   6.0706   1.0500   0.7827   0.8830 &  26.3309 r
  mprj/i_BUF[202]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3253   1.0500            0.3844 &  26.7153 r
  mprj/buf_i[202] (net)                                  2   0.0439 
  mprj/i_FF[202]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3253   1.0500   0.0000   0.0012 &  26.7165 r
  data arrival time                                                                                                 26.7165

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[202]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7950   0.9500   0.0000   0.4940 &  35.5619 r
  clock reconvergence pessimism                                                                           0.0000    35.5619
  clock uncertainty                                                                                      -0.1000    35.4619
  library setup time                                                                    1.0000           -0.1515    35.3104
  data required time                                                                                                35.3104
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3104
  data arrival time                                                                                                -26.7165
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5939

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2928 
  total derate : arrival time                                                                            -0.0604 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3532 

  slack (with derating applied) (MET)                                                                     8.5939 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9472 



  Startpoint: io_in[29] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[221]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[29] (in)                                                               7.2151                     4.0911 &  26.0911 r
  io_in[29] (net)                                        2   0.2505 
  mprj/io_in[29] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.0911 r
  mprj/io_in[29] (net) 
  mprj/i_BUF[221]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.0235   7.2182   1.0500   0.8223   0.9560 &  27.0471 r
  mprj/i_BUF[221]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3108   1.0500            0.3078 &  27.3549 r
  mprj/buf_i[221] (net)                                  2   0.0337 
  mprj/i_FF[221]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0352   0.3108   1.0500   0.0139   0.0154 &  27.3703 r
  data arrival time                                                                                                 27.3703

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[221]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8845   0.9500   0.0000   1.1712 &  36.2392 r
  clock reconvergence pessimism                                                                           0.0000    36.2392
  clock uncertainty                                                                                      -0.1000    36.1392
  library setup time                                                                    1.0000           -0.1506    35.9885
  data required time                                                                                                35.9885
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9885
  data arrival time                                                                                                -27.3703
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6183

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3285 
  total derate : arrival time                                                                            -0.0609 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3894 

  slack (with derating applied) (MET)                                                                     8.6183 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0076 



  Startpoint: wbs_adr_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[35]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[3] (in)                                                            6.6344                     3.7613 &  25.7613 r
  wbs_adr_i[3] (net)                                     2   0.2302 
  mprj/wbs_adr_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.7613 r
  mprj/wbs_adr_i[3] (net) 
  mprj/i_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.5644   6.6372   1.0500   0.2182   0.3161 &  26.0774 r
  mprj/i_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2301   1.0500            0.2651 &  26.3425 r
  mprj/buf_i[35] (net)                                   2   0.0096 
  mprj/i_FF[35]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0291   0.2301   1.0500   0.0116   0.0123 &  26.3547 r
  data arrival time                                                                                                 26.3547

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6761   0.9500   0.0000   0.1522 &  35.2201 r
  clock reconvergence pessimism                                                                           0.0000    35.2201
  clock uncertainty                                                                                      -0.1000    35.1201
  library setup time                                                                    1.0000           -0.1410    34.9791
  data required time                                                                                                34.9791
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.9791
  data arrival time                                                                                                -26.3547
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6244

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2748 
  total derate : arrival time                                                                            -0.0283 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3031 

  slack (with derating applied) (MET)                                                                     8.6244 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9274 



  Startpoint: la_data_in[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[146]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[18] (in)                                                          5.9209                     3.3747 &  25.3747 r
  la_data_in[18] (net)                                   2   0.2059 
  mprj/la_data_in[18] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.3747 r
  mprj/la_data_in[18] (net) 
  mprj/i_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.5071   5.9219   1.0500   1.3651   1.4841 &  26.8588 r
  mprj/i_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2180   1.0500            0.2954 &  27.1542 r
  mprj/buf_i[146] (net)                                  2   0.0089 
  mprj/i_FF[146]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0087   0.2180   1.0500   0.0033   0.0035 &  27.1577 r
  data arrival time                                                                                                 27.1577

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8886   0.9500   0.0000   0.9901 &  36.0581 r
  clock reconvergence pessimism                                                                           0.0000    36.0581
  clock uncertainty                                                                                      -0.1000    35.9581
  library setup time                                                                    1.0000           -0.1396    35.8185
  data required time                                                                                                35.8185
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8185
  data arrival time                                                                                                -27.1577
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6607

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3189 
  total derate : arrival time                                                                            -0.0849 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4038 

  slack (with derating applied) (MET)                                                                     8.6607 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0646 



  Startpoint: la_data_in[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[166]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[38] (in)                                                          6.6791                     3.7949 &  25.7949 r
  la_data_in[38] (net)                                   2   0.2320 
  mprj/la_data_in[38] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.7949 r
  mprj/la_data_in[38] (net) 
  mprj/i_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.9087   6.6812   1.0500   1.1815   1.3131 &  27.1080 r
  mprj/i_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2327   1.0500            0.2651 &  27.3732 r
  mprj/buf_i[166] (net)                                  2   0.0102 
  mprj/i_FF[166]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0305   0.2327   1.0500   0.0121   0.0128 &  27.3860 r
  data arrival time                                                                                                 27.3860

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   0.9500   0.0000   1.2321 &  36.3001 r
  clock reconvergence pessimism                                                                           0.0000    36.3001
  clock uncertainty                                                                                      -0.1000    36.2001
  library setup time                                                                    1.0000           -0.1429    36.0571
  data required time                                                                                                36.0571
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0571
  data arrival time                                                                                                -27.3860
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6711

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3317 
  total derate : arrival time                                                                            -0.0758 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4074 

  slack (with derating applied) (MET)                                                                     8.6711 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0786 



  Startpoint: wbs_dat_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[23]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[23] (in)                                                           6.4592                     3.6669 &  25.6669 r
  wbs_dat_i[23] (net)                                    2   0.2242 
  mprj/wbs_dat_i[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.6669 r
  mprj/wbs_dat_i[23] (net) 
  mprj/i_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.8282   6.4616   1.0500   0.7426   0.8537 &  26.5206 r
  mprj/i_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2155   1.0500            0.2607 &  26.7813 r
  mprj/buf_i[23] (net)                                   1   0.0061 
  mprj/i_FF[23]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0159   0.2155   1.0500   0.0061   0.0064 &  26.7877 r
  data arrival time                                                                                                 26.7877

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7971   0.9500   0.0000   0.6547 &  35.7227 r
  clock reconvergence pessimism                                                                           0.0000    35.7227
  clock uncertainty                                                                                      -0.1000    35.6227
  library setup time                                                                    1.0000           -0.1385    35.4841
  data required time                                                                                                35.4841
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4841
  data arrival time                                                                                                -26.7877
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6964

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3013 
  total derate : arrival time                                                                            -0.0534 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3546 

  slack (with derating applied) (MET)                                                                     8.6964 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0510 



  Startpoint: la_oenb[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[126]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[62] (in)                                                             6.7380                     3.8218 &  25.8218 r
  la_oenb[62] (net)                                      2   0.2339 
  mprj/la_oenb[62] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.8218 r
  mprj/la_oenb[62] (net) 
  mprj/i_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5420   6.7407   1.0500   0.6280   0.7441 &  26.5659 r
  mprj/i_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4166   1.0500            0.4201 &  26.9860 r
  mprj/buf_i[126] (net)                                  2   0.0699 
  mprj/i_FF[126]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1692   0.4167   1.0500   0.0677   0.0763 &  27.0623 r
  data arrival time                                                                                                 27.0623

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8884   0.9500   0.0000   0.9781 &  36.0461 r
  clock reconvergence pessimism                                                                           0.0000    36.0461
  clock uncertainty                                                                                      -0.1000    35.9461
  library setup time                                                                    1.0000           -0.1604    35.7857
  data required time                                                                                                35.7857
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7857
  data arrival time                                                                                                -27.0623
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7234

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3183 
  total derate : arrival time                                                                            -0.0591 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3774 

  slack (with derating applied) (MET)                                                                     8.7234 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1008 



  Startpoint: la_data_in[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[158]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[30] (in)                                                          6.7196                     3.8228 &  25.8228 r
  la_data_in[30] (net)                                   2   0.2336 
  mprj/la_data_in[30] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.8228 r
  mprj/la_data_in[30] (net) 
  mprj/i_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.8356   6.7216   1.0500   1.1029   1.2285 &  27.0513 r
  mprj/i_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2317   1.0500            0.2617 &  27.3130 r
  mprj/buf_i[158] (net)                                  2   0.0098 
  mprj/i_FF[158]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0280   0.2317   1.0500   0.0111   0.0117 &  27.3248 r
  data arrival time                                                                                                 27.3248

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   0.9500   0.0000   1.2326 &  36.3005 r
  clock reconvergence pessimism                                                                           0.0000    36.3005
  clock uncertainty                                                                                      -0.1000    36.2006
  library setup time                                                                    1.0000           -0.1427    36.0578
  data required time                                                                                                36.0578
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0578
  data arrival time                                                                                                -27.3248
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7331

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3317 
  total derate : arrival time                                                                            -0.0715 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4032 

  slack (with derating applied) (MET)                                                                     8.7331 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1363 



  Startpoint: wbs_adr_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[39]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[7] (in)                                                            6.7809                     3.8412 &  25.8412 r
  wbs_adr_i[7] (net)                                     2   0.2352 
  mprj/wbs_adr_i[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.8412 r
  mprj/wbs_adr_i[7] (net) 
  mprj/i_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6420   6.7841   1.0500   0.2504   0.3547 &  26.1959 r
  mprj/i_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2391   1.0500            0.2656 &  26.4615 r
  mprj/buf_i[39] (net)                                   2   0.0116 
  mprj/i_FF[39]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2391   1.0500   0.0000   0.0001 &  26.4616 r
  data arrival time                                                                                                 26.4616

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7609   0.9500   0.0000   0.3821 &  35.4500 r
  clock reconvergence pessimism                                                                           0.0000    35.4500
  clock uncertainty                                                                                      -0.1000    35.3500
  library setup time                                                                    1.0000           -0.1433    35.2068
  data required time                                                                                                35.2068
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.2068
  data arrival time                                                                                                -26.4616
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7452

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2869 
  total derate : arrival time                                                                            -0.0295 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3165 

  slack (with derating applied) (MET)                                                                     8.7452 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0616 



  Startpoint: wbs_adr_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[58]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[26] (in)                                                           6.5475                     3.7170 &  25.7170 r
  wbs_adr_i[26] (net)                                    2   0.2273 
  mprj/wbs_adr_i[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.7170 r
  mprj/wbs_adr_i[26] (net) 
  mprj/i_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.9028   6.5499   1.0500   0.7722   0.8857 &  26.6027 r
  mprj/i_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2111   1.0500            0.2509 &  26.8535 r
  mprj/buf_i[58] (net)                                   1   0.0045 
  mprj/i_FF[58]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2111   1.0500   0.0000   0.0001 &  26.8536 r
  data arrival time                                                                                                 26.8536

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8371   0.9500   0.0000   0.7703 &  35.8382 r
  clock reconvergence pessimism                                                                           0.0000    35.8382
  clock uncertainty                                                                                      -0.1000    35.7382
  library setup time                                                                    1.0000           -0.1378    35.6005
  data required time                                                                                                35.6005
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6005
  data arrival time                                                                                                -26.8536
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7469

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3074 
  total derate : arrival time                                                                            -0.0541 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3615 

  slack (with derating applied) (MET)                                                                     8.7469 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1083 



  Startpoint: wbs_dat_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[27]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[27] (in)                                                           6.5512                     3.7145 &  25.7145 r
  wbs_dat_i[27] (net)                                    2   0.2273 
  mprj/wbs_dat_i[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.7145 r
  mprj/wbs_dat_i[27] (net) 
  mprj/i_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.6526   6.5537   1.0500   0.6745   0.7877 &  26.5022 r
  mprj/i_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2367   1.0500            0.2768 &  26.7790 r
  mprj/buf_i[27] (net)                                   2   0.0118 
  mprj/i_FF[27]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2367   1.0500   0.0000   0.0001 &  26.7791 r
  data arrival time                                                                                                 26.7791

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8238   0.9500   0.0000   0.7216 &  35.7895 r
  clock reconvergence pessimism                                                                           0.0000    35.7895
  clock uncertainty                                                                                      -0.1000    35.6895
  library setup time                                                                    1.0000           -0.1433    35.5462
  data required time                                                                                                35.5462
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5462
  data arrival time                                                                                                -26.7791
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7670

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3048 
  total derate : arrival time                                                                            -0.0507 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3555 

  slack (with derating applied) (MET)                                                                     8.7670 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1225 



  Startpoint: la_data_in[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[191]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[63] (in)                                                          6.5520                     3.7171 &  25.7171 r
  la_data_in[63] (net)                                   2   0.2274 
  mprj/la_data_in[63] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.7171 r
  mprj/la_data_in[63] (net) 
  mprj/i_BUF[191]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2402   6.5546   1.0500   0.5019   0.6084 &  26.3254 r
  mprj/i_BUF[191]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4785   1.0500            0.4703 &  26.7958 r
  mprj/buf_i[191] (net)                                  2   0.0896 
  mprj/i_FF[191]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.4509   0.4787   1.0500   0.1903   0.2065 &  27.0023 r
  data arrival time                                                                                                 27.0023

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[191]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8884   0.9500   0.0000   0.9782 &  36.0461 r
  clock reconvergence pessimism                                                                           0.0000    36.0461
  clock uncertainty                                                                                      -0.1000    35.9461
  library setup time                                                                    1.0000           -0.1662    35.7799
  data required time                                                                                                35.7799
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7799
  data arrival time                                                                                                -27.0023
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7776

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3183 
  total derate : arrival time                                                                            -0.0612 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3795 

  slack (with derating applied) (MET)                                                                     8.7776 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1571 



  Startpoint: wbs_dat_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[0]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[0] (in)                                                            6.7656                     3.8341 &  25.8341 r
  wbs_dat_i[0] (net)                                     2   0.2347 
  mprj/wbs_dat_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.8341 r
  mprj/wbs_dat_i[0] (net) 
  mprj/i_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   6.7687   1.0500   0.0000   0.0916 &  25.9256 r
  mprj/i_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2536   1.0500            0.2808 &  26.2065 r
  mprj/buf_i[0] (net)                                    2   0.0161 
  mprj/i_FF[0]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0354   0.2536   1.0500   0.0138   0.0146 &  26.2211 r
  data arrival time                                                                                                 26.2211

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6958   0.9500   0.0000   0.1990 &  35.2669 r
  clock reconvergence pessimism                                                                           0.0000    35.2669
  clock uncertainty                                                                                      -0.1000    35.1669
  library setup time                                                                    1.0000           -0.1442    35.0227
  data required time                                                                                                35.0227
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.0227
  data arrival time                                                                                                -26.2211
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8016

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2773 
  total derate : arrival time                                                                            -0.0184 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2957 

  slack (with derating applied) (MET)                                                                     8.8016 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0973 



  Startpoint: la_data_in[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[175]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[47] (in)                                                          6.6107                     3.7523 &  25.7523 r
  la_data_in[47] (net)                                   2   0.2295 
  mprj/la_data_in[47] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.7523 r
  mprj/la_data_in[47] (net) 
  mprj/i_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.1030   6.6133   1.0500   0.8507   0.9701 &  26.7224 r
  mprj/i_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3393   1.0500            0.3672 &  27.0896 r
  mprj/buf_i[175] (net)                                  2   0.0462 
  mprj/i_FF[175]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.3574   0.3393   1.0500   0.1568   0.1656 &  27.2552 r
  data arrival time                                                                                                 27.2552

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   0.9500   0.0000   1.2487 &  36.3167 r
  clock reconvergence pessimism                                                                           0.0000    36.3167
  clock uncertainty                                                                                      -0.1000    36.2167
  library setup time                                                                    1.0000           -0.1534    36.0633
  data required time                                                                                                36.0633
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0633
  data arrival time                                                                                                -27.2552
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8081

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3325 
  total derate : arrival time                                                                            -0.0716 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4041 

  slack (with derating applied) (MET)                                                                     8.8081 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2122 



  Startpoint: wbs_dat_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[19]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[19] (in)                                                           5.9156                     3.3559 &  25.3559 r
  wbs_dat_i[19] (net)                                    2   0.2052 
  mprj/wbs_dat_i[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.3559 r
  mprj/wbs_dat_i[19] (net) 
  mprj/i_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7535   5.9177   1.0500   0.2995   0.3831 &  25.7390 r
  mprj/i_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2407   1.0500            0.3183 &  26.0572 r
  mprj/buf_i[19] (net)                                   2   0.0157 
  mprj/i_FF[19]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0201   0.2407   1.0500   0.0078   0.0084 &  26.0656 r
  data arrival time                                                                                                 26.0656

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6316   0.9500   0.0000   0.0507 &  35.1186 r
  clock reconvergence pessimism                                                                           0.0000    35.1186
  clock uncertainty                                                                                      -0.1000    35.0186
  library setup time                                                                    1.0000           -0.1427    34.8760
  data required time                                                                                                34.8760
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.8760
  data arrival time                                                                                                -26.0656
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8104

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2695 
  total derate : arrival time                                                                            -0.0338 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3033 

  slack (with derating applied) (MET)                                                                     8.8104 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1137 



  Startpoint: la_data_in[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[144]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[16] (in)                                                          5.5295                     3.1476 &  25.1476 r
  la_data_in[16] (net)                                   2   0.1921 
  mprj/la_data_in[16] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.1476 r
  mprj/la_data_in[16] (net) 
  mprj/i_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.7439   5.5307   1.0500   1.5252   1.6496 &  26.7972 r
  mprj/i_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2315   1.0500            0.3322 &  27.1295 r
  mprj/buf_i[144] (net)                                  2   0.0144 
  mprj/i_FF[144]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2315   1.0500   0.0000   0.0002 &  27.1297 r
  data arrival time                                                                                                 27.1297

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8709   0.9500   0.0000   1.1263 &  36.1942 r
  clock reconvergence pessimism                                                                           0.0000    36.1942
  clock uncertainty                                                                                      -0.1000    36.0942
  library setup time                                                                    1.0000           -0.1425    35.9518
  data required time                                                                                                35.9518
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9518
  data arrival time                                                                                                -27.1297
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8221

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3261 
  total derate : arrival time                                                                            -0.0944 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4205 

  slack (with derating applied) (MET)                                                                     8.8221 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2426 



  Startpoint: la_data_in[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[170]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[42] (in)                                                          6.5638                     3.7266 &  25.7266 r
  la_data_in[42] (net)                                   2   0.2279 
  mprj/la_data_in[42] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.7266 r
  mprj/la_data_in[42] (net) 
  mprj/i_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.5364   6.5663   1.0500   1.0141   1.1391 &  26.8657 r
  mprj/i_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2543   1.0500            0.2931 &  27.1588 r
  mprj/buf_i[170] (net)                                  2   0.0173 
  mprj/i_FF[170]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1357   0.2543   1.0500   0.0555   0.0585 &  27.2173 r
  data arrival time                                                                                                 27.2173

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8655   0.9500   0.0000   1.2290 &  36.2970 r
  clock reconvergence pessimism                                                                           0.0000    36.2970
  clock uncertainty                                                                                      -0.1000    36.1970
  library setup time                                                                    1.0000           -0.1453    36.0517
  data required time                                                                                                36.0517
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0517
  data arrival time                                                                                                -27.2173
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8344

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3315 
  total derate : arrival time                                                                            -0.0710 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4025 

  slack (with derating applied) (MET)                                                                     8.8344 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2369 



  Startpoint: la_data_in[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[181]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[53] (in)                                                          6.8269                     3.8749 &  25.8749 r
  la_data_in[53] (net)                                   2   0.2371 
  mprj/la_data_in[53] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.8749 r
  mprj/la_data_in[53] (net) 
  mprj/i_BUF[181]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.1034   6.8296   1.0500   0.8518   0.9753 &  26.8501 r
  mprj/i_BUF[181]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3343   1.0500            0.3510 &  27.2011 r
  mprj/buf_i[181] (net)                                  2   0.0437 
  mprj/i_FF[181]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0481   0.3344   1.0500   0.0192   0.0214 &  27.2225 r
  data arrival time                                                                                                 27.2225

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[181]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   0.9500   0.0000   1.2501 &  36.3180 r
  clock reconvergence pessimism                                                                           0.0000    36.3180
  clock uncertainty                                                                                      -0.1000    36.2180
  library setup time                                                                    1.0000           -0.1529    36.0651
  data required time                                                                                                36.0651
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0651
  data arrival time                                                                                                -27.2225
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8426

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3326 
  total derate : arrival time                                                                            -0.0642 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3968 

  slack (with derating applied) (MET)                                                                     8.8426 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2393 



  Startpoint: la_oenb[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[127]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[63] (in)                                                             6.7048                     3.8036 &  25.8036 r
  la_oenb[63] (net)                                      2   0.2327 
  mprj/la_oenb[63] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.8036 r
  mprj/la_oenb[63] (net) 
  mprj/i_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1510   6.7076   1.0500   0.4641   0.5713 &  26.3750 r
  mprj/i_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4115   1.0500            0.4182 &  26.7932 r
  mprj/buf_i[127] (net)                                  2   0.0684 
  mprj/i_FF[127]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1732   0.4117   1.0500   0.0671   0.0760 &  26.8691 r
  data arrival time                                                                                                 26.8691

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8727   0.9500   0.0000   0.9108 &  35.9788 r
  clock reconvergence pessimism                                                                           0.0000    35.9788
  clock uncertainty                                                                                      -0.1000    35.8788
  library setup time                                                                    1.0000           -0.1599    35.7189
  data required time                                                                                                35.7189
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7189
  data arrival time                                                                                                -26.8691
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8497

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3148 
  total derate : arrival time                                                                            -0.0507 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3655 

  slack (with derating applied) (MET)                                                                     8.8497 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2152 



  Startpoint: la_data_in[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[173]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[45] (in)                                                          6.6493                     3.7721 &  25.7721 r
  la_data_in[45] (net)                                   2   0.2308 
  mprj/la_data_in[45] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.7721 r
  mprj/la_data_in[45] (net) 
  mprj/i_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.1077   6.6520   1.0500   0.8431   0.9646 &  26.7367 r
  mprj/i_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3276   1.0500            0.3546 &  27.0913 r
  mprj/buf_i[173] (net)                                  2   0.0421 
  mprj/i_FF[173]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2808   0.3276   1.0500   0.1134   0.1200 &  27.2112 r
  data arrival time                                                                                                 27.2112

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   0.9500   0.0000   1.2492 &  36.3171 r
  clock reconvergence pessimism                                                                           0.0000    36.3171
  clock uncertainty                                                                                      -0.1000    36.2171
  library setup time                                                                    1.0000           -0.1523    36.0648
  data required time                                                                                                36.0648
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0648
  data arrival time                                                                                                -27.2112
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8536

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3326 
  total derate : arrival time                                                                            -0.0685 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4011 

  slack (with derating applied) (MET)                                                                     8.8536 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2547 



  Startpoint: la_oenb[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[72]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[8] (in)                                                              5.9308                     3.3742 &  25.3742 r
  la_oenb[8] (net)                                       2   0.2061 
  mprj/la_oenb[8] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.3742 r
  mprj/la_oenb[8] (net) 
  mprj/i_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.1496   5.9322   1.0500   1.2872   1.4082 &  26.7824 r
  mprj/i_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2274   1.0500            0.3043 &  27.0867 r
  mprj/buf_i[72] (net)                                   2   0.0116 
  mprj/i_FF[72]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0233   0.2274   1.0500   0.0091   0.0097 &  27.0964 r
  data arrival time                                                                                                 27.0964

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8710   0.9500   0.0000   1.1262 &  36.1942 r
  clock reconvergence pessimism                                                                           0.0000    36.1942
  clock uncertainty                                                                                      -0.1000    36.0942
  library setup time                                                                    1.0000           -0.1416    35.9526
  data required time                                                                                                35.9526
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9526
  data arrival time                                                                                                -27.0964
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8562

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3261 
  total derate : arrival time                                                                            -0.0820 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4081 

  slack (with derating applied) (MET)                                                                     8.8562 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2643 



  Startpoint: la_data_in[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[188]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[60] (in)                                                          6.7731                     3.8418 &  25.8418 r
  la_data_in[60] (net)                                   2   0.2351 
  mprj/la_data_in[60] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.8418 r
  mprj/la_data_in[60] (net) 
  mprj/i_BUF[188]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1754   6.7758   1.0500   0.4741   0.5823 &  26.4241 r
  mprj/i_BUF[188]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4224   1.0500            0.4227 &  26.8468 r
  mprj/buf_i[188] (net)                                  2   0.0717 
  mprj/i_FF[188]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2204   0.4225   1.0500   0.0892   0.0981 &  26.9449 r
  data arrival time                                                                                                 26.9449

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[188]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8913   0.9500   0.0000   1.0218 &  36.0898 r
  clock reconvergence pessimism                                                                           0.0000    36.0898
  clock uncertainty                                                                                      -0.1000    35.9898
  library setup time                                                                    1.0000           -0.1610    35.8288
  data required time                                                                                                35.8288
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8288
  data arrival time                                                                                                -26.9449
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8839

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3206 
  total derate : arrival time                                                                            -0.0525 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3731 

  slack (with derating applied) (MET)                                                                     8.8839 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2570 



  Startpoint: io_in[13] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[205]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[13] (in)                                                               5.6394                     3.2096 &  25.2096 r
  io_in[13] (net)                                        2   0.1959 
  mprj/io_in[13] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.2096 r
  mprj/io_in[13] (net) 
  mprj/i_BUF[205]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.7642   5.6407   1.0500   0.7060   0.7936 &  26.0032 r
  mprj/i_BUF[205]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3127   1.0500            0.3967 &  26.3999 r
  mprj/buf_i[205] (net)                                  2   0.0415 
  mprj/i_FF[205]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3127   1.0500   0.0000   0.0011 &  26.4010 r
  data arrival time                                                                                                 26.4010

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[205]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7950   0.9500   0.0000   0.4961 &  35.5640 r
  clock reconvergence pessimism                                                                           0.0000    35.5640
  clock uncertainty                                                                                      -0.1000    35.4640
  library setup time                                                                    1.0000           -0.1503    35.3137
  data required time                                                                                                35.3137
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3137
  data arrival time                                                                                                -26.4010
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9127

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2929 
  total derate : arrival time                                                                            -0.0567 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3497 

  slack (with derating applied) (MET)                                                                     8.9127 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2624 



  Startpoint: la_data_in[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[164]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[36] (in)                                                          6.6277                     3.7598 &  25.7598 r
  la_data_in[36] (net)                                   2   0.2300 
  mprj/la_data_in[36] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.7598 r
  mprj/la_data_in[36] (net) 
  mprj/i_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.4728   6.6303   1.0500   0.9852   1.1123 &  26.8721 r
  mprj/i_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2228   1.0500            0.2580 &  27.1301 r
  mprj/buf_i[164] (net)                                  1   0.0075 
  mprj/i_FF[164]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0321   0.2228   1.0500   0.0128   0.0136 &  27.1437 r
  data arrival time                                                                                                 27.1437

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   0.9500   0.0000   1.2372 &  36.3051 r
  clock reconvergence pessimism                                                                           0.0000    36.3051
  clock uncertainty                                                                                      -0.1000    36.2051
  library setup time                                                                    1.0000           -0.1407    36.0644
  data required time                                                                                                36.0644
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0644
  data arrival time                                                                                                -27.1437
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9207

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3319 
  total derate : arrival time                                                                            -0.0659 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3978 

  slack (with derating applied) (MET)                                                                     8.9207 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3186 



  Startpoint: la_oenb[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[113]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[49] (in)                                                             6.6427                     3.7696 &  25.7696 r
  la_oenb[49] (net)                                      2   0.2306 
  mprj/la_oenb[49] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.7696 r
  mprj/la_oenb[49] (net) 
  mprj/i_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.1208   6.6453   1.0500   0.8481   0.9702 &  26.7397 r
  mprj/i_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3022   1.0500            0.3319 &  27.0717 r
  mprj/buf_i[113] (net)                                  2   0.0334 
  mprj/i_FF[113]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1022   0.3022   1.0500   0.0386   0.0413 &  27.1129 r
  data arrival time                                                                                                 27.1129

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8661   0.9500   0.0000   1.2281 &  36.2961 r
  clock reconvergence pessimism                                                                           0.0000    36.2961
  clock uncertainty                                                                                      -0.1000    36.1961
  library setup time                                                                    1.0000           -0.1497    36.0463
  data required time                                                                                                36.0463
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0463
  data arrival time                                                                                                -27.1129
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9334

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3314 
  total derate : arrival time                                                                            -0.0640 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3954 

  slack (with derating applied) (MET)                                                                     8.9334 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3288 



  Startpoint: wbs_adr_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[61]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[29] (in)                                                           6.3670                     3.6120 &  25.6120 r
  wbs_adr_i[29] (net)                                    2   0.2209 
  mprj/wbs_adr_i[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.6120 r
  mprj/wbs_adr_i[29] (net) 
  mprj/i_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.5166   6.3695   1.0500   0.6184   0.7238 &  26.3359 r
  mprj/i_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2080   1.0500            0.2586 &  26.5945 r
  mprj/buf_i[61] (net)                                   1   0.0043 
  mprj/i_FF[61]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2080   1.0500   0.0000   0.0001 &  26.5945 r
  data arrival time                                                                                                 26.5945

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8278   0.9500   0.0000   0.7368 &  35.8047 r
  clock reconvergence pessimism                                                                           0.0000    35.8047
  clock uncertainty                                                                                      -0.1000    35.7047
  library setup time                                                                    1.0000           -0.1371    35.5676
  data required time                                                                                                35.5676
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5676
  data arrival time                                                                                                -26.5945
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9731

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3056 
  total derate : arrival time                                                                            -0.0468 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3524 

  slack (with derating applied) (MET)                                                                     8.9731 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3255 



  Startpoint: wbs_adr_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[59]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[27] (in)                                                           6.4743                     3.6737 &  25.6737 r
  wbs_adr_i[27] (net)                                    2   0.2247 
  mprj/wbs_adr_i[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.6737 r
  mprj/wbs_adr_i[27] (net) 
  mprj/i_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3059   6.4768   1.0500   0.5297   0.6324 &  26.3061 r
  mprj/i_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2085   1.0500            0.2527 &  26.5587 r
  mprj/buf_i[59] (net)                                   1   0.0040 
  mprj/i_FF[59]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2085   1.0500   0.0000   0.0000 &  26.5588 r
  data arrival time                                                                                                 26.5588

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8203   0.9500   0.0000   0.7083 &  35.7763 r
  clock reconvergence pessimism                                                                           0.0000    35.7763
  clock uncertainty                                                                                      -0.1000    35.6763
  library setup time                                                                    1.0000           -0.1371    35.5391
  data required time                                                                                                35.5391
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5391
  data arrival time                                                                                                -26.5588
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9804

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3041 
  total derate : arrival time                                                                            -0.0421 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3462 

  slack (with derating applied) (MET)                                                                     8.9804 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3266 



  Startpoint: la_oenb[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[82]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[18] (in)                                                             5.4751                     3.1150 &  25.1150 r
  la_oenb[18] (net)                                      2   0.1901 
  mprj/la_oenb[18] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.1150 r
  mprj/la_oenb[18] (net) 
  mprj/i_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.1014   5.4762   1.0500   1.2663   1.3782 &  26.4932 r
  mprj/i_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2342   1.0500            0.3378 &  26.8310 r
  mprj/buf_i[82] (net)                                   2   0.0155 
  mprj/i_FF[82]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0604   0.2342   1.0500   0.0246   0.0260 &  26.8571 r
  data arrival time                                                                                                 26.8571

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8913   0.9500   0.0000   1.0218 &  36.0898 r
  clock reconvergence pessimism                                                                           0.0000    36.0898
  clock uncertainty                                                                                      -0.1000    35.9898
  library setup time                                                                    1.0000           -0.1432    35.8466
  data required time                                                                                                35.8466
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8466
  data arrival time                                                                                                -26.8571
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9895

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3206 
  total derate : arrival time                                                                            -0.0830 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4035 

  slack (with derating applied) (MET)                                                                     8.9895 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3931 



  Startpoint: la_oenb[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[121]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[57] (in)                                                             6.6122                     3.7607 &  25.7607 r
  la_oenb[57] (net)                                      2   0.2298 
  mprj/la_oenb[57] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.7607 r
  mprj/la_oenb[57] (net) 
  mprj/i_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.3153   6.6141   1.0500   0.5333   0.6329 &  26.3936 r
  mprj/i_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3684   1.0500            0.3903 &  26.7839 r
  mprj/buf_i[121] (net)                                  2   0.0551 
  mprj/i_FF[121]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1503   0.3685   1.0500   0.0583   0.0647 &  26.8486 r
  data arrival time                                                                                                 26.8486

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8921   0.9500   0.0000   1.0396 &  36.1075 r
  clock reconvergence pessimism                                                                           0.0000    36.1075
  clock uncertainty                                                                                      -0.1000    36.0075
  library setup time                                                                    1.0000           -0.1560    35.8516
  data required time                                                                                                35.8516
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8516
  data arrival time                                                                                                -26.8486
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0030

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3215 
  total derate : arrival time                                                                            -0.0518 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3733 

  slack (with derating applied) (MET)                                                                     9.0030 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3763 



  Startpoint: la_data_in[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[183]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[55] (in)                                                          6.6201                     3.7556 &  25.7556 r
  la_data_in[55] (net)                                   2   0.2298 
  mprj/la_data_in[55] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.7556 r
  mprj/la_data_in[55] (net) 
  mprj/i_BUF[183]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6005   6.6228   1.0500   0.6529   0.7664 &  26.5221 r
  mprj/i_BUF[183]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3426   1.0500            0.3698 &  26.8919 r
  mprj/buf_i[183] (net)                                  2   0.0474 
  mprj/i_FF[183]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0306   0.3426   1.0500   0.0119   0.0138 &  26.9058 r
  data arrival time                                                                                                 26.9058

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[183]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8862   0.9500   0.0000   1.1004 &  36.1684 r
  clock reconvergence pessimism                                                                           0.0000    36.1684
  clock uncertainty                                                                                      -0.1000    36.0683
  library setup time                                                                    1.0000           -0.1536    35.9148
  data required time                                                                                                35.9148
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9148
  data arrival time                                                                                                -26.9058
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0090

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3247 
  total derate : arrival time                                                                            -0.0548 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3795 

  slack (with derating applied) (MET)                                                                     9.0090 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3885 



  Startpoint: la_data_in[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[186]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[58] (in)                                                          6.6514                     3.7761 &  25.7761 r
  la_data_in[58] (net)                                   2   0.2310 
  mprj/la_data_in[58] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.7761 r
  mprj/la_data_in[58] (net) 
  mprj/i_BUF[186]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1989   6.6540   1.0500   0.4843   0.5886 &  26.3646 r
  mprj/i_BUF[186]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3763   1.0500            0.3952 &  26.7598 r
  mprj/buf_i[186] (net)                                  2   0.0575 
  mprj/i_FF[186]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1712   0.3764   1.0500   0.0642   0.0710 &  26.8308 r
  data arrival time                                                                                                 26.8308

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[186]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8921   0.9500   0.0000   1.0373 &  36.1052 r
  clock reconvergence pessimism                                                                           0.0000    36.1052
  clock uncertainty                                                                                      -0.1000    36.0052
  library setup time                                                                    1.0000           -0.1567    35.8485
  data required time                                                                                                35.8485
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8485
  data arrival time                                                                                                -26.8308
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0177

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3214 
  total derate : arrival time                                                                            -0.0502 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3716 

  slack (with derating applied) (MET)                                                                     9.0177 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3893 



  Startpoint: io_in[16] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[208]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[16] (in)                                                               5.8949                     3.3603 &  25.3603 r
  io_in[16] (net)                                        2   0.2050 
  mprj/io_in[16] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.3603 r
  mprj/io_in[16] (net) 
  mprj/i_BUF[208]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.2075   5.8958   1.0500   0.8705   0.9620 &  26.3223 r
  mprj/i_BUF[208]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3145   1.0500            0.3844 &  26.7067 r
  mprj/buf_i[208] (net)                                  2   0.0410 
  mprj/i_FF[208]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3145   1.0500   0.0000   0.0012 &  26.7079 r
  data arrival time                                                                                                 26.7079

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[208]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8727   0.9500   0.0000   0.9109 &  35.9788 r
  clock reconvergence pessimism                                                                           0.0000    35.9788
  clock uncertainty                                                                                      -0.1000    35.8788
  library setup time                                                                    1.0000           -0.1509    35.7279
  data required time                                                                                                35.7279
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7279
  data arrival time                                                                                                -26.7079
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0200

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3148 
  total derate : arrival time                                                                            -0.0642 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3789 

  slack (with derating applied) (MET)                                                                     9.0200 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3990 



  Startpoint: la_oenb[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[69]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[5] (in)                                                              6.2279                     3.5367 &  25.5367 r
  la_oenb[5] (net)                                       2   0.2162 
  mprj/la_oenb[5] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.5367 r
  mprj/la_oenb[5] (net) 
  mprj/i_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.6791   6.2300   1.0500   0.6834   0.7867 &  26.3234 r
  mprj/i_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2135   1.0500            0.2725 &  26.5959 r
  mprj/buf_i[69] (net)                                   1   0.0064 
  mprj/i_FF[69]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0060   0.2135   1.0500   0.0023   0.0024 &  26.5983 r
  data arrival time                                                                                                 26.5983

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8486   0.9500   0.0000   0.8012 &  35.8691 r
  clock reconvergence pessimism                                                                           0.0000    35.8691
  clock uncertainty                                                                                      -0.1000    35.7691
  library setup time                                                                    1.0000           -0.1384    35.6308
  data required time                                                                                                35.6308
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6308
  data arrival time                                                                                                -26.5983
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0324

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3090 
  total derate : arrival time                                                                            -0.0506 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3595 

  slack (with derating applied) (MET)                                                                     9.0324 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3920 



  Startpoint: la_data_in[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[177]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[49] (in)                                                          6.4996                     3.6878 &  25.6878 r
  la_data_in[49] (net)                                   2   0.2256 
  mprj/la_data_in[49] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.6878 r
  mprj/la_data_in[49] (net) 
  mprj/i_BUF[177]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.8139   6.5021   1.0500   0.7373   0.8510 &  26.5387 r
  mprj/i_BUF[177]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3043   1.0500            0.3418 &  26.8805 r
  mprj/buf_i[177] (net)                                  2   0.0347 
  mprj/i_FF[177]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1895   0.3043   1.0500   0.0757   0.0802 &  26.9607 r
  data arrival time                                                                                                 26.9607

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[177]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   0.9500   0.0000   1.2507 &  36.3187 r
  clock reconvergence pessimism                                                                           0.0000    36.3187
  clock uncertainty                                                                                      -0.1000    36.2187
  library setup time                                                                    1.0000           -0.1501    36.0686
  data required time                                                                                                36.0686
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0686
  data arrival time                                                                                                -26.9607
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1079

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3326 
  total derate : arrival time                                                                            -0.0606 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3933 

  slack (with derating applied) (MET)                                                                     9.1079 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5011 



  Startpoint: la_data_in[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[180]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[52] (in)                                                          6.4664                     3.6701 &  25.6701 r
  la_data_in[52] (net)                                   2   0.2245 
  mprj/la_data_in[52] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.6701 r
  mprj/la_data_in[52] (net) 
  mprj/i_BUF[180]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.7811   6.4689   1.0500   0.7243   0.8367 &  26.5068 r
  mprj/i_BUF[180]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3396   1.0500            0.3754 &  26.8822 r
  mprj/buf_i[180] (net)                                  2   0.0470 
  mprj/i_FF[180]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1652   0.3396   1.0500   0.0670   0.0713 &  26.9535 r
  data arrival time                                                                                                 26.9535

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[180]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   0.9500   0.0000   1.2514 &  36.3193 r
  clock reconvergence pessimism                                                                           0.0000    36.3193
  clock uncertainty                                                                                      -0.1000    36.2193
  library setup time                                                                    1.0000           -0.1534    36.0660
  data required time                                                                                                36.0660
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0660
  data arrival time                                                                                                -26.9535
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1124

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3327 
  total derate : arrival time                                                                            -0.0611 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3938 

  slack (with derating applied) (MET)                                                                     9.1124 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5062 



  Startpoint: wbs_adr_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[41]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[9] (in)                                                            6.3133                     3.5808 &  25.5808 r
  wbs_adr_i[9] (net)                                     2   0.2190 
  mprj/wbs_adr_i[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.5808 r
  mprj/wbs_adr_i[9] (net) 
  mprj/i_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.3633   6.3158   1.0500   0.1372   0.2232 &  25.8040 r
  mprj/i_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2267   1.0500            0.2808 &  26.0848 r
  mprj/buf_i[41] (net)                                   2   0.0099 
  mprj/i_FF[41]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2267   1.0500   0.0000   0.0001 &  26.0849 r
  data arrival time                                                                                                 26.0849

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7609   0.9500   0.0000   0.3820 &  35.4500 r
  clock reconvergence pessimism                                                                           0.0000    35.4500
  clock uncertainty                                                                                      -0.1000    35.3500
  library setup time                                                                    1.0000           -0.1408    35.2092
  data required time                                                                                                35.2092
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.2092
  data arrival time                                                                                                -26.0849
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1243

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2869 
  total derate : arrival time                                                                            -0.0240 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3109 

  slack (with derating applied) (MET)                                                                     9.1242 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4352 



  Startpoint: la_data_in[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[130]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[2] (in)                                                           6.2226                     3.5318 &  25.5318 r
  la_data_in[2] (net)                                    2   0.2159 
  mprj/la_data_in[2] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.5318 r
  mprj/la_data_in[2] (net) 
  mprj/i_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.8880   6.2249   1.0500   0.7650   0.8722 &  26.4040 r
  mprj/i_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2252   1.0500            0.2847 &  26.6888 r
  mprj/buf_i[130] (net)                                  2   0.0098 
  mprj/i_FF[130]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2252   1.0500   0.0000   0.0001 &  26.6889 r
  data arrival time                                                                                                 26.6889

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8882   0.9500   0.0000   0.9917 &  36.0597 r
  clock reconvergence pessimism                                                                           0.0000    36.0597
  clock uncertainty                                                                                      -0.1000    35.9597
  library setup time                                                                    1.0000           -0.1412    35.8185
  data required time                                                                                                35.8185
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8185
  data arrival time                                                                                                -26.6889
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1296

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3190 
  total derate : arrival time                                                                            -0.0551 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3741 

  slack (with derating applied) (MET)                                                                     9.1296 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5037 



  Startpoint: la_oenb[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[70]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[6] (in)                                                              5.9003                     3.3593 &  25.3593 r
  la_oenb[6] (net)                                       2   0.2051 
  mprj/la_oenb[6] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.3593 r
  mprj/la_oenb[6] (net) 
  mprj/i_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.2818   5.9016   1.0500   0.8859   0.9862 &  26.3455 r
  mprj/i_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2051   1.0500            0.2837 &  26.6292 r
  mprj/buf_i[70] (net)                                   1   0.0052 
  mprj/i_FF[70]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2051   1.0500   0.0000   0.0001 &  26.6292 r
  data arrival time                                                                                                 26.6292

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8845   0.9500   0.0000   0.9523 &  36.0202 r
  clock reconvergence pessimism                                                                           0.0000    36.0202
  clock uncertainty                                                                                      -0.1000    35.9202
  library setup time                                                                    1.0000           -0.1367    35.7834
  data required time                                                                                                35.7834
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7834
  data arrival time                                                                                                -26.6292
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1542

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3169 
  total derate : arrival time                                                                            -0.0605 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3774 

  slack (with derating applied) (MET)                                                                     9.1542 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5316 



  Startpoint: la_oenb[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[111]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[47] (in)                                                             6.1803                     3.5106 &  25.5106 r
  la_oenb[47] (net)                                      2   0.2146 
  mprj/la_oenb[47] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.5106 r
  mprj/la_oenb[47] (net) 
  mprj/i_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.9031   6.1823   1.0500   0.7481   0.8539 &  26.3645 r
  mprj/i_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3481   1.0500            0.3985 &  26.7630 r
  mprj/buf_i[111] (net)                                  2   0.0512 
  mprj/i_FF[111]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.3091   0.3481   1.0500   0.1254   0.1329 &  26.8959 r
  data arrival time                                                                                                 26.8959

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   0.9500   0.0000   1.2492 &  36.3171 r
  clock reconvergence pessimism                                                                           0.0000    36.3171
  clock uncertainty                                                                                      -0.1000    36.2171
  library setup time                                                                    1.0000           -0.1542    36.0630
  data required time                                                                                                36.0630
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0630
  data arrival time                                                                                                -26.8959
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1670

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3326 
  total derate : arrival time                                                                            -0.0660 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3985 

  slack (with derating applied) (MET)                                                                     9.1670 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5656 



  Startpoint: la_data_in[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[169]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[41] (in)                                                          6.4355                     3.6518 &  25.6518 r
  la_data_in[41] (net)                                   2   0.2233 
  mprj/la_data_in[41] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.6518 r
  mprj/la_data_in[41] (net) 
  mprj/i_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.0093   6.4380   1.0500   0.8133   0.9279 &  26.5797 r
  mprj/i_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2278   1.0500            0.2746 &  26.8543 r
  mprj/buf_i[169] (net)                                  2   0.0097 
  mprj/i_FF[169]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0172   0.2278   1.0500   0.0068   0.0072 &  26.8616 r
  data arrival time                                                                                                 26.8616

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8654   0.9500   0.0000   1.2291 &  36.2970 r
  clock reconvergence pessimism                                                                           0.0000    36.2970
  clock uncertainty                                                                                      -0.1000    36.1970
  library setup time                                                                    1.0000           -0.1416    36.0554
  data required time                                                                                                36.0554
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0554
  data arrival time                                                                                                -26.8616
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1938

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3315 
  total derate : arrival time                                                                            -0.0576 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3891 

  slack (with derating applied) (MET)                                                                     9.1938 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5829 



  Startpoint: io_in[23] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[215]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[23] (in)                                                               6.4187                     3.6509 &  25.6509 r
  io_in[23] (net)                                        2   0.2231 
  mprj/io_in[23] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.6509 r
  mprj/io_in[23] (net) 
  mprj/i_BUF[215]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5361   6.4205   1.0500   0.6264   0.7240 &  26.3749 r
  mprj/i_BUF[215]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3081   1.0500            0.3498 &  26.7247 r
  mprj/buf_i[215] (net)                                  2   0.0364 
  mprj/i_FF[215]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3081   1.0500   0.0000   0.0009 &  26.7256 r
  data arrival time                                                                                                 26.7256

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[215]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8830   0.9500   0.0000   1.1271 &  36.1951 r
  clock reconvergence pessimism                                                                           0.0000    36.1951
  clock uncertainty                                                                                      -0.1000    36.0951
  library setup time                                                                    1.0000           -0.1504    35.9447
  data required time                                                                                                35.9447
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9447
  data arrival time                                                                                                -26.7256
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2191

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3261 
  total derate : arrival time                                                                            -0.0512 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3773 

  slack (with derating applied) (MET)                                                                     9.2191 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5964 



  Startpoint: wbs_dat_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[26]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[26] (in)                                                           6.1341                     3.4828 &  25.4828 r
  wbs_dat_i[26] (net)                                    2   0.2129 
  mprj/wbs_dat_i[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.4828 r
  mprj/wbs_dat_i[26] (net) 
  mprj/i_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2155   6.1363   1.0500   0.4927   0.5859 &  26.0687 r
  mprj/i_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2037   1.0500            0.2682 &  26.3369 r
  mprj/buf_i[26] (net)                                   1   0.0039 
  mprj/i_FF[26]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2037   1.0500   0.0000   0.0000 &  26.3369 r
  data arrival time                                                                                                 26.3369

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8274   0.9500   0.0000   0.7351 &  35.8031 r
  clock reconvergence pessimism                                                                           0.0000    35.8031
  clock uncertainty                                                                                      -0.1000    35.7031
  library setup time                                                                    1.0000           -0.1361    35.5670
  data required time                                                                                                35.5670
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5670
  data arrival time                                                                                                -26.3369
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2300

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3055 
  total derate : arrival time                                                                            -0.0407 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3462 

  slack (with derating applied) (MET)                                                                     9.2300 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5762 



  Startpoint: wbs_dat_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[12]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[12] (in)                                                           6.3604                     3.6065 &  25.6065 r
  wbs_dat_i[12] (net)                                    2   0.2206 
  mprj/wbs_dat_i[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.6065 r
  mprj/wbs_dat_i[12] (net) 
  mprj/i_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6808   6.3629   1.0500   0.2678   0.3606 &  25.9671 r
  mprj/i_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2204   1.0500            0.2716 &  26.2387 r
  mprj/buf_i[12] (net)                                   1   0.0079 
  mprj/i_FF[12]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2204   1.0500   0.0000   0.0001 &  26.2388 r
  data arrival time                                                                                                 26.2388

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8002   0.9500   0.0000   0.6521 &  35.7201 r
  clock reconvergence pessimism                                                                           0.0000    35.7201
  clock uncertainty                                                                                      -0.1000    35.6201
  library setup time                                                                    1.0000           -0.1396    35.4805
  data required time                                                                                                35.4805
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4805
  data arrival time                                                                                                -26.2388
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2417

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3011 
  total derate : arrival time                                                                            -0.0301 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3312 

  slack (with derating applied) (MET)                                                                     9.2417 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5729 



  Startpoint: la_data_in[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[160]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[32] (in)                                                          6.3479                     3.6063 &  25.6063 r
  la_data_in[32] (net)                                   2   0.2204 
  mprj/la_data_in[32] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.6063 r
  mprj/la_data_in[32] (net) 
  mprj/i_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.1133   6.3501   1.0500   0.8437   0.9545 &  26.5608 r
  mprj/i_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2091   1.0500            0.2609 &  26.8217 r
  mprj/buf_i[160] (net)                                  1   0.0047 
  mprj/i_FF[160]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2091   1.0500   0.0000   0.0001 &  26.8217 r
  data arrival time                                                                                                 26.8217

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   0.9500   0.0000   1.2388 &  36.3067 r
  clock reconvergence pessimism                                                                           0.0000    36.3067
  clock uncertainty                                                                                      -0.1000    36.2067
  library setup time                                                                    1.0000           -0.1377    36.0690
  data required time                                                                                                36.0690
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0690
  data arrival time                                                                                                -26.8217
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2472

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3320 
  total derate : arrival time                                                                            -0.0579 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3899 

  slack (with derating applied) (MET)                                                                     9.2472 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6371 



  Startpoint: wbs_adr_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[63]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[31] (in)                                                           6.0673                     3.4455 &  25.4455 r
  wbs_adr_i[31] (net)                                    2   0.2106 
  mprj/wbs_adr_i[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.4455 r
  mprj/wbs_adr_i[31] (net) 
  mprj/i_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2710   6.0694   1.0500   0.5162   0.6083 &  26.0538 r
  mprj/i_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2339   1.0500            0.3027 &  26.3565 r
  mprj/buf_i[63] (net)                                   2   0.0129 
  mprj/i_FF[63]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0567   0.2339   1.0500   0.0231   0.0244 &  26.3810 r
  data arrival time                                                                                                 26.3810

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8623   0.9500   0.0000   0.8561 &  35.9240 r
  clock reconvergence pessimism                                                                           0.0000    35.9240
  clock uncertainty                                                                                      -0.1000    35.8240
  library setup time                                                                    1.0000           -0.1429    35.6811
  data required time                                                                                                35.6811
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6811
  data arrival time                                                                                                -26.3810
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3001

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3119 
  total derate : arrival time                                                                            -0.0445 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3564 

  slack (with derating applied) (MET)                                                                     9.3001 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6565 



  Startpoint: la_data_in[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[176]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[48] (in)                                                          6.3072                     3.5802 &  25.5802 r
  la_data_in[48] (net)                                   2   0.2189 
  mprj/la_data_in[48] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.5802 r
  mprj/la_data_in[48] (net) 
  mprj/i_BUF[176]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5515   6.3096   1.0500   0.6333   0.7378 &  26.3180 r
  mprj/i_BUF[176]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3187   1.0500            0.3654 &  26.6834 r
  mprj/buf_i[176] (net)                                  2   0.0405 
  mprj/i_FF[176]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1757   0.3187   1.0500   0.0712   0.0757 &  26.7590 r
  data arrival time                                                                                                 26.7590

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[176]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   0.9500   0.0000   1.2500 &  36.3179 r
  clock reconvergence pessimism                                                                           0.0000    36.3179
  clock uncertainty                                                                                      -0.1000    36.2179
  library setup time                                                                    1.0000           -0.1515    36.0665
  data required time                                                                                                36.0665
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0665
  data arrival time                                                                                                -26.7590
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3074

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3326 
  total derate : arrival time                                                                            -0.0561 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3887 

  slack (with derating applied) (MET)                                                                     9.3074 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6961 



  Startpoint: wbs_dat_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[9]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[9] (in)                                                            6.1900                     3.5109 &  25.5109 r
  wbs_dat_i[9] (net)                                     2   0.2147 
  mprj/wbs_dat_i[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.5109 r
  mprj/wbs_dat_i[9] (net) 
  mprj/i_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   6.1924   1.0500   0.0000   0.0768 &  25.5878 r
  mprj/i_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2288   1.0500            0.2902 &  25.8780 r
  mprj/buf_i[9] (net)                                    2   0.0110 
  mprj/i_FF[9]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.2288   1.0500   0.0000   0.0001 &  25.8781 r
  data arrival time                                                                                                 25.8781

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.7609   0.9500   0.0000   0.3819 &  35.4499 r
  clock reconvergence pessimism                                                                           0.0000    35.4499
  clock uncertainty                                                                                      -0.1000    35.3499
  library setup time                                                                    1.0000           -0.1412    35.2087
  data required time                                                                                                35.2087
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.2087
  data arrival time                                                                                                -25.8781
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3305

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2869 
  total derate : arrival time                                                                            -0.0175 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3044 

  slack (with derating applied) (MET)                                                                     9.3305 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6349 



  Startpoint: wbs_dat_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[30]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[30] (in)                                                           6.0544                     3.4380 &  25.4380 r
  wbs_dat_i[30] (net)                                    2   0.2101 
  mprj/wbs_dat_i[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.4380 r
  mprj/wbs_dat_i[30] (net) 
  mprj/i_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1421   6.0565   1.0500   0.4621   0.5515 &  25.9895 r
  mprj/i_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2262   1.0500            0.2958 &  26.2853 r
  mprj/buf_i[30] (net)                                   2   0.0108 
  mprj/i_FF[30]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0140   0.2262   1.0500   0.0053   0.0057 &  26.2909 r
  data arrival time                                                                                                 26.2909

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8654   0.9500   0.0000   0.8696 &  35.9375 r
  clock reconvergence pessimism                                                                           0.0000    35.9375
  clock uncertainty                                                                                      -0.1000    35.8375
  library setup time                                                                    1.0000           -0.1413    35.6963
  data required time                                                                                                35.6963
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6963
  data arrival time                                                                                                -26.2909
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4053

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3126 
  total derate : arrival time                                                                            -0.0406 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3532 

  slack (with derating applied) (MET)                                                                     9.4053 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7585 



  Startpoint: wbs_dat_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[25]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[25] (in)                                                           5.9508                     3.3768 &  25.3768 r
  wbs_dat_i[25] (net)                                    2   0.2064 
  mprj/wbs_dat_i[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.3768 r
  mprj/wbs_dat_i[25] (net) 
  mprj/i_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9718   5.9528   1.0500   0.3916   0.4792 &  25.8560 r
  mprj/i_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1998   1.0500            0.2752 &  26.1312 r
  mprj/buf_i[25] (net)                                   1   0.0035 
  mprj/i_FF[25]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1998   1.0500   0.0000   0.0000 &  26.1313 r
  data arrival time                                                                                                 26.1313

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8274   0.9500   0.0000   0.7352 &  35.8031 r
  clock reconvergence pessimism                                                                           0.0000    35.8031
  clock uncertainty                                                                                      -0.1000    35.7031
  library setup time                                                                    1.0000           -0.1353    35.5678
  data required time                                                                                                35.5678
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5678
  data arrival time                                                                                                -26.1313
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4366

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3055 
  total derate : arrival time                                                                            -0.0359 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3414 

  slack (with derating applied) (MET)                                                                     9.4366 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7780 



  Startpoint: la_data_in[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[171]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[43] (in)                                                          6.4903                     3.6825 &  25.6825 r
  la_data_in[43] (net)                                   2   0.2252 
  mprj/la_data_in[43] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.6825 r
  mprj/la_data_in[43] (net) 
  mprj/i_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1333   6.4929   1.0500   0.4614   0.5608 &  26.2433 r
  mprj/i_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2864   1.0500            0.3262 &  26.5695 r
  mprj/buf_i[171] (net)                                  2   0.0286 
  mprj/i_FF[171]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0946   0.2864   1.0500   0.0367   0.0392 &  26.6086 r
  data arrival time                                                                                                 26.6086

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8661   0.9500   0.0000   1.2281 &  36.2961 r
  clock reconvergence pessimism                                                                           0.0000    36.2961
  clock uncertainty                                                                                      -0.1000    36.1961
  library setup time                                                                    1.0000           -0.1482    36.0478
  data required time                                                                                                36.0478
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0478
  data arrival time                                                                                                -26.6086
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4392

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3315 
  total derate : arrival time                                                                            -0.0441 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3756 

  slack (with derating applied) (MET)                                                                     9.4392 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8148 



  Startpoint: la_oenb[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[108]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[44] (in)                                                             6.3353                     3.5990 &  25.5990 r
  la_oenb[44] (net)                                      2   0.2200 
  mprj/la_oenb[44] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.5990 r
  mprj/la_oenb[44] (net) 
  mprj/i_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4141   6.3374   1.0500   0.5425   0.6407 &  26.2397 r
  mprj/i_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3003   1.0500            0.3474 &  26.5872 r
  mprj/buf_i[108] (net)                                  2   0.0341 
  mprj/i_FF[108]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0677   0.3003   1.0500   0.0264   0.0285 &  26.6156 r
  data arrival time                                                                                                 26.6156

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   0.9500   0.0000   1.2507 &  36.3186 r
  clock reconvergence pessimism                                                                           0.0000    36.3186
  clock uncertainty                                                                                      -0.1000    36.2186
  library setup time                                                                    1.0000           -0.1498    36.0689
  data required time                                                                                                36.0689
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0689
  data arrival time                                                                                                -26.6156
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4532

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3326 
  total derate : arrival time                                                                            -0.0484 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3810 

  slack (with derating applied) (MET)                                                                     9.4532 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8343 



  Startpoint: wbs_dat_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[18]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[18] (in)                                                           5.9643                     3.3830 &  25.3830 r
  wbs_dat_i[18] (net)                                    2   0.2068 
  mprj/wbs_dat_i[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.3830 r
  mprj/wbs_dat_i[18] (net) 
  mprj/i_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.4196   5.9665   1.0500   0.1594   0.2377 &  25.6206 r
  mprj/i_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2317   1.0500            0.3066 &  25.9273 r
  mprj/buf_i[18] (net)                                   2   0.0127 
  mprj/i_FF[18]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0591   0.2317   1.0500   0.0240   0.0253 &  25.9526 r
  data arrival time                                                                                                 25.9526

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7988   0.9500   0.0000   0.6534 &  35.7213 r
  clock reconvergence pessimism                                                                           0.0000    35.7213
  clock uncertainty                                                                                      -0.1000    35.6213
  library setup time                                                                    1.0000           -0.1421    35.4792
  data required time                                                                                                35.4792
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4792
  data arrival time                                                                                                -25.9526
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5266

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3012 
  total derate : arrival time                                                                            -0.0271 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3283 

  slack (with derating applied) (MET)                                                                     9.5266 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8549 



  Startpoint: la_oenb[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[123]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[59] (in)                                                             6.0351                     3.4237 &  25.4237 r
  la_oenb[59] (net)                                      2   0.2093 
  mprj/la_oenb[59] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.4237 r
  mprj/la_oenb[59] (net) 
  mprj/i_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6007   6.0373   1.0500   0.2351   0.3188 &  25.7425 r
  mprj/i_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4231   1.0500            0.4604 &  26.2029 r
  mprj/buf_i[123] (net)                                  2   0.0749 
  mprj/i_FF[123]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.4019   0.4233   1.0500   0.1700   0.1830 &  26.3858 r
  data arrival time                                                                                                 26.3858

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8709   0.9500   0.0000   1.1263 &  36.1942 r
  clock reconvergence pessimism                                                                           0.0000    36.1942
  clock uncertainty                                                                                      -0.1000    36.0942
  library setup time                                                                    1.0000           -0.1610    35.9333
  data required time                                                                                                35.9333
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9333
  data arrival time                                                                                                -26.3858
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5474

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3261 
  total derate : arrival time                                                                            -0.0458 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3719 

  slack (with derating applied) (MET)                                                                     9.5474 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9193 



  Startpoint: la_data_in[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[135]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[7] (in)                                                           5.6908                     3.2330 &  25.2330 r
  la_data_in[7] (net)                                    2   0.1975 
  mprj/la_data_in[7] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.2330 r
  mprj/la_data_in[7] (net) 
  mprj/i_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4520   5.6924   1.0500   0.5923   0.6799 &  25.9129 r
  mprj/i_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2099   1.0500            0.3010 &  26.2139 r
  mprj/buf_i[135] (net)                                  1   0.0074 
  mprj/i_FF[135]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2099   1.0500   0.0000   0.0001 &  26.2140 r
  data arrival time                                                                                                 26.2140

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8879   0.9500   0.0000   0.9698 &  36.0378 r
  clock reconvergence pessimism                                                                           0.0000    36.0378
  clock uncertainty                                                                                      -0.1000    35.9378
  library setup time                                                                    1.0000           -0.1378    35.8000
  data required time                                                                                                35.8000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8000
  data arrival time                                                                                                -26.2140
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5860

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3179 
  total derate : arrival time                                                                            -0.0467 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3646 

  slack (with derating applied) (MET)                                                                     9.5860 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9505 



  Startpoint: la_data_in[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[168]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[40] (in)                                                          6.0610                     3.4411 &  25.4411 r
  la_data_in[40] (net)                                   2   0.2103 
  mprj/la_data_in[40] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.4411 r
  mprj/la_data_in[40] (net) 
  mprj/i_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2554   6.0631   1.0500   0.5097   0.6019 &  26.0429 r
  mprj/i_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2451   1.0500            0.3137 &  26.3567 r
  mprj/buf_i[168] (net)                                  2   0.0165 
  mprj/i_FF[168]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1500   0.2451   1.0500   0.0612   0.0644 &  26.4211 r
  data arrival time                                                                                                 26.4211

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8654   0.9500   0.0000   1.2290 &  36.2970 r
  clock reconvergence pessimism                                                                           0.0000    36.2970
  clock uncertainty                                                                                      -0.1000    36.1970
  library setup time                                                                    1.0000           -0.1444    36.0526
  data required time                                                                                                36.0526
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0526
  data arrival time                                                                                                -26.4211
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6315

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3315 
  total derate : arrival time                                                                            -0.0467 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3782 

  slack (with derating applied) (MET)                                                                     9.6315 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0096 



  Startpoint: la_data_in[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[139]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[11] (in)                                                          5.5076                     3.1282 &  25.1282 r
  la_data_in[11] (net)                                   2   0.1910 
  mprj/la_data_in[11] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.1282 r
  mprj/la_data_in[11] (net) 
  mprj/i_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6116   5.5092   1.0500   0.6154   0.7014 &  25.8296 r
  mprj/i_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2279   1.0500            0.3299 &  26.1595 r
  mprj/buf_i[139] (net)                                  2   0.0134 
  mprj/i_FF[139]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2279   1.0500   0.0000   0.0002 &  26.1597 r
  data arrival time                                                                                                 26.1597

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8884   0.9500   0.0000   0.9910 &  36.0589 r
  clock reconvergence pessimism                                                                           0.0000    36.0589
  clock uncertainty                                                                                      -0.1000    35.9589
  library setup time                                                                    1.0000           -0.1418    35.8172
  data required time                                                                                                35.8172
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8172
  data arrival time                                                                                                -26.1597
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6575

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3190 
  total derate : arrival time                                                                            -0.0491 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3681 

  slack (with derating applied) (MET)                                                                     9.6575 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0256 



  Startpoint: la_oenb[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[110]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[46] (in)                                                             5.9787                     3.3911 &  25.3911 r
  la_oenb[46] (net)                                      2   0.2073 
  mprj/la_oenb[46] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.3911 r
  mprj/la_oenb[46] (net) 
  mprj/i_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6484   5.9809   1.0500   0.2553   0.3381 &  25.7291 r
  mprj/i_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3442   1.0500            0.4059 &  26.1350 r
  mprj/buf_i[110] (net)                                  2   0.0507 
  mprj/i_FF[110]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2764   0.3442   1.0500   0.1123   0.1191 &  26.2541 r
  data arrival time                                                                                                 26.2541

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8845   0.9500   0.0000   1.1020 &  36.1700 r
  clock reconvergence pessimism                                                                           0.0000    36.1700
  clock uncertainty                                                                                      -0.1000    36.0700
  library setup time                                                                    1.0000           -0.1537    35.9163
  data required time                                                                                                35.9163
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9163
  data arrival time                                                                                                -26.2541
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6622

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3248 
  total derate : arrival time                                                                            -0.0411 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3659 

  slack (with derating applied) (MET)                                                                     9.6622 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0281 



  Startpoint: la_oenb[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[114]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[50] (in)                                                             6.0595                     3.4385 &  25.4385 r
  la_oenb[50] (net)                                      2   0.2102 
  mprj/la_oenb[50] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.4385 r
  mprj/la_oenb[50] (net) 
  mprj/i_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1904   6.0615   1.0500   0.4824   0.5766 &  26.0151 r
  mprj/i_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2762   1.0500            0.3414 &  26.3565 r
  mprj/buf_i[114] (net)                                  2   0.0271 
  mprj/i_FF[114]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0321   0.2762   1.0500   0.0127   0.0139 &  26.3704 r
  data arrival time                                                                                                 26.3704

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8676   0.9500   0.0000   1.2261 &  36.2940 r
  clock reconvergence pessimism                                                                           0.0000    36.2940
  clock uncertainty                                                                                      -0.1000    36.1940
  library setup time                                                                    1.0000           -0.1473    36.0467
  data required time                                                                                                36.0467
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0467
  data arrival time                                                                                                -26.3704
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6764

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3313 
  total derate : arrival time                                                                            -0.0444 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3757 

  slack (with derating applied) (MET)                                                                     9.6763 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0521 



  Startpoint: la_data_in[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[133]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[5] (in)                                                           5.5485                     3.1514 &  25.1514 r
  la_data_in[5] (net)                                    2   0.1925 
  mprj/la_data_in[5] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.1514 r
  mprj/la_data_in[5] (net) 
  mprj/i_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0141   5.5501   1.0500   0.4099   0.4873 &  25.6387 r
  mprj/i_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2041   1.0500            0.3036 &  25.9423 r
  mprj/buf_i[133] (net)                                  1   0.0063 
  mprj/i_FF[133]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2041   1.0500   0.0000   0.0000 &  25.9423 r
  data arrival time                                                                                                 25.9423

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8456   0.9500   0.0000   0.7905 &  35.8584 r
  clock reconvergence pessimism                                                                           0.0000    35.8584
  clock uncertainty                                                                                      -0.1000    35.7584
  library setup time                                                                    1.0000           -0.1363    35.6221
  data required time                                                                                                35.6221
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6221
  data arrival time                                                                                                -25.9423
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6798

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3084 
  total derate : arrival time                                                                            -0.0377 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3461 

  slack (with derating applied) (MET)                                                                     9.6798 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0259 



  Startpoint: la_data_in[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[154]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[26] (in)                                                          5.9983                     3.4057 &  25.4057 r
  la_data_in[26] (net)                                   2   0.2082 
  mprj/la_data_in[26] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.4057 r
  mprj/la_data_in[26] (net) 
  mprj/i_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2126   6.0003   1.0500   0.4814   0.5708 &  25.9765 r
  mprj/i_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2083   1.0500            0.2810 &  26.2574 r
  mprj/buf_i[154] (net)                                  1   0.0058 
  mprj/i_FF[154]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0304   0.2083   1.0500   0.0122   0.0128 &  26.2703 r
  data arrival time                                                                                                 26.2703

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8770   0.9500   0.0000   1.1200 &  36.1879 r
  clock reconvergence pessimism                                                                           0.0000    36.1879
  clock uncertainty                                                                                      -0.1000    36.0879
  library setup time                                                                    1.0000           -0.1374    35.9505
  data required time                                                                                                35.9505
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9505
  data arrival time                                                                                                -26.2703
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6803

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3258 
  total derate : arrival time                                                                            -0.0412 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3669 

  slack (with derating applied) (MET)                                                                     9.6803 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0472 



  Startpoint: la_data_in[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[189]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[61] (in)                                                          6.2493                     3.5434 &  25.5434 r
  la_data_in[61] (net)                                   2   0.2167 
  mprj/la_data_in[61] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.5434 r
  mprj/la_data_in[61] (net) 
  mprj/i_BUF[189]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6091   6.2517   1.0500   0.2381   0.3278 &  25.8712 r
  mprj/i_BUF[189]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3414   1.0500            0.3860 &  26.2573 r
  mprj/buf_i[189] (net)                                  2   0.0476 
  mprj/i_FF[189]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3415   1.0500   0.0000   0.0029 &  26.2602 r
  data arrival time                                                                                                 26.2602

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[189]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8707   0.9500   0.0000   1.1265 &  36.1944 r
  clock reconvergence pessimism                                                                           0.0000    36.1944
  clock uncertainty                                                                                      -0.1000    36.0944
  library setup time                                                                    1.0000           -0.1534    35.9410
  data required time                                                                                                35.9410
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9410
  data arrival time                                                                                                -26.2602
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6808

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3261 
  total derate : arrival time                                                                            -0.0341 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3602 

  slack (with derating applied) (MET)                                                                     9.6808 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0411 



  Startpoint: la_oenb[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[81]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[17] (in)                                                             5.7009                     3.2460 &  25.2460 r
  la_oenb[17] (net)                                      2   0.1981 
  mprj/la_oenb[17] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.2460 r
  mprj/la_oenb[17] (net) 
  mprj/i_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2422   5.7020   1.0500   0.5051   0.5807 &  25.8267 r
  mprj/i_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2148   1.0500            0.3053 &  26.1320 r
  mprj/buf_i[81] (net)                                   2   0.0088 
  mprj/i_FF[81]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0085   0.2148   1.0500   0.0032   0.0035 &  26.1355 r
  data arrival time                                                                                                 26.1355

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8886   0.9500   0.0000   0.9902 &  36.0581 r
  clock reconvergence pessimism                                                                           0.0000    36.0581
  clock uncertainty                                                                                      -0.1000    35.9581
  library setup time                                                                    1.0000           -0.1389    35.8192
  data required time                                                                                                35.8192
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8192
  data arrival time                                                                                                -26.1355
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6837

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3189 
  total derate : arrival time                                                                            -0.0424 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3613 

  slack (with derating applied) (MET)                                                                     9.6837 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0450 



  Startpoint: la_oenb[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[117]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[53] (in)                                                             5.9641                     3.3840 &  25.3840 r
  la_oenb[53] (net)                                      2   0.2069 
  mprj/la_oenb[53] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.3840 r
  mprj/la_oenb[53] (net) 
  mprj/i_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6429   5.9662   1.0500   0.2572   0.3392 &  25.7232 r
  mprj/i_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3476   1.0500            0.4097 &  26.1330 r
  mprj/buf_i[117] (net)                                  2   0.0520 
  mprj/i_FF[117]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1486   0.3476   1.0500   0.0607   0.0651 &  26.1981 r
  data arrival time                                                                                                 26.1981

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8848   0.9500   0.0000   1.1018 &  36.1697 r
  clock reconvergence pessimism                                                                           0.0000    36.1697
  clock uncertainty                                                                                      -0.1000    36.0697
  library setup time                                                                    1.0000           -0.1540    35.9157
  data required time                                                                                                35.9157
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9157
  data arrival time                                                                                                -26.1981
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7176

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3248 
  total derate : arrival time                                                                            -0.0388 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3636 

  slack (with derating applied) (MET)                                                                     9.7176 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0812 



  Startpoint: la_oenb[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[118]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[54] (in)                                                             6.0434                     3.4259 &  25.4259 r
  la_oenb[54] (net)                                      2   0.2095 
  mprj/la_oenb[54] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.4259 r
  mprj/la_oenb[54] (net) 
  mprj/i_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6691   6.0457   1.0500   0.2638   0.3507 &  25.7766 r
  mprj/i_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3169   1.0500            0.3783 &  26.1549 r
  mprj/buf_i[118] (net)                                  2   0.0411 
  mprj/i_FF[118]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0885   0.3169   1.0500   0.0344   0.0372 &  26.1921 r
  data arrival time                                                                                                 26.1921

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8862   0.9500   0.0000   1.1004 &  36.1683 r
  clock reconvergence pessimism                                                                           0.0000    36.1683
  clock uncertainty                                                                                      -0.1000    36.0683
  library setup time                                                                    1.0000           -0.1512    35.9171
  data required time                                                                                                35.9171
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9171
  data arrival time                                                                                                -26.1921
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7250

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3247 
  total derate : arrival time                                                                            -0.0365 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3612 

  slack (with derating applied) (MET)                                                                     9.7250 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0862 



  Startpoint: la_oenb[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[104]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[40] (in)                                                             5.9876                     3.4005 &  25.4005 r
  la_oenb[40] (net)                                      2   0.2078 
  mprj/la_oenb[40] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.4005 r
  mprj/la_oenb[40] (net) 
  mprj/i_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2293   5.9896   1.0500   0.4989   0.5884 &  25.9889 r
  mprj/i_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2220   1.0500            0.2954 &  26.2843 r
  mprj/buf_i[104] (net)                                  2   0.0098 
  mprj/i_FF[104]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0292   0.2220   1.0500   0.0116   0.0123 &  26.2966 r
  data arrival time                                                                                                 26.2966

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8654   0.9500   0.0000   1.2291 &  36.2970 r
  clock reconvergence pessimism                                                                           0.0000    36.2970
  clock uncertainty                                                                                      -0.1000    36.1970
  library setup time                                                                    1.0000           -0.1403    36.0567
  data required time                                                                                                36.0567
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0567
  data arrival time                                                                                                -26.2966
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7600

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3315 
  total derate : arrival time                                                                            -0.0427 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3742 

  slack (with derating applied) (MET)                                                                     9.7600 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1342 



  Startpoint: la_data_in[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[185]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[57] (in)                                                          6.0753                     3.4473 &  25.4473 r
  la_data_in[57] (net)                                   2   0.2108 
  mprj/la_data_in[57] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.4473 r
  mprj/la_data_in[57] (net) 
  mprj/i_BUF[185]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5495   6.0775   1.0500   0.2135   0.2963 &  25.7435 r
  mprj/i_BUF[185]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3256   1.0500            0.3843 &  26.1279 r
  mprj/buf_i[185] (net)                                  2   0.0440 
  mprj/i_FF[185]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3256   1.0500   0.0000   0.0014 &  26.1292 r
  data arrival time                                                                                                 26.1292

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[185]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8899   0.9500   0.0000   1.0828 &  36.1507 r
  clock reconvergence pessimism                                                                           0.0000    36.1507
  clock uncertainty                                                                                      -0.1000    36.0507
  library setup time                                                                    1.0000           -0.1520    35.8987
  data required time                                                                                                35.8987
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8987
  data arrival time                                                                                                -26.1292
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7695

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3238 
  total derate : arrival time                                                                            -0.0325 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3563 

  slack (with derating applied) (MET)                                                                     9.7695 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1258 



  Startpoint: la_oenb[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[67]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[3] (in)                                                              5.3706                     3.0541 &  25.0541 r
  la_oenb[3] (net)                                       2   0.1864 
  mprj/la_oenb[3] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.0541 r
  mprj/la_oenb[3] (net) 
  mprj/i_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3772   5.3718   1.0500   0.5617   0.6409 &  25.6951 r
  mprj/i_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2038   1.0500            0.3139 &  26.0090 r
  mprj/buf_i[67] (net)                                   1   0.0069 
  mprj/i_FF[67]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2038   1.0500   0.0000   0.0001 &  26.0090 r
  data arrival time                                                                                                 26.0090

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8882   0.9500   0.0000   0.9915 &  36.0595 r
  clock reconvergence pessimism                                                                           0.0000    36.0595
  clock uncertainty                                                                                      -0.1000    35.9595
  library setup time                                                                    1.0000           -0.1365    35.8230
  data required time                                                                                                35.8230
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8230
  data arrival time                                                                                                -26.0090
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8139

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3190 
  total derate : arrival time                                                                            -0.0455 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3645 

  slack (with derating applied) (MET)                                                                     9.8139 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1784 



  Startpoint: la_data_in[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[179]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[51] (in)                                                          6.0534                     3.4350 &  25.4350 r
  la_data_in[51] (net)                                   2   0.2100 
  mprj/la_data_in[51] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.4350 r
  mprj/la_data_in[51] (net) 
  mprj/i_BUF[179]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6298   6.0556   1.0500   0.2473   0.3308 &  25.7658 r
  mprj/i_BUF[179]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3108   1.0500            0.3723 &  26.1381 r
  mprj/buf_i[179] (net)                                  2   0.0389 
  mprj/i_FF[179]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1743   0.3108   1.0500   0.0711   0.0753 &  26.2134 r
  data arrival time                                                                                                 26.2134

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[179]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8681   0.9500   0.0000   1.2254 &  36.2934 r
  clock reconvergence pessimism                                                                           0.0000    36.2934
  clock uncertainty                                                                                      -0.1000    36.1934
  library setup time                                                                    1.0000           -0.1505    36.0428
  data required time                                                                                                36.0428
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0428
  data arrival time                                                                                                -26.2134
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8294

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3313 
  total derate : arrival time                                                                            -0.0371 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3684 

  slack (with derating applied) (MET)                                                                     9.8294 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1978 



  Startpoint: la_data_in[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[187]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[59] (in)                                                          5.9411                     3.3715 &  25.3715 r
  la_data_in[59] (net)                                   2   0.2061 
  mprj/la_data_in[59] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.3715 r
  mprj/la_data_in[59] (net) 
  mprj/i_BUF[187]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   5.9432   1.0500   0.0000   0.0696 &  25.4411 r
  mprj/i_BUF[187]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3951   1.0500            0.4464 &  25.8875 r
  mprj/buf_i[187] (net)                                  2   0.0666 
  mprj/i_FF[187]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2692   0.3952   1.0500   0.1067   0.1158 &  26.0033 r
  data arrival time                                                                                                 26.0033

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[187]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8884   0.9500   0.0000   1.0916 &  36.1595 r
  clock reconvergence pessimism                                                                           0.0000    36.1595
  clock uncertainty                                                                                      -0.1000    36.0595
  library setup time                                                                    1.0000           -0.1584    35.9011
  data required time                                                                                                35.9011
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9011
  data arrival time                                                                                                -26.0033
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8978

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3243 
  total derate : arrival time                                                                            -0.0301 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3544 

  slack (with derating applied) (MET)                                                                     9.8978 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2521 



  Startpoint: io_in[24] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[216]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[24] (in)                                                               6.0624                     3.4381 &  25.4381 r
  io_in[24] (net)                                        2   0.2102 
  mprj/io_in[24] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.4381 r
  mprj/io_in[24] (net) 
  mprj/i_BUF[216]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3716   6.0648   1.0500   0.1403   0.2212 &  25.6593 r
  mprj/i_BUF[216]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3058   1.0500            0.3674 &  26.0267 r
  mprj/buf_i[216] (net)                                  2   0.0372 
  mprj/i_FF[216]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0107   0.3058   1.0500   0.0042   0.0054 &  26.0321 r
  data arrival time                                                                                                 26.0321

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[216]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8830   0.9500   0.0000   1.1271 &  36.1951 r
  clock reconvergence pessimism                                                                           0.0000    36.1951
  clock uncertainty                                                                                      -0.1000    36.0951
  library setup time                                                                    1.0000           -0.1501    35.9449
  data required time                                                                                                35.9449
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9449
  data arrival time                                                                                                -26.0321
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9128

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3261 
  total derate : arrival time                                                                            -0.0283 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3544 

  slack (with derating applied) (MET)                                                                     9.9128 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2672 



  Startpoint: la_oenb[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[102]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[38] (in)                                                             5.7106                     3.2431 &  25.2431 r
  la_oenb[38] (net)                                      2   0.1981 
  mprj/la_oenb[38] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.2431 r
  mprj/la_oenb[38] (net) 
  mprj/i_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0595   5.7124   1.0500   0.4285   0.5099 &  25.7530 r
  mprj/i_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2316   1.0500            0.3216 &  26.0746 r
  mprj/buf_i[102] (net)                                  2   0.0137 
  mprj/i_FF[102]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0511   0.2316   1.0500   0.0208   0.0220 &  26.0965 r
  data arrival time                                                                                                 26.0965

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   0.9500   0.0000   1.2352 &  36.3032 r
  clock reconvergence pessimism                                                                           0.0000    36.3032
  clock uncertainty                                                                                      -0.1000    36.2032
  library setup time                                                                    1.0000           -0.1427    36.0605
  data required time                                                                                                36.0605
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0605
  data arrival time                                                                                                -26.0965
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9640

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3318 
  total derate : arrival time                                                                            -0.0406 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3725 

  slack (with derating applied) (MET)                                                                     9.9640 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3364 



  Startpoint: la_oenb[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[116]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[52] (in)                                                             6.0469                     3.4339 &  25.4339 r
  la_oenb[52] (net)                                      2   0.2099 
  mprj/la_oenb[52] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.4339 r
  mprj/la_oenb[52] (net) 
  mprj/i_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3307   6.0488   1.0500   0.1248   0.1986 &  25.6324 r
  mprj/i_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3324   1.0500            0.3918 &  26.0242 r
  mprj/buf_i[116] (net)                                  2   0.0464 
  mprj/i_FF[116]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1583   0.3324   1.0500   0.0648   0.0692 &  26.0934 r
  data arrival time                                                                                                 26.0934

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   0.9500   0.0000   1.2513 &  36.3192 r
  clock reconvergence pessimism                                                                           0.0000    36.3192
  clock uncertainty                                                                                      -0.1000    36.2192
  library setup time                                                                    1.0000           -0.1527    36.0665
  data required time                                                                                                36.0665
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0665
  data arrival time                                                                                                -26.0934
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9730

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3327 
  total derate : arrival time                                                                            -0.0314 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3641 

  slack (with derating applied) (MET)                                                                     9.9730 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3371 



  Startpoint: la_data_in[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[165]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[37] (in)                                                          5.6455                     3.2057 &  25.2057 r
  la_data_in[37] (net)                                   2   0.1958 
  mprj/la_data_in[37] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.2057 r
  mprj/la_data_in[37] (net) 
  mprj/i_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1540   5.6473   1.0500   0.4683   0.5505 &  25.7562 r
  mprj/i_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2210   1.0500            0.3147 &  26.0709 r
  mprj/buf_i[165] (net)                                  2   0.0108 
  mprj/i_FF[165]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0159   0.2210   1.0500   0.0061   0.0065 &  26.0774 r
  data arrival time                                                                                                 26.0774

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1522   0.9500  -0.0007   0.0705 &  30.0705 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   0.9500            4.9974 &  35.0679 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   0.9500   0.0000   1.2384 &  36.3064 r
  clock reconvergence pessimism                                                                           0.0000    36.3064
  clock uncertainty                                                                                      -0.1000    36.2064
  library setup time                                                                    1.0000           -0.1403    36.0660
  data required time                                                                                                36.0660
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0660
  data arrival time                                                                                                -26.0774
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9886

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3320 
  total derate : arrival time                                                                            -0.0415 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3735 

  slack (with derating applied) (MET)                                                                     9.9886 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3621 



1
