{"Source Block": ["oh/common/hdl/oh_oddr.v@22:32@HdlIdDef", "   //# BODY\n   //#########################################################\n\n   reg [DW-1:0]    q1;   \n   reg [DW-1:0]    q2;\n   reg [DW-1:0]    q2_reg;\n   \n   //Generate different logic based on parameters\n   always @ (posedge clk)\n     q1[DW-1:0] <= din1[DW-1:0];\n\n"], "Clone Blocks": [["oh/common/hdl/oh_oddr.v@21:31", "   //#########################################################\n   //# BODY\n   //#########################################################\n\n   reg [DW-1:0]    q1;   \n   reg [DW-1:0]    q2;\n   reg [DW-1:0]    q2_reg;\n   \n   //Generate different logic based on parameters\n   always @ (posedge clk)\n     q1[DW-1:0] <= din1[DW-1:0];\n"]], "Diff Content": {"Delete": [[27, "   reg [DW-1:0]    q2_reg;\n"]], "Add": [[27, "   reg [DW-1:0]    q1_sl;   \n"], [27, "   reg [DW-1:0]    q2_sl;\n"], [27, "   reg [DW-1:0]    q2_sh;\n"]]}}