Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Dec 12 13:54:26 2024
| Host         : Amn-Naqvi running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file start_screen_control_sets_placed.rpt
| Design       : start_screen
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               9 |            6 |
| No           | Yes                   | No                     |              10 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              35 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+--------------------------+--------------------------------------+------------------+----------------+--------------+
|       Clock Signal      |       Enable Signal      |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+--------------------------+--------------------------------------+------------------+----------------+--------------+
|  h_count_reg[9]_i_3_n_0 |                          |                                      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG          |                          |                                      |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG          |                          | reset_IBUF                           |                6 |              9 |         1.50 |
|  h_count_reg[9]_i_3_n_0 |                          | horizontalCounter/h_count[9]_i_1_n_0 |                3 |             10 |         3.33 |
|  h_count_reg[9]_i_3_n_0 | horizontalCounter/trig_v | verticalCounter/v_count[9]_i_1_n_0   |               15 |             35 |         2.33 |
+-------------------------+--------------------------+--------------------------------------+------------------+----------------+--------------+


