OpenROAD 41a51eaf4ca2171c92ff38afb91eb37bbd3f36da 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/rgb_mixer/runs/RUN_2025.04.30_22.45.00/tmp/routing/22-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/aanuoluwa/asic_tools/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/designs/rgb_mixer/runs/RUN_2025.04.30_22.45.00/tmp/17-rgb_mixer.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   rgb_mixer
Die area:                 ( 0 0 ) ( 117040 127760 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1560
Number of terminals:      13
Number of snets:          2
Number of nets:           656

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 155.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 22754.
[INFO DRT-0033] mcon shape region query size = 17800.
[INFO DRT-0033] met1 shape region query size = 4803.
[INFO DRT-0033] via shape region query size = 780.
[INFO DRT-0033] met2 shape region query size = 474.
[INFO DRT-0033] via2 shape region query size = 624.
[INFO DRT-0033] met3 shape region query size = 473.
[INFO DRT-0033] via3 shape region query size = 624.
[INFO DRT-0033] met4 shape region query size = 204.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0078]   Complete 516 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 137 unique inst patterns.
[INFO DRT-0084]   Complete 348 groups.
#scanned instances     = 1560
#unique  instances     = 155
#stdCellGenAp          = 3922
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 3145
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 2015
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:33, elapsed time = 00:00:16, memory = 120.50 (MB), peak = 120.50 (MB)

Number of guides:     3691

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 16 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 18 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1469.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 977.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 442.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 5.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1911 vertical wires in 1 frboxes and 982 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 136 vertical wires in 1 frboxes and 270 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 126.91 (MB), peak = 132.74 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 126.91 (MB), peak = 132.74 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 158.16 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 170.27 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 171.10 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:01, memory = 164.50 (MB).
    Completing 50% with 40 violations.
    elapsed time = 00:00:02, memory = 181.54 (MB).
    Completing 60% with 40 violations.
    elapsed time = 00:00:03, memory = 176.16 (MB).
    Completing 70% with 90 violations.
    elapsed time = 00:00:04, memory = 181.25 (MB).
    Completing 80% with 90 violations.
    elapsed time = 00:00:07, memory = 183.93 (MB).
    Completing 90% with 157 violations.
    elapsed time = 00:00:10, memory = 189.94 (MB).
    Completing 100% with 193 violations.
    elapsed time = 00:00:10, memory = 189.94 (MB).
[INFO DRT-0199]   Number of violations = 327.
Viol/Layer         li1   mcon   met1   met2   met3
Cut Spacing          0      2      0      0      0
Metal Spacing        6      0     64     15      0
Recheck              0      0     95     38      1
Short                0      0    101      5      0
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:11, memory = 504.97 (MB), peak = 504.97 (MB)
Total wire length = 9972 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5523 um.
Total wire length on LAYER met2 = 4368 um.
Total wire length on LAYER met3 = 81 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3851.
Up-via summary (total 3851):.

-----------------------
 FR_MASTERSLICE       0
            li1    2018
           met1    1819
           met2      14
           met3       0
           met4       0
-----------------------
                   3851


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 327 violations.
    elapsed time = 00:00:00, memory = 505.12 (MB).
    Completing 20% with 327 violations.
    elapsed time = 00:00:00, memory = 506.66 (MB).
    Completing 30% with 327 violations.
    elapsed time = 00:00:00, memory = 513.06 (MB).
    Completing 40% with 327 violations.
    elapsed time = 00:00:01, memory = 513.32 (MB).
    Completing 50% with 279 violations.
    elapsed time = 00:00:01, memory = 524.56 (MB).
    Completing 60% with 279 violations.
    elapsed time = 00:00:02, memory = 524.56 (MB).
    Completing 70% with 230 violations.
    elapsed time = 00:00:03, memory = 521.27 (MB).
    Completing 80% with 230 violations.
    elapsed time = 00:00:04, memory = 521.27 (MB).
    Completing 90% with 148 violations.
    elapsed time = 00:00:07, memory = 488.09 (MB).
    Completing 100% with 73 violations.
    elapsed time = 00:00:07, memory = 488.09 (MB).
[INFO DRT-0199]   Number of violations = 89.
Viol/Layer        met1   met2   met3
Metal Spacing       20      4      0
Recheck              0      0     16
Short               49      0      0
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:07, memory = 488.86 (MB), peak = 524.66 (MB)
Total wire length = 9847 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5532 um.
Total wire length on LAYER met2 = 4257 um.
Total wire length on LAYER met3 = 57 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3842.
Up-via summary (total 3842):.

-----------------------
 FR_MASTERSLICE       0
            li1    2015
           met1    1814
           met2      13
           met3       0
           met4       0
-----------------------
                   3842


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 89 violations.
    elapsed time = 00:00:00, memory = 488.88 (MB).
    Completing 20% with 89 violations.
    elapsed time = 00:00:00, memory = 488.88 (MB).
    Completing 30% with 89 violations.
    elapsed time = 00:00:03, memory = 488.92 (MB).
    Completing 40% with 103 violations.
    elapsed time = 00:00:03, memory = 488.92 (MB).
    Completing 50% with 103 violations.
    elapsed time = 00:00:03, memory = 488.92 (MB).
    Completing 60% with 103 violations.
    elapsed time = 00:00:04, memory = 488.92 (MB).
    Completing 70% with 93 violations.
    elapsed time = 00:00:04, memory = 488.92 (MB).
    Completing 80% with 93 violations.
    elapsed time = 00:00:08, memory = 527.80 (MB).
    Completing 90% with 80 violations.
    elapsed time = 00:00:08, memory = 491.62 (MB).
    Completing 100% with 79 violations.
    elapsed time = 00:00:12, memory = 491.79 (MB).
[INFO DRT-0199]   Number of violations = 79.
Viol/Layer        met1   met2
Metal Spacing       16      7
Short               55      1
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:12, memory = 491.79 (MB), peak = 541.88 (MB)
Total wire length = 9725 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5478 um.
Total wire length on LAYER met2 = 4194 um.
Total wire length on LAYER met3 = 52 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3804.
Up-via summary (total 3804):.

-----------------------
 FR_MASTERSLICE       0
            li1    2015
           met1    1781
           met2       8
           met3       0
           met4       0
-----------------------
                   3804


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 79 violations.
    elapsed time = 00:00:00, memory = 503.12 (MB).
    Completing 20% with 79 violations.
    elapsed time = 00:00:00, memory = 503.19 (MB).
    Completing 30% with 79 violations.
    elapsed time = 00:00:00, memory = 503.19 (MB).
    Completing 40% with 79 violations.
    elapsed time = 00:00:00, memory = 503.19 (MB).
    Completing 50% with 68 violations.
    elapsed time = 00:00:00, memory = 504.73 (MB).
    Completing 60% with 68 violations.
    elapsed time = 00:00:01, memory = 504.94 (MB).
    Completing 70% with 57 violations.
    elapsed time = 00:00:01, memory = 504.94 (MB).
    Completing 80% with 57 violations.
    elapsed time = 00:00:02, memory = 504.95 (MB).
    Completing 90% with 26 violations.
    elapsed time = 00:00:04, memory = 504.95 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:04, memory = 504.95 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:04, memory = 504.95 (MB), peak = 541.88 (MB)
Total wire length = 9751 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5357 um.
Total wire length on LAYER met2 = 4259 um.
Total wire length on LAYER met3 = 134 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3860.
Up-via summary (total 3860):.

-----------------------
 FR_MASTERSLICE       0
            li1    2015
           met1    1816
           met2      29
           met3       0
           met4       0
-----------------------
                   3860


[INFO DRT-0198] Complete detail routing.
Total wire length = 9751 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5357 um.
Total wire length on LAYER met2 = 4259 um.
Total wire length on LAYER met3 = 134 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3860.
Up-via summary (total 3860):.

-----------------------
 FR_MASTERSLICE       0
            li1    2015
           met1    1816
           met2      29
           met3       0
           met4       0
-----------------------
                   3860


[INFO DRT-0267] cpu time = 00:00:42, elapsed time = 00:00:36, memory = 504.95 (MB), peak = 541.88 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/rgb_mixer/runs/RUN_2025.04.30_22.45.00/results/routing/rgb_mixer.odb'…
Writing netlist to '/openlane/designs/rgb_mixer/runs/RUN_2025.04.30_22.45.00/results/routing/rgb_mixer.nl.v'…
Writing powered netlist to '/openlane/designs/rgb_mixer/runs/RUN_2025.04.30_22.45.00/results/routing/rgb_mixer.pnl.v'…
Writing layout to '/openlane/designs/rgb_mixer/runs/RUN_2025.04.30_22.45.00/results/routing/rgb_mixer.def'…
