Line 399: hCLP_SW_TT_hClpSwIsrPosUpdate: sw_tt_adjust_trace %d, hclp_sw_int_ofs %d, targetChipPosFromRtIsr %d
Line 428: HCLP_SW_TT_Regset[idx: %d][eq_ref_pos: %d][sce_eq_position_pack: 0x%x]
Line 530: AdjustRefPos, idx= %d, cnt = %d, prv_ref_pos=%d, new_ref_pos=%d, pos_diff=%d
Line 531: AdjustRefPos, cur_ref_cnt= %d, tmp_slot_boundary= %d, new_eq_init_pos= %d, adjust_val= %d, hclp_sw_int_ofs= %d, post_ref_cnt = %d
Line 581: hCLP_SW_TT_AdjustRefPosInit, idx= %d, adjust_ref_pos_flag= %d, eq_init_ref_pos= %d
Line 862: start : adjust_val %d
Line 927: idx %d, adjust_val %d, serving_offset %d, compensate_amount %d
Line 1030: idx %d, aux_idx %d, adjust_val_slot %d
Line 1037: idx0 %d, aux_idx %d, adjust_val_slot %d, p_sw_tt_controller->abs_adjust_val_frame %d, adjust_val_hw_val %d
Line 1038: idx2 %d, aux_idx %d, adjust_val_slot %d, p_sw_tt_controller->abs_adjust_val_frame %d, adjust_val_hw_val %d
Line 1441: hCLP_Eq_Pos_Check idx0 %d, eq_diff %d, ref_pos %d, sw_tt_adjust_trace %d, cur_diff_raw %d
Line 1442: hCLP_Eq_Pos_Check idx1 %d, eq_diff %d, ref_pos %d, sw_tt_adjust_trace %d, cur_diff_raw %d
Line 1443: hCLP_Eq_Pos_Check idx2 %d, eq_diff %d, ref_pos %d, sw_tt_adjust_trace %d, cur_diff_raw %d
Line 1444: hCLP_Eq_Pos_Check idx3 %d, eq_diff %d, ref_pos %d, sw_tt_adjust_trace %d, cur_diff_raw %d
Line 1665: hCLP_SW_TT_HIC_offset, idx = %d, i = %d, p_sw_tt_controller_nonserving->sw_tt_adjust_trace= %d, p_sw_tt_controller_serving->sw_tt_adjust_trace = %d, hic_cell_offset_con.hic_p0_cell_offset.reg = 0x%x
Line 710: stationary_flag %d, maximum_excess_10dB_iir %d
