#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr 26 21:15:05 2019
# Process ID: 9612
# Current directory: C:/Users/bixin/Desktop/CMPEN LAB 5/lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9104 C:\Users\bixin\Desktop\CMPEN LAB 5\lab5\lab5.xpr
# Log file: C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/vivado.log
# Journal file: C:/Users/bixin/Desktop/CMPEN LAB 5/lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 655.801 ; gain = 82.891
update_compile_order -fileset sources_1
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module multiplexer_short
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module idexe
INFO: [VRFC 10-311] analyzing module multiplexer_long
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module exemem
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module wmux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aefd8b0e319d4b5dbbfc164626abeec4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.ifid
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.multiplexer_short
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.idexe
Compiling module xil_defaultlib.multiplexer_long
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.exemem
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.wmux
Compiling module xil_defaultlib.lab5
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 743.191 ; gain = 30.789
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module multiplexer_short
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module idexe
INFO: [VRFC 10-311] analyzing module multiplexer_long
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module exemem
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module wmux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aefd8b0e319d4b5dbbfc164626abeec4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.ifid
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.multiplexer_short
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.idexe
Compiling module xil_defaultlib.multiplexer_long
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.exemem
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.wmux
Compiling module xil_defaultlib.lab5
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module multiplexer_short
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module idexe
INFO: [VRFC 10-311] analyzing module multiplexer_long
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module exemem
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module wmux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aefd8b0e319d4b5dbbfc164626abeec4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.ifid
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.multiplexer_short
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.idexe
Compiling module xil_defaultlib.multiplexer_long
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.exemem
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.wmux
Compiling module xil_defaultlib.lab5
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module multiplexer_short
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module idexe
INFO: [VRFC 10-311] analyzing module multiplexer_long
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module exemem
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module wmux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aefd8b0e319d4b5dbbfc164626abeec4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.ifid
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.multiplexer_short
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.idexe
Compiling module xil_defaultlib.multiplexer_long
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.exemem
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.wmux
Compiling module xil_defaultlib.lab5
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module multiplexer_short
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module idexe
INFO: [VRFC 10-311] analyzing module multiplexer_long
INFO: [VRFC 10-311] analyzing module ALU
ERROR: [VRFC 10-2934] 'r' is already declared [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:259]
ERROR: [VRFC 10-1412] syntax error near = [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:259]
ERROR: [VRFC 10-2934] 'r' is already declared [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:262]
ERROR: [VRFC 10-1412] syntax error near = [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:262]
ERROR: [VRFC 10-2967] 'b' is not a task [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:259]
ERROR: [VRFC 10-2967] 'b' is not a task [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:262]
ERROR: [VRFC 10-2865] module 'ALU' ignored due to previous errors [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:252]
INFO: [VRFC 10-311] analyzing module exemem
ERROR: [VRFC 10-2865] module 'exemem' ignored due to previous errors [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:267]
INFO: [VRFC 10-311] analyzing module data_memory
ERROR: [VRFC 10-2865] module 'data_memory' ignored due to previous errors [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:291]
INFO: [VRFC 10-311] analyzing module memwb
ERROR: [VRFC 10-2865] module 'memwb' ignored due to previous errors [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:319]
INFO: [VRFC 10-311] analyzing module wmux
ERROR: [VRFC 10-2865] module 'wmux' ignored due to previous errors [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:340]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sim_1/new/testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:]
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module multiplexer_short
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module idexe
INFO: [VRFC 10-311] analyzing module multiplexer_long
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module exemem
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module wmux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module multiplexer_short
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module idexe
INFO: [VRFC 10-311] analyzing module multiplexer_long
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module exemem
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module wmux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aefd8b0e319d4b5dbbfc164626abeec4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.ifid
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.multiplexer_short
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.idexe
Compiling module xil_defaultlib.multiplexer_long
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.exemem
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.wmux
Compiling module xil_defaultlib.lab5
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/bixin/Desktop/CMPEN -notrace
couldn't read file "C:/Users/bixin/Desktop/CMPEN": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 26 23:02:29 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 852.586 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.runs/synth_1

launch_runs impl_1 -jobs 3
[Fri Apr 26 23:11:11 2019] Launched synth_1...
Run output will be captured here: C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.runs/synth_1/runme.log
[Fri Apr 26 23:11:11 2019] Launched impl_1...
Run output will be captured here: C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 105 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z010clg400-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.262 . Memory (MB): peak = 1124.402 ; gain = 1.191
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.263 . Memory (MB): peak = 1124.402 ; gain = 1.191
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1124.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1244.172 ; gain = 389.406
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-3
Top: lab5
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1785.504 ; gain = 59.246
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab5' [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:3]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:71]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (1#1) [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:71]
INFO: [Synth 8-6157] synthesizing module 'ifid' [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:107]
INFO: [Synth 8-6155] done synthesizing module 'ifid' (2#1) [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:107]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:146]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:156]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (3#1) [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:146]
INFO: [Synth 8-6157] synthesizing module 'multiplexer_short' [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:126]
INFO: [Synth 8-6155] done synthesizing module 'multiplexer_short' (4#1) [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:126]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:176]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (5#1) [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:176]
INFO: [Synth 8-6157] synthesizing module 'sign_extension' [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:138]
INFO: [Synth 8-6155] done synthesizing module 'sign_extension' (6#1) [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:138]
INFO: [Synth 8-6157] synthesizing module 'idexe' [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:208]
INFO: [Synth 8-6155] done synthesizing module 'idexe' (7#1) [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:208]
INFO: [Synth 8-6157] synthesizing module 'multiplexer_long' [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:241]
INFO: [Synth 8-6155] done synthesizing module 'multiplexer_long' (8#1) [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:241]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:253]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:259]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:253]
INFO: [Synth 8-6157] synthesizing module 'exemem' [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:271]
INFO: [Synth 8-6155] done synthesizing module 'exemem' (10#1) [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:271]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:295]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (11#1) [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:295]
INFO: [Synth 8-6157] synthesizing module 'memwb' [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:323]
INFO: [Synth 8-6155] done synthesizing module 'memwb' (12#1) [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:323]
INFO: [Synth 8-6157] synthesizing module 'wmux' [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:344]
INFO: [Synth 8-6155] done synthesizing module 'wmux' (13#1) [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:344]
INFO: [Synth 8-6155] done synthesizing module 'lab5' (14#1) [C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v:3]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[31]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[30]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[29]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[28]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[27]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[26]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[25]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[24]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[23]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[22]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[21]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[20]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[19]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[18]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[17]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[16]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[15]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[14]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[13]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[12]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[11]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[10]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[9]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[8]
WARNING: [Synth 8-3331] design regfile has unconnected port clk
WARNING: [Synth 8-3331] design control_unit has unconnected port func[5]
WARNING: [Synth 8-3331] design control_unit has unconnected port func[4]
WARNING: [Synth 8-3331] design control_unit has unconnected port func[3]
WARNING: [Synth 8-3331] design control_unit has unconnected port func[2]
WARNING: [Synth 8-3331] design control_unit has unconnected port func[1]
WARNING: [Synth 8-3331] design control_unit has unconnected port func[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2319.070 ; gain = 592.813
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2319.070 ; gain = 592.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2319.070 ; gain = 592.813
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2420.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 2420.496 ; gain = 694.238
33 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 2420.496 ; gain = 694.238
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 27 00:10:38 2019...
