aag 352 23 47 1 282
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48 477
50 483
52 489
54 495
56 501
58 507
60 513
62 519
64 525
66 531
68 537
70 543
72 549
74 555
76 561
78 567
80 573
82 579
84 585
86 591
88 597
90 603
92 609
94 613
96 617
98 621
100 625
102 629
104 633
106 637
108 641
110 645
112 649
114 653
116 657
118 661
120 665
122 669
124 673
126 677
128 681
130 685
132 689
134 693
136 697
138 701
140 702
705
142 83 92
144 82 93
146 143 145
148 3 5
150 7 9
152 11 13
154 15 17
156 19 21
158 23 25
160 27 29
162 31 33
164 35 37
166 39 41
168 43 45
170 148 150
172 152 154
174 156 158
176 160 162
178 164 166
180 47 168
182 170 172
184 174 176
186 178 180
188 182 184
190 186 188
192 95 97
194 99 101
196 103 105
198 107 109
200 111 113
202 115 117
204 119 121
206 123 125
208 127 129
210 131 133
212 135 137
214 192 194
216 196 198
218 200 202
220 204 206
222 208 210
224 139 212
226 214 216
228 218 220
230 222 224
232 226 228
234 230 232
236 94 147
238 95 146
240 237 239
242 48 96
244 49 97
246 243 245
248 50 98
250 51 99
252 249 251
254 52 100
256 53 101
258 255 257
260 54 102
262 55 103
264 261 263
266 56 104
268 57 105
270 267 269
272 58 106
274 59 107
276 273 275
278 60 108
280 61 109
282 279 281
284 62 110
286 63 111
288 285 287
290 64 112
292 65 113
294 291 293
296 66 114
298 67 115
300 297 299
302 68 116
304 69 117
306 303 305
308 70 118
310 71 119
312 309 311
314 72 120
316 73 121
318 315 317
320 74 122
322 75 123
324 321 323
326 76 124
328 77 125
330 327 329
332 78 126
334 79 127
336 333 335
338 80 128
340 81 129
342 339 341
344 82 130
346 83 131
348 345 347
350 84 132
352 85 133
354 351 353
356 86 134
358 87 135
360 357 359
362 88 136
364 89 137
366 363 365
368 90 138
370 91 139
372 369 371
374 241 247
376 253 259
378 265 271
380 277 283
382 289 295
384 301 307
386 313 319
388 325 331
390 337 343
392 349 355
394 361 367
396 374 376
398 378 380
400 382 384
402 386 388
404 390 392
406 373 394
408 396 398
410 400 402
412 404 406
414 408 410
416 412 414
418 235 416
420 140 418
422 190 420
424 49 146
426 51 53
428 55 57
430 59 61
432 63 65
434 67 69
436 71 73
438 75 77
440 79 81
442 83 85
444 87 89
446 424 426
448 428 430
450 432 434
452 436 438
454 440 442
456 91 444
458 446 448
460 450 452
462 454 456
464 458 460
466 462 464
468 235 466
470 190 419
472 2 191
474 147 190
476 473 475
478 4 191
480 48 190
482 479 481
484 6 191
486 50 190
488 485 487
490 8 191
492 52 190
494 491 493
496 10 191
498 54 190
500 497 499
502 12 191
504 56 190
506 503 505
508 14 191
510 58 190
512 509 511
514 16 191
516 60 190
518 515 517
520 18 191
522 62 190
524 521 523
526 20 191
528 64 190
530 527 529
532 22 191
534 66 190
536 533 535
538 24 191
540 68 190
542 539 541
544 26 191
546 70 190
548 545 547
550 28 191
552 72 190
554 551 553
556 30 191
558 74 190
560 557 559
562 32 191
564 76 190
566 563 565
568 34 191
570 78 190
572 569 571
574 36 191
576 80 190
578 575 577
580 38 191
582 82 190
584 581 583
586 40 191
588 84 190
590 587 589
592 42 191
594 86 190
596 593 595
598 44 191
600 88 190
602 599 601
604 46 191
606 90 190
608 605 607
610 94 190
612 473 611
614 96 190
616 479 615
618 98 190
620 485 619
622 100 190
624 491 623
626 102 190
628 497 627
630 104 190
632 503 631
634 106 190
636 509 635
638 108 190
640 515 639
642 110 190
644 521 643
646 112 190
648 527 647
650 114 190
652 533 651
654 116 190
656 539 655
658 118 190
660 545 659
662 120 190
664 551 663
666 122 190
668 557 667
670 124 190
672 563 671
674 126 190
676 569 675
678 128 190
680 575 679
682 130 190
684 581 683
686 132 190
688 587 687
690 134 190
692 593 691
694 136 190
696 599 695
698 138 190
700 605 699
702 141 470
704 423 469
i0 input_0
i1 input_1
i2 input_2
i3 input_3
i4 input_4
i5 input_5
i6 input_6
i7 input_7
i8 input_8
i9 input_9
i10 input_10
i11 input_11
i12 input_12
i13 input_13
i14 input_14
i15 input_15
i16 input_16
i17 input_17
i18 input_18
i19 input_19
i20 input_20
i21 input_21
i22 input_22
l0 register_bit_0
l1 register_bit_1
l2 register_bit_2
l3 register_bit_3
l4 register_bit_4
l5 register_bit_5
l6 register_bit_6
l7 register_bit_7
l8 register_bit_8
l9 register_bit_9
l10 register_bit_10
l11 register_bit_11
l12 register_bit_12
l13 register_bit_13
l14 register_bit_14
l15 register_bit_15
l16 register_bit_16
l17 register_bit_17
l18 register_bit_18
l19 register_bit_19
l20 register_bit_20
l21 register_bit_21
l22 register_bit_22
l23 copy_bit_0
l24 copy_bit_1
l25 copy_bit_2
l26 copy_bit_3
l27 copy_bit_4
l28 copy_bit_5
l29 copy_bit_6
l30 copy_bit_7
l31 copy_bit_8
l32 copy_bit_9
l33 copy_bit_10
l34 copy_bit_11
l35 copy_bit_12
l36 copy_bit_13
l37 copy_bit_14
l38 copy_bit_15
l39 copy_bit_16
l40 copy_bit_17
l41 copy_bit_18
l42 copy_bit_19
l43 copy_bit_20
l44 copy_bit_21
l45 copy_bit_22
l46 counter_bit_0
o0 bad_state_detector
c
--------------------------------------------------------------------------------
This circuit computes the period (modulo 2) of a Fibonacci linear feedback shift
register with 23 bits and taps 0x420000, corresponding to the feedback
polynomial x^23 + x^18 + 1 with period 8,388,607.
---
The circuit has 23 input bits. If any of them are set, the computation is
(re)started: the value of the input bits is copied into the 23-bit LFSR and into
a second 23-bit register that acts as an immutable copy of the initial value.
Otherwise, the register performs its regular operation and increments the period
(modulo 2) in each step. Once the register value reaches the initial value,
which is stored in the second register, the period is reset to zero. Setting any
input to one starts a new computation.
---
The output bit is set if one of the following conditions is true, neither of
which is possible:
* the register value becomes zero during its regular operation, or
* the register value reaches the initial value again, but the period is even.
--------------------------------------------------------------------------------
This file is part of https://github.com/tniessen/aiger-safety-properties.
---
The output variable is UNSATISFIABLE.
