{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620102412727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620102412735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  3 23:26:51 2021 " "Processing started: Mon May  3 23:26:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620102412735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620102412735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mp4 -c mp4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mp4 -c mp4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620102412736 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620102415975 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620102415975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/our_cache/l2_cache_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/our_cache/l2_cache_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache_datapath " "Found entity 1: l2_cache_datapath" {  } { { "hdl/our_cache/l2_cache_datapath.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/our_cache/l2_cache_datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620102440821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620102440821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/our_cache/l2_cache_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/our_cache/l2_cache_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache_control " "Found entity 1: l2_cache_control" {  } { { "hdl/our_cache/l2_cache_control.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/our_cache/l2_cache_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620102440833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620102440833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/our_cache/l2_cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/our_cache/l2_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache " "Found entity 1: l2_cache" {  } { { "hdl/our_cache/l2_cache.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/our_cache/l2_cache.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620102440851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620102440851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/our_cache/bus_adaptor.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/our_cache/bus_adaptor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_adapter " "Found entity 1: bus_adapter" {  } { { "hdl/our_cache/bus_adaptor.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/our_cache/bus_adaptor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620102440860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620102440860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/our_cache/data_array.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/our_cache/data_array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_array " "Found entity 1: data_array" {  } { { "hdl/our_cache/data_array.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/our_cache/data_array.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620102440868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620102440868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/our_cache/cache_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/our_cache/cache_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_top " "Found entity 1: cache_top" {  } { { "hdl/our_cache/cache_top.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/our_cache/cache_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620102440877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620102440877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/our_cache/cache_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/our_cache/cache_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_datapath " "Found entity 1: cache_datapath" {  } { { "hdl/our_cache/cache_datapath.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/our_cache/cache_datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620102440886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620102440886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/our_cache/cache_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/our_cache/cache_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_control " "Found entity 1: cache_control" {  } { { "hdl/our_cache/cache_control.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/our_cache/cache_control.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620102440895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620102440895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/our_cache/cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/our_cache/cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "hdl/our_cache/cache.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/our_cache/cache.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620102440904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620102440904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/our_cache/array.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/our_cache/array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 array " "Found entity 1: array" {  } { { "hdl/our_cache/array.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/our_cache/array.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620102440915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620102440915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/our_cache/arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/our_cache/arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "hdl/our_cache/arbiter.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/our_cache/arbiter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620102440932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620102440932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cacheline_adaptor.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cacheline_adaptor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cacheline_adaptor " "Found entity 1: cacheline_adaptor" {  } { { "hdl/cacheline_adaptor.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/cacheline_adaptor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620102440949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620102440949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/rv32i_types.sv 1 0 " "Found 1 design units, including 0 entities, in source file hdl/rv32i_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rv32i_types (SystemVerilog) " "Found design unit 1: rv32i_types (SystemVerilog)" {  } { { "hdl/rv32i_types.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/rv32i_types.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620102440958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620102440958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/rv32i_mux_types.sv 6 0 " "Found 6 design units, including 0 entities, in source file hdl/rv32i_mux_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcmux (SystemVerilog) " "Found design unit 1: pcmux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/rv32i_mux_types.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620102440968 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 marmux (SystemVerilog) " "Found design unit 2: marmux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/rv32i_mux_types.sv" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620102440968 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cmpmux (SystemVerilog) " "Found design unit 3: cmpmux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/rv32i_mux_types.sv" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620102440968 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 alumux (SystemVerilog) " "Found design unit 4: alumux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/rv32i_mux_types.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620102440968 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 regfilemux (SystemVerilog) " "Found design unit 5: regfilemux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/rv32i_mux_types.sv" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620102440968 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 rdmux (SystemVerilog) " "Found design unit 6: rdmux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/rv32i_mux_types.sv" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620102440968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620102440968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/mp4.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/mp4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mp4 " "Found entity 1: mp4" {  } { { "hdl/mp4.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/mp4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620102440981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620102440981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/control_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/control_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_rom " "Found entity 1: control_rom" {  } { { "hdl/control_rom.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/control_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620102441627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620102441627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline_reg/mem_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline_reg/mem_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "hdl/pipeline_reg/mem_wb.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/pipeline_reg/mem_wb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620102441806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620102441806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline_reg/if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline_reg/if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "hdl/pipeline_reg/if_id.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/pipeline_reg/if_id.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620102441821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620102441821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline_reg/id_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline_reg/id_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "hdl/pipeline_reg/id_ex.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/pipeline_reg/id_ex.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620102442001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620102442001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline_reg/ex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline_reg/ex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "hdl/pipeline_reg/ex_mem.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/pipeline_reg/ex_mem.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620102442011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620102442011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/forwarding_hazards/hazard_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/forwarding_hazards/hazard_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection " "Found entity 1: hazard_detection" {  } { { "hdl/cpu/forwarding_hazards/hazard_detection.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/cpu/forwarding_hazards/hazard_detection.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620102442025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620102442025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/forwarding_hazards/forwarding.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/forwarding_hazards/forwarding.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding " "Found entity 1: forwarding" {  } { { "hdl/cpu/forwarding_hazards/forwarding.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/cpu/forwarding_hazards/forwarding.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620102442588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620102442588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "hdl/cpu/register.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/cpu/register.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620102442610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620102442610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "hdl/cpu/regfile.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/cpu/regfile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620102444760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620102444760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/pc_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/pc_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_register " "Found entity 1: pc_register" {  } { { "hdl/cpu/pc_reg.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/cpu/pc_reg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620102444777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620102444777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/ir.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/ir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "hdl/cpu/ir.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/cpu/ir.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620102444791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620102444791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "hdl/cpu/datapath.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/cpu/datapath.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620102445410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620102445410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/ctrl_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/ctrl_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_register " "Found entity 1: ctrl_register" {  } { { "hdl/cpu/ctrl_register.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/cpu/ctrl_register.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620102445424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620102445424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "hdl/cpu/cpu.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/cpu/cpu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620102445441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620102445441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/cmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/cmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "hdl/cpu/cmp.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/cpu/cmp.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620102445453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620102445453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "hdl/cpu/alu.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/cpu/alu.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620102445462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620102445462 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mp4 " "Elaborating entity \"mp4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620102447062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_top cache_top:cache_top " "Elaborating entity \"cache_top\" for hierarchy \"cache_top:cache_top\"" {  } { { "hdl/mp4.sv" "cache_top" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/mp4.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620102447934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache cache_top:cache_top\|cache:inst_cache " "Elaborating entity \"cache\" for hierarchy \"cache_top:cache_top\|cache:inst_cache\"" {  } { { "hdl/our_cache/cache_top.sv" "inst_cache" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/our_cache/cache_top.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620102447989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_control cache_top:cache_top\|cache:inst_cache\|cache_control:control " "Elaborating entity \"cache_control\" for hierarchy \"cache_top:cache_top\|cache:inst_cache\|cache_control:control\"" {  } { { "hdl/our_cache/cache.sv" "control" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/our_cache/cache.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620102448935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_datapath cache_top:cache_top\|cache:inst_cache\|cache_datapath:datapath " "Elaborating entity \"cache_datapath\" for hierarchy \"cache_top:cache_top\|cache:inst_cache\|cache_datapath:datapath\"" {  } { { "hdl/our_cache/cache.sv" "datapath" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/our_cache/cache.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620102448946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array cache_top:cache_top\|cache:inst_cache\|cache_datapath:datapath\|array:tag_1 " "Elaborating entity \"array\" for hierarchy \"cache_top:cache_top\|cache:inst_cache\|cache_datapath:datapath\|array:tag_1\"" {  } { { "hdl/our_cache/cache_datapath.sv" "tag_1" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/our_cache/cache_datapath.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620102449701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array cache_top:cache_top\|cache:inst_cache\|cache_datapath:datapath\|array:valid_1 " "Elaborating entity \"array\" for hierarchy \"cache_top:cache_top\|cache:inst_cache\|cache_datapath:datapath\|array:valid_1\"" {  } { { "hdl/our_cache/cache_datapath.sv" "valid_1" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/our_cache/cache_datapath.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620102449712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_array cache_top:cache_top\|cache:inst_cache\|cache_datapath:datapath\|data_array:way1 " "Elaborating entity \"data_array\" for hierarchy \"cache_top:cache_top\|cache:inst_cache\|cache_datapath:datapath\|data_array:way1\"" {  } { { "hdl/our_cache/cache_datapath.sv" "way1" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/our_cache/cache_datapath.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620102449719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_adapter cache_top:cache_top\|cache:inst_cache\|bus_adapter:bus_adapter " "Elaborating entity \"bus_adapter\" for hierarchy \"cache_top:cache_top\|cache:inst_cache\|bus_adapter:bus_adapter\"" {  } { { "hdl/our_cache/cache.sv" "bus_adapter" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/our_cache/cache.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620102450218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter cache_top:cache_top\|arbiter:arbiter " "Elaborating entity \"arbiter\" for hierarchy \"cache_top:cache_top\|arbiter:arbiter\"" {  } { { "hdl/our_cache/cache_top.sv" "arbiter" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/our_cache/cache_top.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620102450519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache cache_top:cache_top\|l2_cache:l2_cache " "Elaborating entity \"l2_cache\" for hierarchy \"cache_top:cache_top\|l2_cache:l2_cache\"" {  } { { "hdl/our_cache/cache_top.sv" "l2_cache" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/our_cache/cache_top.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620102450699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache_control cache_top:cache_top\|l2_cache:l2_cache\|l2_cache_control:l2_control " "Elaborating entity \"l2_cache_control\" for hierarchy \"cache_top:cache_top\|l2_cache:l2_cache\|l2_cache_control:l2_control\"" {  } { { "hdl/our_cache/l2_cache.sv" "l2_control" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/our_cache/l2_cache.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620102450716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache_datapath cache_top:cache_top\|l2_cache:l2_cache\|l2_cache_datapath:l2_datapath " "Elaborating entity \"l2_cache_datapath\" for hierarchy \"cache_top:cache_top\|l2_cache:l2_cache\|l2_cache_datapath:l2_datapath\"" {  } { { "hdl/our_cache/l2_cache.sv" "l2_datapath" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/our_cache/l2_cache.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620102450723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array cache_top:cache_top\|l2_cache:l2_cache\|l2_cache_datapath:l2_datapath\|array:tag_1 " "Elaborating entity \"array\" for hierarchy \"cache_top:cache_top\|l2_cache:l2_cache\|l2_cache_datapath:l2_datapath\|array:tag_1\"" {  } { { "hdl/our_cache/l2_cache_datapath.sv" "tag_1" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/our_cache/l2_cache_datapath.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620102451220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array cache_top:cache_top\|l2_cache:l2_cache\|l2_cache_datapath:l2_datapath\|array:valid_1 " "Elaborating entity \"array\" for hierarchy \"cache_top:cache_top\|l2_cache:l2_cache\|l2_cache_datapath:l2_datapath\|array:valid_1\"" {  } { { "hdl/our_cache/l2_cache_datapath.sv" "valid_1" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/our_cache/l2_cache_datapath.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620102451251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_array cache_top:cache_top\|l2_cache:l2_cache\|l2_cache_datapath:l2_datapath\|data_array:way1 " "Elaborating entity \"data_array\" for hierarchy \"cache_top:cache_top\|l2_cache:l2_cache\|l2_cache_datapath:l2_datapath\|data_array:way1\"" {  } { { "hdl/our_cache/l2_cache_datapath.sv" "way1" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/our_cache/l2_cache_datapath.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620102451471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cacheline_adaptor cache_top:cache_top\|cacheline_adaptor:cacheline_adaptor " "Elaborating entity \"cacheline_adaptor\" for hierarchy \"cache_top:cache_top\|cacheline_adaptor:cacheline_adaptor\"" {  } { { "hdl/our_cache/cache_top.sv" "cacheline_adaptor" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/our_cache/cache_top.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620102451915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu\"" {  } { { "hdl/mp4.sv" "cpu" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/mp4.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620102453086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu:cpu\|datapath:datapath " "Elaborating entity \"datapath\" for hierarchy \"cpu:cpu\|datapath:datapath\"" {  } { { "hdl/cpu/cpu.sv" "datapath" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/cpu/cpu.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620102453330 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "arith_funct3 datapath.sv(403) " "Verilog HDL or VHDL warning at datapath.sv(403): object \"arith_funct3\" assigned a value but never read" {  } { { "hdl/cpu/datapath.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/cpu/datapath.sv" 403 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620102453350 "|mp4|cpu:cpu|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "datapath.sv(427) " "Verilog HDL Case Statement warning at datapath.sv(427): incomplete case statement has no default case item" {  } { { "hdl/cpu/datapath.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/cpu/datapath.sv" 427 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1620102453350 "|mp4|cpu:cpu|datapath:datapath"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ex_mem_rs1_data_out 0 datapath.sv(113) " "Net \"ex_mem_rs1_data_out\" at datapath.sv(113) has no driver or initial value, using a default initial value '0'" {  } { { "hdl/cpu/datapath.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/cpu/datapath.sv" 113 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620102453350 "|mp4|cpu:cpu|datapath:datapath"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ex_mem_rs2_data_out 0 datapath.sv(114) " "Net \"ex_mem_rs2_data_out\" at datapath.sv(114) has no driver or initial value, using a default initial value '0'" {  } { { "hdl/cpu/datapath.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/cpu/datapath.sv" 114 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620102453350 "|mp4|cpu:cpu|datapath:datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_register cpu:cpu\|datapath:datapath\|pc_register:PC " "Elaborating entity \"pc_register\" for hierarchy \"cpu:cpu\|datapath:datapath\|pc_register:PC\"" {  } { { "hdl/cpu/datapath.sv" "PC" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/cpu/datapath.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620102453358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:cpu\|datapath:datapath\|regfile:regfile " "Elaborating entity \"regfile\" for hierarchy \"cpu:cpu\|datapath:datapath\|regfile:regfile\"" {  } { { "hdl/cpu/datapath.sv" "regfile" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/cpu/datapath.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620102453686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_rom cpu:cpu\|datapath:datapath\|control_rom:CONTROL_ROM " "Elaborating entity \"control_rom\" for hierarchy \"cpu:cpu\|datapath:datapath\|control_rom:CONTROL_ROM\"" {  } { { "hdl/cpu/datapath.sv" "CONTROL_ROM" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/cpu/datapath.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620102454142 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "store_funct3 control_rom.sv(13) " "Verilog HDL or VHDL warning at control_rom.sv(13): object \"store_funct3\" assigned a value but never read" {  } { { "hdl/control_rom.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/control_rom.sv" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620102454146 "|mp4|cpu:cpu|datapath:datapath|control_rom:CONTROL_ROM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "arith_funct3 control_rom.sv(15) " "Verilog HDL or VHDL warning at control_rom.sv(15): object \"arith_funct3\" assigned a value but never read" {  } { { "hdl/control_rom.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/control_rom.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620102454146 "|mp4|cpu:cpu|datapath:datapath|control_rom:CONTROL_ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:cpu\|datapath:datapath\|alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"cpu:cpu\|datapath:datapath\|alu:alu_inst\"" {  } { { "hdl/cpu/datapath.sv" "alu_inst" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/cpu/datapath.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620102454148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp cpu:cpu\|datapath:datapath\|cmp:cmp " "Elaborating entity \"cmp\" for hierarchy \"cpu:cpu\|datapath:datapath\|cmp:cmp\"" {  } { { "hdl/cpu/datapath.sv" "cmp" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/cpu/datapath.sv" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620102454154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id cpu:cpu\|datapath:datapath\|if_id:if_id " "Elaborating entity \"if_id\" for hierarchy \"cpu:cpu\|datapath:datapath\|if_id:if_id\"" {  } { { "hdl/cpu/datapath.sv" "if_id" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/cpu/datapath.sv" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620102454345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register cpu:cpu\|datapath:datapath\|if_id:if_id\|register:if_id_pc_reg " "Elaborating entity \"register\" for hierarchy \"cpu:cpu\|datapath:datapath\|if_id:if_id\|register:if_id_pc_reg\"" {  } { { "hdl/pipeline_reg/if_id.sv" "if_id_pc_reg" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/pipeline_reg/if_id.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620102454354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir cpu:cpu\|datapath:datapath\|if_id:if_id\|ir:IR " "Elaborating entity \"ir\" for hierarchy \"cpu:cpu\|datapath:datapath\|if_id:if_id\|ir:IR\"" {  } { { "hdl/pipeline_reg/if_id.sv" "IR" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/pipeline_reg/if_id.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620102454359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex cpu:cpu\|datapath:datapath\|id_ex:id_ex " "Elaborating entity \"id_ex\" for hierarchy \"cpu:cpu\|datapath:datapath\|id_ex:id_ex\"" {  } { { "hdl/cpu/datapath.sv" "id_ex" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/cpu/datapath.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620102454365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_register cpu:cpu\|datapath:datapath\|id_ex:id_ex\|ctrl_register:id_ex_ctrl_reg " "Elaborating entity \"ctrl_register\" for hierarchy \"cpu:cpu\|datapath:datapath\|id_ex:id_ex\|ctrl_register:id_ex_ctrl_reg\"" {  } { { "hdl/pipeline_reg/id_ex.sv" "id_ex_ctrl_reg" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/pipeline_reg/id_ex.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620102454374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register cpu:cpu\|datapath:datapath\|id_ex:id_ex\|register:id_ex_rs1_reg " "Elaborating entity \"register\" for hierarchy \"cpu:cpu\|datapath:datapath\|id_ex:id_ex\|register:id_ex_rs1_reg\"" {  } { { "hdl/pipeline_reg/id_ex.sv" "id_ex_rs1_reg" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/pipeline_reg/id_ex.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620102454384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem cpu:cpu\|datapath:datapath\|ex_mem:ex_mem " "Elaborating entity \"ex_mem\" for hierarchy \"cpu:cpu\|datapath:datapath\|ex_mem:ex_mem\"" {  } { { "hdl/cpu/datapath.sv" "ex_mem" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/cpu/datapath.sv" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620102454391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register cpu:cpu\|datapath:datapath\|ex_mem:ex_mem\|register:ex_mem_br_reg " "Elaborating entity \"register\" for hierarchy \"cpu:cpu\|datapath:datapath\|ex_mem:ex_mem\|register:ex_mem_br_reg\"" {  } { { "hdl/pipeline_reg/ex_mem.sv" "ex_mem_br_reg" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/pipeline_reg/ex_mem.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620102454693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb cpu:cpu\|datapath:datapath\|mem_wb:mem_wb " "Elaborating entity \"mem_wb\" for hierarchy \"cpu:cpu\|datapath:datapath\|mem_wb:mem_wb\"" {  } { { "hdl/cpu/datapath.sv" "mem_wb" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/cpu/datapath.sv" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620102454697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register cpu:cpu\|datapath:datapath\|mem_wb:mem_wb\|register:mem_wb_rmask_reg " "Elaborating entity \"register\" for hierarchy \"cpu:cpu\|datapath:datapath\|mem_wb:mem_wb\|register:mem_wb_rmask_reg\"" {  } { { "hdl/pipeline_reg/mem_wb.sv" "mem_wb_rmask_reg" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/pipeline_reg/mem_wb.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620102455150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding cpu:cpu\|datapath:datapath\|forwarding:forwarding " "Elaborating entity \"forwarding\" for hierarchy \"cpu:cpu\|datapath:datapath\|forwarding:forwarding\"" {  } { { "hdl/cpu/datapath.sv" "forwarding" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/cpu/datapath.sv" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620102455165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection cpu:cpu\|datapath:datapath\|hazard_detection:hazard_detection " "Elaborating entity \"hazard_detection\" for hierarchy \"cpu:cpu\|datapath:datapath\|hazard_detection:hazard_detection\"" {  } { { "hdl/cpu/datapath.sv" "hazard_detection" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/cpu/datapath.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620102455170 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pmem_address\[0\] GND " "Pin \"pmem_address\[0\]\" is stuck at GND" {  } { { "hdl/mp4.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/mp4.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620102578506 "|mp4|pmem_address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pmem_address\[1\] GND " "Pin \"pmem_address\[1\]\" is stuck at GND" {  } { { "hdl/mp4.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/mp4.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620102578506 "|mp4|pmem_address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pmem_address\[2\] GND " "Pin \"pmem_address\[2\]\" is stuck at GND" {  } { { "hdl/mp4.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/mp4.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620102578506 "|mp4|pmem_address[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pmem_address\[3\] GND " "Pin \"pmem_address\[3\]\" is stuck at GND" {  } { { "hdl/mp4.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/mp4.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620102578506 "|mp4|pmem_address[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pmem_address\[4\] GND " "Pin \"pmem_address\[4\]\" is stuck at GND" {  } { { "hdl/mp4.sv" "" { Text "/home/djoo5/ece411/Fried-Rice/mp4/hdl/mp4.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620102578506 "|mp4|pmem_address[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1620102578506 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620102583143 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "121 " "121 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620102614775 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620102622703 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620102622703 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43032 " "Implemented 43032 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620102630988 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620102630988 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42867 " "Implemented 42867 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620102630988 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620102630988 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1498 " "Peak virtual memory: 1498 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620102632794 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May  3 23:30:32 2021 " "Processing ended: Mon May  3 23:30:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620102632794 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:41 " "Elapsed time: 00:03:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620102632794 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:21 " "Total CPU time (on all processors): 00:03:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620102632794 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620102632794 ""}
