#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Nov 17 13:24:39 2020
# Process ID: 19556
# Current directory: C:/proj_sasaoka/Display3D/Display3D.runs/impl_1
# Command line: vivado.exe -log FPGA_TOP.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source FPGA_TOP.tcl -notrace
# Log file: C:/proj_sasaoka/Display3D/Display3D.runs/impl_1/FPGA_TOP.vdi
# Journal file: C:/proj_sasaoka/Display3D/Display3D.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source FPGA_TOP.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
Command: link_design -top FPGA_TOP -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0.dcp' for cell 'mcu_wrapper/MCU_i/clkgen'
INFO: [Project 1-454] Reading design checkpoint 'c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_xlconcat_0_0/MCU_xlconcat_0_0.dcp' for cell 'mcu_wrapper/MCU_i/concat_intr'
INFO: [Project 1-454] Reading design checkpoint 'c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_gpio_0_0/MCU_axi_gpio_0_0.dcp' for cell 'mcu_wrapper/MCU_i/gpio_led'
INFO: [Project 1-454] Reading design checkpoint 'c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_gpio_0_1/MCU_axi_gpio_0_1.dcp' for cell 'mcu_wrapper/MCU_i/gpio_revhw'
INFO: [Project 1-454] Reading design checkpoint 'c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_intc_0_0/MCU_axi_intc_0_0.dcp' for cell 'mcu_wrapper/MCU_i/intr'
INFO: [Project 1-454] Reading design checkpoint 'c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_microblaze_0_0/MCU_microblaze_0_0.dcp' for cell 'mcu_wrapper/MCU_i/mbcore'
INFO: [Project 1-454] Reading design checkpoint 'c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_mdm_1_0/MCU_mdm_1_0.dcp' for cell 'mcu_wrapper/MCU_i/mdm'
INFO: [Project 1-454] Reading design checkpoint 'c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_rst_clk_wiz_1_100M_0/MCU_rst_clk_wiz_1_100M_0.dcp' for cell 'mcu_wrapper/MCU_i/rstgen'
INFO: [Project 1-454] Reading design checkpoint 'c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_timer_0_0/MCU_axi_timer_0_0.dcp' for cell 'mcu_wrapper/MCU_i/timer'
INFO: [Project 1-454] Reading design checkpoint 'c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_uartlite_0_0/MCU_axi_uartlite_0_0.dcp' for cell 'mcu_wrapper/MCU_i/uart'
INFO: [Project 1-454] Reading design checkpoint 'c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_xbar_0/MCU_xbar_0.dcp' for cell 'mcu_wrapper/MCU_i/conn/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_m00_data_fifo_0/MCU_m00_data_fifo_0.dcp' for cell 'mcu_wrapper/MCU_i/conn/m00_couplers/m00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_m01_data_fifo_0/MCU_m01_data_fifo_0.dcp' for cell 'mcu_wrapper/MCU_i/conn/m01_couplers/m01_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_dlmb_bram_if_cntlr_0/MCU_dlmb_bram_if_cntlr_0.dcp' for cell 'mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_dlmb_v10_0/MCU_dlmb_v10_0.dcp' for cell 'mcu_wrapper/MCU_i/localmem/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_ilmb_bram_if_cntlr_0/MCU_ilmb_bram_if_cntlr_0.dcp' for cell 'mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_ilmb_v10_0/MCU_ilmb_v10_0.dcp' for cell 'mcu_wrapper/MCU_i/localmem/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_lmb_bram_0/MCU_lmb_bram_0.dcp' for cell 'mcu_wrapper/MCU_i/localmem/lmb_bram'
INFO: [Netlist 29-17] Analyzing 305 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_microblaze_0_0/MCU_microblaze_0_0.xdc] for cell 'mcu_wrapper/MCU_i/mbcore/U0'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_microblaze_0_0/MCU_microblaze_0_0.xdc] for cell 'mcu_wrapper/MCU_i/mbcore/U0'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_mdm_1_0/MCU_mdm_1_0.xdc] for cell 'mcu_wrapper/MCU_i/mdm/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_mdm_1_0/MCU_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1295.402 ; gain = 561.320
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_mdm_1_0/MCU_mdm_1_0.xdc] for cell 'mcu_wrapper/MCU_i/mdm/U0'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0_board.xdc] for cell 'mcu_wrapper/MCU_i/clkgen/inst'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0_board.xdc] for cell 'mcu_wrapper/MCU_i/clkgen/inst'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0.xdc] for cell 'mcu_wrapper/MCU_i/clkgen/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0.xdc:57]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.833330 which will be rounded to 0.833 to ensure it is an integer multiple of 1 picosecond [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0.xdc] for cell 'mcu_wrapper/MCU_i/clkgen/inst'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_rst_clk_wiz_1_100M_0/MCU_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mcu_wrapper/MCU_i/rstgen/U0'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_rst_clk_wiz_1_100M_0/MCU_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mcu_wrapper/MCU_i/rstgen/U0'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_rst_clk_wiz_1_100M_0/MCU_rst_clk_wiz_1_100M_0.xdc] for cell 'mcu_wrapper/MCU_i/rstgen/U0'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_rst_clk_wiz_1_100M_0/MCU_rst_clk_wiz_1_100M_0.xdc] for cell 'mcu_wrapper/MCU_i/rstgen/U0'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_dlmb_v10_0/MCU_dlmb_v10_0.xdc] for cell 'mcu_wrapper/MCU_i/localmem/dlmb_v10/U0'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_dlmb_v10_0/MCU_dlmb_v10_0.xdc] for cell 'mcu_wrapper/MCU_i/localmem/dlmb_v10/U0'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_ilmb_v10_0/MCU_ilmb_v10_0.xdc] for cell 'mcu_wrapper/MCU_i/localmem/ilmb_v10/U0'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_ilmb_v10_0/MCU_ilmb_v10_0.xdc] for cell 'mcu_wrapper/MCU_i/localmem/ilmb_v10/U0'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_uartlite_0_0/MCU_axi_uartlite_0_0_board.xdc] for cell 'mcu_wrapper/MCU_i/uart/U0'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_uartlite_0_0/MCU_axi_uartlite_0_0_board.xdc] for cell 'mcu_wrapper/MCU_i/uart/U0'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_uartlite_0_0/MCU_axi_uartlite_0_0.xdc] for cell 'mcu_wrapper/MCU_i/uart/U0'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_uartlite_0_0/MCU_axi_uartlite_0_0.xdc] for cell 'mcu_wrapper/MCU_i/uart/U0'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_intc_0_0/MCU_axi_intc_0_0.xdc] for cell 'mcu_wrapper/MCU_i/intr/U0'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_intc_0_0/MCU_axi_intc_0_0.xdc] for cell 'mcu_wrapper/MCU_i/intr/U0'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_gpio_0_0/MCU_axi_gpio_0_0_board.xdc] for cell 'mcu_wrapper/MCU_i/gpio_led/U0'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_gpio_0_0/MCU_axi_gpio_0_0_board.xdc] for cell 'mcu_wrapper/MCU_i/gpio_led/U0'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_gpio_0_0/MCU_axi_gpio_0_0.xdc] for cell 'mcu_wrapper/MCU_i/gpio_led/U0'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_gpio_0_0/MCU_axi_gpio_0_0.xdc] for cell 'mcu_wrapper/MCU_i/gpio_led/U0'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_gpio_0_1/MCU_axi_gpio_0_1_board.xdc] for cell 'mcu_wrapper/MCU_i/gpio_revhw/U0'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_gpio_0_1/MCU_axi_gpio_0_1_board.xdc] for cell 'mcu_wrapper/MCU_i/gpio_revhw/U0'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_gpio_0_1/MCU_axi_gpio_0_1.xdc] for cell 'mcu_wrapper/MCU_i/gpio_revhw/U0'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_gpio_0_1/MCU_axi_gpio_0_1.xdc] for cell 'mcu_wrapper/MCU_i/gpio_revhw/U0'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_timer_0_0/MCU_axi_timer_0_0.xdc] for cell 'mcu_wrapper/MCU_i/timer/U0'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_timer_0_0/MCU_axi_timer_0_0.xdc] for cell 'mcu_wrapper/MCU_i/timer/U0'
Parsing XDC File [C:/proj_sasaoka/Display3D/Display3D.srcs/constrs_1/Cmod-A7.xdc]
Finished Parsing XDC File [C:/proj_sasaoka/Display3D/Display3D.srcs/constrs_1/Cmod-A7.xdc]
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_intc_0_0/MCU_axi_intc_0_0_clocks.xdc] for cell 'mcu_wrapper/MCU_i/intr/U0'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_intc_0_0/MCU_axi_intc_0_0_clocks.xdc] for cell 'mcu_wrapper/MCU_i/intr/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'FPGA_TOP'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1295.402 ; gain = 944.598
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.770 . Memory (MB): peak = 1295.402 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14ae581af

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.638 . Memory (MB): peak = 1307.547 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 19bf6c59d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.804 . Memory (MB): peak = 1307.547 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 13 cells and removed 62 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10b9c4624

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1307.547 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 6 cells and removed 655 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10b9c4624

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1307.547 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 10b9c4624

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1307.547 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1763e1c88

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1307.547 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1307.547 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1763e1c88

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1307.547 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.320 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 22eb4a22e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1487.945 ; gain = 0.000
Ending Power Optimization Task | Checksum: 22eb4a22e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1487.945 ; gain = 180.398
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1487.945 ; gain = 192.543
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1487.945 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/proj_sasaoka/Display3D/Display3D.runs/impl_1/FPGA_TOP_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file FPGA_TOP_drc_opted.rpt -pb FPGA_TOP_drc_opted.pb -rpx FPGA_TOP_drc_opted.rpx
Command: report_drc -file FPGA_TOP_drc_opted.rpt -pb FPGA_TOP_drc_opted.pb -rpx FPGA_TOP_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/proj_sasaoka/Display3D/Display3D.runs/impl_1/FPGA_TOP_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1487.945 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15152b9fd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1487.945 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1487.945 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11b816a8a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1487.945 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f884413d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1487.945 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f884413d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1487.945 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: f884413d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1487.945 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 194e77840

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1487.945 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 194e77840

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1487.945 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1eaeb257e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1487.945 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 23a5bee0d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1487.945 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2407f45aa

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1487.945 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 10b5d1318

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1487.945 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 12caab70f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1487.945 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 12caab70f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1487.945 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 12caab70f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1487.945 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: c93001f4

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: c93001f4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1487.945 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.667. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1618201f5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1487.945 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1618201f5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1487.945 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1618201f5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1487.945 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1618201f5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1487.945 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 193a90b98

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1487.945 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 193a90b98

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1487.945 ; gain = 0.000
Ending Placer Task | Checksum: cf839207

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1487.945 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1487.945 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.370 . Memory (MB): peak = 1487.945 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/proj_sasaoka/Display3D/Display3D.runs/impl_1/FPGA_TOP_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file FPGA_TOP_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1487.945 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file FPGA_TOP_utilization_placed.rpt -pb FPGA_TOP_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1487.945 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file FPGA_TOP_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1487.945 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 2488b276 ConstDB: 0 ShapeSum: aafadf91 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 137daf083

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1487.945 ; gain = 0.000
Post Restoration Checksum: NetGraph: 97fa76dc NumContArr: 9fe079a7 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 137daf083

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1487.945 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 137daf083

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1487.945 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 137daf083

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1487.945 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 23a5b464a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1487.945 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.745  | TNS=0.000  | WHS=-0.431 | THS=-49.763|

Phase 2 Router Initialization | Checksum: 232ecb90e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1487.945 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f4803139

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1487.945 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 497
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.164  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18f2f3b4a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1487.945 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.164  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: f8a053c0

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1487.945 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: f8a053c0

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1487.945 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: f8a053c0

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1487.945 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f8a053c0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1487.945 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: f8a053c0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1487.945 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 78c12156

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1487.945 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.168  | TNS=0.000  | WHS=0.033  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: f15ad47b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1487.945 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: f15ad47b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1487.945 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.20282 %
  Global Horizontal Routing Utilization  = 1.55258 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 95339225

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1487.945 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 95339225

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1487.945 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: b6ab36c6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1487.945 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.168  | TNS=0.000  | WHS=0.033  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: b6ab36c6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1487.945 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1487.945 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1487.945 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.514 . Memory (MB): peak = 1487.945 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/proj_sasaoka/Display3D/Display3D.runs/impl_1/FPGA_TOP_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file FPGA_TOP_drc_routed.rpt -pb FPGA_TOP_drc_routed.pb -rpx FPGA_TOP_drc_routed.rpx
Command: report_drc -file FPGA_TOP_drc_routed.rpt -pb FPGA_TOP_drc_routed.pb -rpx FPGA_TOP_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/proj_sasaoka/Display3D/Display3D.runs/impl_1/FPGA_TOP_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file FPGA_TOP_methodology_drc_routed.rpt -pb FPGA_TOP_methodology_drc_routed.pb -rpx FPGA_TOP_methodology_drc_routed.rpx
Command: report_methodology -file FPGA_TOP_methodology_drc_routed.rpt -pb FPGA_TOP_methodology_drc_routed.pb -rpx FPGA_TOP_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/proj_sasaoka/Display3D/Display3D.runs/impl_1/FPGA_TOP_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file FPGA_TOP_power_routed.rpt -pb FPGA_TOP_power_summary_routed.pb -rpx FPGA_TOP_power_routed.rpx
Command: report_power -file FPGA_TOP_power_routed.rpt -pb FPGA_TOP_power_summary_routed.pb -rpx FPGA_TOP_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
104 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file FPGA_TOP_route_status.rpt -pb FPGA_TOP_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file FPGA_TOP_timing_summary_routed.rpt -pb FPGA_TOP_timing_summary_routed.pb -rpx FPGA_TOP_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file FPGA_TOP_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file FPGA_TOP_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Nov 17 13:26:15 2020...
