{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701688280710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701688280710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 16:41:20 2023 " "Processing started: Mon Dec 04 16:41:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701688280710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688280710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688280710 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701688281171 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701688281171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider_tb-bhv " "Found design unit 1: clock_divider_tb-bhv" {  } { { "clock_divider_tb.vhd" "" { Text "C:/EE224 project/CPU/clock_divider_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688292991 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_tb " "Found entity 1: clock_divider_tb" {  } { { "clock_divider_tb.vhd" "" { Text "C:/EE224 project/CPU/clock_divider_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688292991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688292991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-main " "Found design unit 1: cpu-main" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688293007 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688293007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 8 4 " "Found 8 design units, including 4 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-basic " "Found design unit 1: full_adder-basic" {  } { { "ALU.vhd" "" { Text "C:/EE224 project/CPU/ALU.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688293007 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 carry_generate-basic " "Found design unit 2: carry_generate-basic" {  } { { "ALU.vhd" "" { Text "C:/EE224 project/CPU/ALU.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688293007 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 adder-look_ahead " "Found design unit 3: adder-look_ahead" {  } { { "ALU.vhd" "" { Text "C:/EE224 project/CPU/ALU.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688293007 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 alu-behave " "Found design unit 4: alu-behave" {  } { { "ALU.vhd" "" { Text "C:/EE224 project/CPU/ALU.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688293007 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "ALU.vhd" "" { Text "C:/EE224 project/CPU/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688293007 ""} { "Info" "ISGN_ENTITY_NAME" "2 carry_generate " "Found entity 2: carry_generate" {  } { { "ALU.vhd" "" { Text "C:/EE224 project/CPU/ALU.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688293007 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder " "Found entity 3: adder" {  } { { "ALU.vhd" "" { Text "C:/EE224 project/CPU/ALU.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688293007 ""} { "Info" "ISGN_ENTITY_NAME" "4 alu " "Found entity 4: alu" {  } { { "ALU.vhd" "" { Text "C:/EE224 project/CPU/ALU.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688293007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se9_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se9_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE9_shifter-bhv " "Found design unit 1: SE9_shifter-bhv" {  } { { "SE9_shifter.vhd" "" { Text "C:/EE224 project/CPU/SE9_shifter.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688293007 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE9_shifter " "Found entity 1: SE9_shifter" {  } { { "SE9_shifter.vhd" "" { Text "C:/EE224 project/CPU/SE9_shifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688293007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE6-bhv " "Found design unit 1: SE6-bhv" {  } { { "SE6.vhd" "" { Text "C:/EE224 project/CPU/SE6.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688293007 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE6 " "Found entity 1: SE6" {  } { { "SE6.vhd" "" { Text "C:/EE224 project/CPU/SE6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688293007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-bhv " "Found design unit 1: reg-bhv" {  } { { "Register.vhd" "" { Text "C:/EE224 project/CPU/Register.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688293023 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "Register.vhd" "" { Text "C:/EE224 project/CPU/Register.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688293023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-arch " "Found design unit 1: reg_file-arch" {  } { { "Register File.vhd" "" { Text "C:/EE224 project/CPU/Register File.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688293023 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "Register File.vhd" "" { Text "C:/EE224 project/CPU/Register File.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688293023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4x2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4x2-bhv " "Found design unit 1: MUX_4x2-bhv" {  } { { "MUX_4x2.vhd" "" { Text "C:/EE224 project/CPU/MUX_4x2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688293023 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4x2 " "Found entity 1: MUX_4x2" {  } { { "MUX_4x2.vhd" "" { Text "C:/EE224 project/CPU/MUX_4x2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688293023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2x1-bhv " "Found design unit 1: MUX_2x1-bhv" {  } { { "MUX_2x1.vhd" "" { Text "C:/EE224 project/CPU/MUX_2x1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688293023 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2x1 " "Found entity 1: MUX_2x1" {  } { { "MUX_2x1.vhd" "" { Text "C:/EE224 project/CPU/MUX_2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688293023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-form " "Found design unit 1: Memory-form" {  } { { "Memory.vhd" "" { Text "C:/EE224 project/CPU/Memory.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688293023 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "C:/EE224 project/CPU/Memory.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688293023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se6_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se6_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE6_shifter-bhv " "Found design unit 1: SE6_shifter-bhv" {  } { { "SE6_Shifter.vhd" "" { Text "C:/EE224 project/CPU/SE6_Shifter.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688293023 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE6_shifter " "Found entity 1: SE6_shifter" {  } { { "SE6_Shifter.vhd" "" { Text "C:/EE224 project/CPU/SE6_Shifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688293023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293023 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RF_D2 CPU.vhd(75) " "VHDL Signal Declaration warning at CPU.vhd(75): used implicit default value for signal \"RF_D2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 75 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RF_D3 CPU.vhd(75) " "Verilog HDL or VHDL warning at CPU.vhd(75): object \"RF_D3\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_z CPU.vhd(82) " "Verilog HDL or VHDL warning at CPU.vhd(82): object \"alu_z\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_carry CPU.vhd(82) " "Verilog HDL or VHDL warning at CPU.vhd(82): object \"alu_carry\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1 CPU.vhd(124) " "VHDL Process Statement warning at CPU.vhd(124): signal \"T1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2 CPU.vhd(125) " "VHDL Process Statement warning at CPU.vhd(125): signal \"T2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T3 CPU.vhd(126) " "VHDL Process Statement warning at CPU.vhd(126): signal \"T3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TZ CPU.vhd(127) " "VHDL Process Statement warning at CPU.vhd(127): signal \"TZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr_reg CPU.vhd(128) " "VHDL Process Statement warning at CPU.vhd(128): signal \"instr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEM_DOUT CPU.vhd(143) " "VHDL Process Statement warning at CPU.vhd(143): signal \"MEM_DOUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_C CPU.vhd(148) " "VHDL Process Statement warning at CPU.vhd(148): signal \"ALU_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr_reg CPU.vhd(150) " "VHDL Process Statement warning at CPU.vhd(150): signal \"instr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr_reg CPU.vhd(176) " "VHDL Process Statement warning at CPU.vhd(176): signal \"instr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr_reg CPU.vhd(177) " "VHDL Process Statement warning at CPU.vhd(177): signal \"instr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D1 CPU.vhd(178) " "VHDL Process Statement warning at CPU.vhd(178): signal \"RF_D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D2 CPU.vhd(179) " "VHDL Process Statement warning at CPU.vhd(179): signal \"RF_D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr_reg CPU.vhd(181) " "VHDL Process Statement warning at CPU.vhd(181): signal \"instr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1 CPU.vhd(202) " "VHDL Process Statement warning at CPU.vhd(202): signal \"T1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2 CPU.vhd(203) " "VHDL Process Statement warning at CPU.vhd(203): signal \"T2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr_reg CPU.vhd(205) " "VHDL Process Statement warning at CPU.vhd(205): signal \"instr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_C CPU.vhd(222) " "VHDL Process Statement warning at CPU.vhd(222): signal \"ALU_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T3 CPU.vhd(235) " "VHDL Process Statement warning at CPU.vhd(235): signal \"T3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_A3 CPU.vhd(236) " "VHDL Process Statement warning at CPU.vhd(236): signal \"RF_A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr_reg CPU.vhd(248) " "VHDL Process Statement warning at CPU.vhd(248): signal \"instr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D1 CPU.vhd(249) " "VHDL Process Statement warning at CPU.vhd(249): signal \"RF_D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1 CPU.vhd(261) " "VHDL Process Statement warning at CPU.vhd(261): signal \"T1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr_reg CPU.vhd(262) " "VHDL Process Statement warning at CPU.vhd(262): signal \"instr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIGN_EXTENDER_6_OUTPUT CPU.vhd(263) " "VHDL Process Statement warning at CPU.vhd(263): signal \"SIGN_EXTENDER_6_OUTPUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_C CPU.vhd(265) " "VHDL Process Statement warning at CPU.vhd(265): signal \"ALU_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr_reg CPU.vhd(267) " "VHDL Process Statement warning at CPU.vhd(267): signal \"instr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T3 CPU.vhd(286) " "VHDL Process Statement warning at CPU.vhd(286): signal \"T3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 286 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr_reg CPU.vhd(287) " "VHDL Process Statement warning at CPU.vhd(287): signal \"instr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr_reg CPU.vhd(299) " "VHDL Process Statement warning at CPU.vhd(299): signal \"instr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D1 CPU.vhd(300) " "VHDL Process Statement warning at CPU.vhd(300): signal \"RF_D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 300 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T3 CPU.vhd(312) " "VHDL Process Statement warning at CPU.vhd(312): signal \"T3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEM_D CPU.vhd(313) " "VHDL Process Statement warning at CPU.vhd(313): signal \"MEM_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T3 CPU.vhd(326) " "VHDL Process Statement warning at CPU.vhd(326): signal \"T3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr_reg CPU.vhd(327) " "VHDL Process Statement warning at CPU.vhd(327): signal \"instr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T3 CPU.vhd(339) " "VHDL Process Statement warning at CPU.vhd(339): signal \"T3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2 CPU.vhd(340) " "VHDL Process Statement warning at CPU.vhd(340): signal \"T2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1 CPU.vhd(352) " "VHDL Process Statement warning at CPU.vhd(352): signal \"T1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 352 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2 CPU.vhd(353) " "VHDL Process Statement warning at CPU.vhd(353): signal \"T2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 353 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_C CPU.vhd(355) " "VHDL Process Statement warning at CPU.vhd(355): signal \"ALU_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_C CPU.vhd(373) " "VHDL Process Statement warning at CPU.vhd(373): signal \"ALU_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 373 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr_reg CPU.vhd(385) " "VHDL Process Statement warning at CPU.vhd(385): signal \"instr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 385 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIGN_SHIFTER_6_OUTPUT CPU.vhd(386) " "VHDL Process Statement warning at CPU.vhd(386): signal \"SIGN_SHIFTER_6_OUTPUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 386 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_C CPU.vhd(388) " "VHDL Process Statement warning at CPU.vhd(388): signal \"ALU_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 388 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr_reg CPU.vhd(390) " "VHDL Process Statement warning at CPU.vhd(390): signal \"instr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 390 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr_reg CPU.vhd(408) " "VHDL Process Statement warning at CPU.vhd(408): signal \"instr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 408 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr_reg CPU.vhd(410) " "VHDL Process Statement warning at CPU.vhd(410): signal \"instr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 410 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2 CPU.vhd(427) " "VHDL Process Statement warning at CPU.vhd(427): signal \"T2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 427 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr_reg CPU.vhd(439) " "VHDL Process Statement warning at CPU.vhd(439): signal \"instr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 439 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIGN_SHIFTER_9_OUTPUT CPU.vhd(440) " "VHDL Process Statement warning at CPU.vhd(440): signal \"SIGN_SHIFTER_9_OUTPUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 440 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_C CPU.vhd(442) " "VHDL Process Statement warning at CPU.vhd(442): signal \"ALU_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 442 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr_reg CPU.vhd(453) " "VHDL Process Statement warning at CPU.vhd(453): signal \"instr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 453 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr_reg CPU.vhd(465) " "VHDL Process Statement warning at CPU.vhd(465): signal \"instr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 465 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T3 CPU.vhd(466) " "VHDL Process Statement warning at CPU.vhd(466): signal \"T3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 466 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr_reg CPU.vhd(477) " "VHDL Process Statement warning at CPU.vhd(477): signal \"instr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 477 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MEM_A CPU.vhd(114) " "VHDL Process Statement warning at CPU.vhd(114): inferring latch(es) for signal or variable \"MEM_A\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_A CPU.vhd(114) " "VHDL Process Statement warning at CPU.vhd(114): inferring latch(es) for signal or variable \"ALU_A\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_B CPU.vhd(114) " "VHDL Process Statement warning at CPU.vhd(114): inferring latch(es) for signal or variable \"ALU_B\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_SEL CPU.vhd(114) " "VHDL Process Statement warning at CPU.vhd(114): inferring latch(es) for signal or variable \"ALU_SEL\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_fsm_state_var CPU.vhd(114) " "VHDL Process Statement warning at CPU.vhd(114): inferring latch(es) for signal or variable \"next_fsm_state_var\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_A1 CPU.vhd(114) " "VHDL Process Statement warning at CPU.vhd(114): inferring latch(es) for signal or variable \"RF_A1\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_A2 CPU.vhd(114) " "VHDL Process Statement warning at CPU.vhd(114): inferring latch(es) for signal or variable \"RF_A2\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "instr_reg CPU.vhd(114) " "VHDL Process Statement warning at CPU.vhd(114): inferring latch(es) for signal or variable \"instr_reg\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SIGN_EXTENDER_6_INPUT CPU.vhd(114) " "VHDL Process Statement warning at CPU.vhd(114): inferring latch(es) for signal or variable \"SIGN_EXTENDER_6_INPUT\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_A3 CPU.vhd(114) " "VHDL Process Statement warning at CPU.vhd(114): inferring latch(es) for signal or variable \"RF_A3\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MEM_D CPU.vhd(114) " "VHDL Process Statement warning at CPU.vhd(114): inferring latch(es) for signal or variable \"MEM_D\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "program_counter CPU.vhd(114) " "VHDL Process Statement warning at CPU.vhd(114): inferring latch(es) for signal or variable \"program_counter\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SIGN_SHIFTER_6_INPUT CPU.vhd(114) " "VHDL Process Statement warning at CPU.vhd(114): inferring latch(es) for signal or variable \"SIGN_SHIFTER_6_INPUT\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SIGN_SHIFTER_9_INPUT CPU.vhd(114) " "VHDL Process Statement warning at CPU.vhd(114): inferring latch(es) for signal or variable \"SIGN_SHIFTER_9_INPUT\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T1 CPU.vhd(114) " "VHDL Process Statement warning at CPU.vhd(114): inferring latch(es) for signal or variable \"T1\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T3 CPU.vhd(114) " "VHDL Process Statement warning at CPU.vhd(114): inferring latch(es) for signal or variable \"T3\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TZ CPU.vhd(114) " "VHDL Process Statement warning at CPU.vhd(114): inferring latch(es) for signal or variable \"TZ\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "T2 CPU.vhd(77) " "Using initial value X (don't care) for net \"T2\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 77 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGN_SHIFTER_9_INPUT\[0\] CPU.vhd(114) " "Inferred latch for \"SIGN_SHIFTER_9_INPUT\[0\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGN_SHIFTER_9_INPUT\[1\] CPU.vhd(114) " "Inferred latch for \"SIGN_SHIFTER_9_INPUT\[1\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGN_SHIFTER_9_INPUT\[2\] CPU.vhd(114) " "Inferred latch for \"SIGN_SHIFTER_9_INPUT\[2\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGN_SHIFTER_9_INPUT\[3\] CPU.vhd(114) " "Inferred latch for \"SIGN_SHIFTER_9_INPUT\[3\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGN_SHIFTER_9_INPUT\[4\] CPU.vhd(114) " "Inferred latch for \"SIGN_SHIFTER_9_INPUT\[4\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGN_SHIFTER_9_INPUT\[5\] CPU.vhd(114) " "Inferred latch for \"SIGN_SHIFTER_9_INPUT\[5\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGN_SHIFTER_9_INPUT\[6\] CPU.vhd(114) " "Inferred latch for \"SIGN_SHIFTER_9_INPUT\[6\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGN_SHIFTER_9_INPUT\[7\] CPU.vhd(114) " "Inferred latch for \"SIGN_SHIFTER_9_INPUT\[7\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGN_SHIFTER_9_INPUT\[8\] CPU.vhd(114) " "Inferred latch for \"SIGN_SHIFTER_9_INPUT\[8\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGN_SHIFTER_6_INPUT\[0\] CPU.vhd(114) " "Inferred latch for \"SIGN_SHIFTER_6_INPUT\[0\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGN_SHIFTER_6_INPUT\[1\] CPU.vhd(114) " "Inferred latch for \"SIGN_SHIFTER_6_INPUT\[1\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGN_SHIFTER_6_INPUT\[2\] CPU.vhd(114) " "Inferred latch for \"SIGN_SHIFTER_6_INPUT\[2\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGN_SHIFTER_6_INPUT\[3\] CPU.vhd(114) " "Inferred latch for \"SIGN_SHIFTER_6_INPUT\[3\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGN_SHIFTER_6_INPUT\[4\] CPU.vhd(114) " "Inferred latch for \"SIGN_SHIFTER_6_INPUT\[4\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGN_SHIFTER_6_INPUT\[5\] CPU.vhd(114) " "Inferred latch for \"SIGN_SHIFTER_6_INPUT\[5\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter\[0\] CPU.vhd(114) " "Inferred latch for \"program_counter\[0\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter\[1\] CPU.vhd(114) " "Inferred latch for \"program_counter\[1\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter\[2\] CPU.vhd(114) " "Inferred latch for \"program_counter\[2\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter\[3\] CPU.vhd(114) " "Inferred latch for \"program_counter\[3\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter\[4\] CPU.vhd(114) " "Inferred latch for \"program_counter\[4\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter\[5\] CPU.vhd(114) " "Inferred latch for \"program_counter\[5\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter\[6\] CPU.vhd(114) " "Inferred latch for \"program_counter\[6\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter\[7\] CPU.vhd(114) " "Inferred latch for \"program_counter\[7\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter\[8\] CPU.vhd(114) " "Inferred latch for \"program_counter\[8\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter\[9\] CPU.vhd(114) " "Inferred latch for \"program_counter\[9\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter\[10\] CPU.vhd(114) " "Inferred latch for \"program_counter\[10\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter\[11\] CPU.vhd(114) " "Inferred latch for \"program_counter\[11\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter\[12\] CPU.vhd(114) " "Inferred latch for \"program_counter\[12\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter\[13\] CPU.vhd(114) " "Inferred latch for \"program_counter\[13\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter\[14\] CPU.vhd(114) " "Inferred latch for \"program_counter\[14\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter\[15\] CPU.vhd(114) " "Inferred latch for \"program_counter\[15\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_D\[0\] CPU.vhd(114) " "Inferred latch for \"MEM_D\[0\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_D\[1\] CPU.vhd(114) " "Inferred latch for \"MEM_D\[1\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_D\[2\] CPU.vhd(114) " "Inferred latch for \"MEM_D\[2\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_D\[3\] CPU.vhd(114) " "Inferred latch for \"MEM_D\[3\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_D\[4\] CPU.vhd(114) " "Inferred latch for \"MEM_D\[4\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_D\[5\] CPU.vhd(114) " "Inferred latch for \"MEM_D\[5\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_D\[6\] CPU.vhd(114) " "Inferred latch for \"MEM_D\[6\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_D\[7\] CPU.vhd(114) " "Inferred latch for \"MEM_D\[7\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_D\[8\] CPU.vhd(114) " "Inferred latch for \"MEM_D\[8\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_D\[9\] CPU.vhd(114) " "Inferred latch for \"MEM_D\[9\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_D\[10\] CPU.vhd(114) " "Inferred latch for \"MEM_D\[10\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_D\[11\] CPU.vhd(114) " "Inferred latch for \"MEM_D\[11\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_D\[12\] CPU.vhd(114) " "Inferred latch for \"MEM_D\[12\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_D\[13\] CPU.vhd(114) " "Inferred latch for \"MEM_D\[13\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_D\[14\] CPU.vhd(114) " "Inferred latch for \"MEM_D\[14\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_D\[15\] CPU.vhd(114) " "Inferred latch for \"MEM_D\[15\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A3\[0\] CPU.vhd(114) " "Inferred latch for \"RF_A3\[0\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A3\[1\] CPU.vhd(114) " "Inferred latch for \"RF_A3\[1\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A3\[2\] CPU.vhd(114) " "Inferred latch for \"RF_A3\[2\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGN_EXTENDER_6_INPUT\[0\] CPU.vhd(114) " "Inferred latch for \"SIGN_EXTENDER_6_INPUT\[0\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGN_EXTENDER_6_INPUT\[1\] CPU.vhd(114) " "Inferred latch for \"SIGN_EXTENDER_6_INPUT\[1\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGN_EXTENDER_6_INPUT\[2\] CPU.vhd(114) " "Inferred latch for \"SIGN_EXTENDER_6_INPUT\[2\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGN_EXTENDER_6_INPUT\[3\] CPU.vhd(114) " "Inferred latch for \"SIGN_EXTENDER_6_INPUT\[3\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGN_EXTENDER_6_INPUT\[4\] CPU.vhd(114) " "Inferred latch for \"SIGN_EXTENDER_6_INPUT\[4\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGN_EXTENDER_6_INPUT\[5\] CPU.vhd(114) " "Inferred latch for \"SIGN_EXTENDER_6_INPUT\[5\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A2\[0\] CPU.vhd(114) " "Inferred latch for \"RF_A2\[0\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A2\[1\] CPU.vhd(114) " "Inferred latch for \"RF_A2\[1\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A2\[2\] CPU.vhd(114) " "Inferred latch for \"RF_A2\[2\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A1\[0\] CPU.vhd(114) " "Inferred latch for \"RF_A1\[0\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A1\[1\] CPU.vhd(114) " "Inferred latch for \"RF_A1\[1\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A1\[2\] CPU.vhd(114) " "Inferred latch for \"RF_A1\[2\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_fsm_state_var.S20 CPU.vhd(114) " "Inferred latch for \"next_fsm_state_var.S20\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_fsm_state_var.S19 CPU.vhd(114) " "Inferred latch for \"next_fsm_state_var.S19\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_fsm_state_var.S18 CPU.vhd(114) " "Inferred latch for \"next_fsm_state_var.S18\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_fsm_state_var.S17 CPU.vhd(114) " "Inferred latch for \"next_fsm_state_var.S17\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_fsm_state_var.S16 CPU.vhd(114) " "Inferred latch for \"next_fsm_state_var.S16\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_fsm_state_var.S15 CPU.vhd(114) " "Inferred latch for \"next_fsm_state_var.S15\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_fsm_state_var.S14 CPU.vhd(114) " "Inferred latch for \"next_fsm_state_var.S14\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_fsm_state_var.S13 CPU.vhd(114) " "Inferred latch for \"next_fsm_state_var.S13\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_fsm_state_var.S12 CPU.vhd(114) " "Inferred latch for \"next_fsm_state_var.S12\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_fsm_state_var.S11 CPU.vhd(114) " "Inferred latch for \"next_fsm_state_var.S11\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_fsm_state_var.S10 CPU.vhd(114) " "Inferred latch for \"next_fsm_state_var.S10\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_fsm_state_var.S9 CPU.vhd(114) " "Inferred latch for \"next_fsm_state_var.S9\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_fsm_state_var.S8 CPU.vhd(114) " "Inferred latch for \"next_fsm_state_var.S8\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_fsm_state_var.S7 CPU.vhd(114) " "Inferred latch for \"next_fsm_state_var.S7\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_fsm_state_var.S6 CPU.vhd(114) " "Inferred latch for \"next_fsm_state_var.S6\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_fsm_state_var.S5 CPU.vhd(114) " "Inferred latch for \"next_fsm_state_var.S5\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_fsm_state_var.S4 CPU.vhd(114) " "Inferred latch for \"next_fsm_state_var.S4\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_fsm_state_var.S3 CPU.vhd(114) " "Inferred latch for \"next_fsm_state_var.S3\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_fsm_state_var.S2 CPU.vhd(114) " "Inferred latch for \"next_fsm_state_var.S2\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_fsm_state_var.S1 CPU.vhd(114) " "Inferred latch for \"next_fsm_state_var.S1\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_SEL\[0\] CPU.vhd(114) " "Inferred latch for \"ALU_SEL\[0\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_SEL\[1\] CPU.vhd(114) " "Inferred latch for \"ALU_SEL\[1\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_SEL\[2\] CPU.vhd(114) " "Inferred latch for \"ALU_SEL\[2\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[0\] CPU.vhd(114) " "Inferred latch for \"ALU_B\[0\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[1\] CPU.vhd(114) " "Inferred latch for \"ALU_B\[1\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[2\] CPU.vhd(114) " "Inferred latch for \"ALU_B\[2\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[3\] CPU.vhd(114) " "Inferred latch for \"ALU_B\[3\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[4\] CPU.vhd(114) " "Inferred latch for \"ALU_B\[4\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[5\] CPU.vhd(114) " "Inferred latch for \"ALU_B\[5\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[6\] CPU.vhd(114) " "Inferred latch for \"ALU_B\[6\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[7\] CPU.vhd(114) " "Inferred latch for \"ALU_B\[7\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[8\] CPU.vhd(114) " "Inferred latch for \"ALU_B\[8\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[9\] CPU.vhd(114) " "Inferred latch for \"ALU_B\[9\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[10\] CPU.vhd(114) " "Inferred latch for \"ALU_B\[10\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[11\] CPU.vhd(114) " "Inferred latch for \"ALU_B\[11\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[12\] CPU.vhd(114) " "Inferred latch for \"ALU_B\[12\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[13\] CPU.vhd(114) " "Inferred latch for \"ALU_B\[13\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[14\] CPU.vhd(114) " "Inferred latch for \"ALU_B\[14\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[15\] CPU.vhd(114) " "Inferred latch for \"ALU_B\[15\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[0\] CPU.vhd(114) " "Inferred latch for \"ALU_A\[0\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[1\] CPU.vhd(114) " "Inferred latch for \"ALU_A\[1\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[2\] CPU.vhd(114) " "Inferred latch for \"ALU_A\[2\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[3\] CPU.vhd(114) " "Inferred latch for \"ALU_A\[3\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[4\] CPU.vhd(114) " "Inferred latch for \"ALU_A\[4\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[5\] CPU.vhd(114) " "Inferred latch for \"ALU_A\[5\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[6\] CPU.vhd(114) " "Inferred latch for \"ALU_A\[6\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[7\] CPU.vhd(114) " "Inferred latch for \"ALU_A\[7\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[8\] CPU.vhd(114) " "Inferred latch for \"ALU_A\[8\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[9\] CPU.vhd(114) " "Inferred latch for \"ALU_A\[9\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[10\] CPU.vhd(114) " "Inferred latch for \"ALU_A\[10\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[11\] CPU.vhd(114) " "Inferred latch for \"ALU_A\[11\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[12\] CPU.vhd(114) " "Inferred latch for \"ALU_A\[12\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[13\] CPU.vhd(114) " "Inferred latch for \"ALU_A\[13\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[14\] CPU.vhd(114) " "Inferred latch for \"ALU_A\[14\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[15\] CPU.vhd(114) " "Inferred latch for \"ALU_A\[15\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_A\[0\] CPU.vhd(114) " "Inferred latch for \"MEM_A\[0\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_A\[1\] CPU.vhd(114) " "Inferred latch for \"MEM_A\[1\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_A\[2\] CPU.vhd(114) " "Inferred latch for \"MEM_A\[2\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_A\[3\] CPU.vhd(114) " "Inferred latch for \"MEM_A\[3\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_A\[4\] CPU.vhd(114) " "Inferred latch for \"MEM_A\[4\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_A\[5\] CPU.vhd(114) " "Inferred latch for \"MEM_A\[5\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_A\[6\] CPU.vhd(114) " "Inferred latch for \"MEM_A\[6\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_A\[7\] CPU.vhd(114) " "Inferred latch for \"MEM_A\[7\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_A\[8\] CPU.vhd(114) " "Inferred latch for \"MEM_A\[8\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_A\[9\] CPU.vhd(114) " "Inferred latch for \"MEM_A\[9\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_A\[10\] CPU.vhd(114) " "Inferred latch for \"MEM_A\[10\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_A\[11\] CPU.vhd(114) " "Inferred latch for \"MEM_A\[11\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_A\[12\] CPU.vhd(114) " "Inferred latch for \"MEM_A\[12\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_A\[13\] CPU.vhd(114) " "Inferred latch for \"MEM_A\[13\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293089 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_A\[14\] CPU.vhd(114) " "Inferred latch for \"MEM_A\[14\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293102 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_A\[15\] CPU.vhd(114) " "Inferred latch for \"MEM_A\[15\]\" at CPU.vhd(114)" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688293102 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:memory_unit " "Elaborating entity \"Memory\" for hierarchy \"Memory:memory_unit\"" {  } { { "CPU.vhd" "memory_unit" { Text "C:/EE224 project/CPU/CPU.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701688293102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:Arithmetic_Logical_Unit " "Elaborating entity \"alu\" for hierarchy \"alu:Arithmetic_Logical_Unit\"" {  } { { "CPU.vhd" "Arithmetic_Logical_Unit" { Text "C:/EE224 project/CPU/CPU.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701688293107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder alu:Arithmetic_Logical_Unit\|adder:adder1 " "Elaborating entity \"adder\" for hierarchy \"alu:Arithmetic_Logical_Unit\|adder:adder1\"" {  } { { "ALU.vhd" "adder1" { Text "C:/EE224 project/CPU/ALU.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701688293107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder alu:Arithmetic_Logical_Unit\|adder:adder1\|full_adder:\\ADDER:0:ADDX " "Elaborating entity \"full_adder\" for hierarchy \"alu:Arithmetic_Logical_Unit\|adder:adder1\|full_adder:\\ADDER:0:ADDX\"" {  } { { "ALU.vhd" "\\ADDER:0:ADDX" { Text "C:/EE224 project/CPU/ALU.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701688293107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_generate alu:Arithmetic_Logical_Unit\|adder:adder1\|carry_generate:\\CARRIER:0:CARRYX " "Elaborating entity \"carry_generate\" for hierarchy \"alu:Arithmetic_Logical_Unit\|adder:adder1\|carry_generate:\\CARRIER:0:CARRYX\"" {  } { { "ALU.vhd" "\\CARRIER:0:CARRYX" { Text "C:/EE224 project/CPU/ALU.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701688293118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:Register_file " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:Register_file\"" {  } { { "CPU.vhd" "Register_file" { Text "C:/EE224 project/CPU/CPU.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701688293121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg_file:Register_file\|reg:reg0 " "Elaborating entity \"reg\" for hierarchy \"reg_file:Register_file\|reg:reg0\"" {  } { { "Register File.vhd" "reg0" { Text "C:/EE224 project/CPU/Register File.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701688293139 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en Register.vhd(19) " "VHDL Process Statement warning at Register.vhd(19): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register.vhd" "" { Text "C:/EE224 project/CPU/Register.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293139 "|CPU|reg_file:Register_file|reg:reg0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "storage Register.vhd(22) " "VHDL Process Statement warning at Register.vhd(22): signal \"storage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register.vhd" "" { Text "C:/EE224 project/CPU/Register.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293139 "|CPU|reg_file:Register_file|reg:reg0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE6 SE6:Signed_Extender_6 " "Elaborating entity \"SE6\" for hierarchy \"SE6:Signed_Extender_6\"" {  } { { "CPU.vhd" "Signed_Extender_6" { Text "C:/EE224 project/CPU/CPU.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701688293165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE6_shifter SE6_shifter:Signed_Shifter_6 " "Elaborating entity \"SE6_shifter\" for hierarchy \"SE6_shifter:Signed_Shifter_6\"" {  } { { "CPU.vhd" "Signed_Shifter_6" { Text "C:/EE224 project/CPU/CPU.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701688293171 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp SE6_Shifter.vhd(19) " "VHDL Process Statement warning at SE6_Shifter.vhd(19): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SE6_Shifter.vhd" "" { Text "C:/EE224 project/CPU/SE6_Shifter.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293171 "|CPU|SE6_shifter:Signed_Shifter_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE9_shifter SE9_shifter:Signed_Shifter_9 " "Elaborating entity \"SE9_shifter\" for hierarchy \"SE9_shifter:Signed_Shifter_9\"" {  } { { "CPU.vhd" "Signed_Shifter_9" { Text "C:/EE224 project/CPU/CPU.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701688293171 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp SE9_shifter.vhd(19) " "VHDL Process Statement warning at SE9_shifter.vhd(19): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SE9_shifter.vhd" "" { Text "C:/EE224 project/CPU/SE9_shifter.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688293171 "|CPU|SE9_shifter:Signed_Shifter_9"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Memory:memory_unit\|RAM " "RAM logic \"Memory:memory_unit\|RAM\" is uninferred because MIF is not supported for the selected family" {  } { { "Memory.vhd" "RAM" { Text "C:/EE224 project/CPU/Memory.vhd" 19 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1701688293395 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1701688293395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_SEL\[0\] " "LATCH primitive \"ALU_SEL\[0\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701688293491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SIGN_EXTENDER_6_INPUT\[4\] " "LATCH primitive \"SIGN_EXTENDER_6_INPUT\[4\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701688293491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SIGN_SHIFTER_6_INPUT\[4\] " "LATCH primitive \"SIGN_SHIFTER_6_INPUT\[4\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701688293491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_fsm_state_var.S2_2104 " "LATCH primitive \"next_fsm_state_var.S2_2104\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701688293491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_fsm_state_var.S3_2081 " "LATCH primitive \"next_fsm_state_var.S3_2081\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701688293491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_fsm_state_var.S1_2127 " "LATCH primitive \"next_fsm_state_var.S1_2127\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701688293491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "program_counter\[1\] " "LATCH primitive \"program_counter\[1\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701688293491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "program_counter\[2\] " "LATCH primitive \"program_counter\[2\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701688293491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "program_counter\[3\] " "LATCH primitive \"program_counter\[3\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701688293491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "program_counter\[4\] " "LATCH primitive \"program_counter\[4\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701688293491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SIGN_SHIFTER_9_INPUT\[4\] " "LATCH primitive \"SIGN_SHIFTER_9_INPUT\[4\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701688293491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "program_counter\[5\] " "LATCH primitive \"program_counter\[5\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701688293491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "program_counter\[6\] " "LATCH primitive \"program_counter\[6\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701688293491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SIGN_SHIFTER_9_INPUT\[6\] " "LATCH primitive \"SIGN_SHIFTER_9_INPUT\[6\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701688293491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "program_counter\[7\] " "LATCH primitive \"program_counter\[7\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701688293491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "program_counter\[8\] " "LATCH primitive \"program_counter\[8\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701688293491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "program_counter\[9\] " "LATCH primitive \"program_counter\[9\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701688293491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "program_counter\[10\] " "LATCH primitive \"program_counter\[10\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701688293491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "program_counter\[11\] " "LATCH primitive \"program_counter\[11\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701688293491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "program_counter\[12\] " "LATCH primitive \"program_counter\[12\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701688293491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "program_counter\[13\] " "LATCH primitive \"program_counter\[13\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701688293491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "program_counter\[14\] " "LATCH primitive \"program_counter\[14\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701688293491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "program_counter\[15\] " "LATCH primitive \"program_counter\[15\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701688293491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "program_counter\[0\] " "LATCH primitive \"program_counter\[0\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701688293491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_B\[0\] " "Latch ALU_B\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.S1 " "Ports D and ENA on the latch are fed by the same signal fsm_state.S1" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701688293685 ""}  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701688293685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_fsm_state_var.S4_2058 " "Latch next_fsm_state_var.S4_2058 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.S1 " "Ports D and ENA on the latch are fed by the same signal fsm_state.S1" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701688293685 ""}  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701688293685 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_fsm_state_var.S4_2058 " "LATCH primitive \"next_fsm_state_var.S4_2058\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 114 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701688293688 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outp\[1\] GND " "Pin \"outp\[1\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688293690 "|cpu|outp[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outp\[2\] GND " "Pin \"outp\[2\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688293690 "|cpu|outp[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outp\[3\] GND " "Pin \"outp\[3\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688293690 "|cpu|outp[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outp\[4\] GND " "Pin \"outp\[4\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688293690 "|cpu|outp[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outp\[5\] GND " "Pin \"outp\[5\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688293690 "|cpu|outp[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outp\[6\] GND " "Pin \"outp\[6\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688293690 "|cpu|outp[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outp\[7\] GND " "Pin \"outp\[7\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688293690 "|cpu|outp[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outp\[8\] GND " "Pin \"outp\[8\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688293690 "|cpu|outp[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outp\[9\] GND " "Pin \"outp\[9\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688293690 "|cpu|outp[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outp\[10\] GND " "Pin \"outp\[10\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688293690 "|cpu|outp[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outp\[11\] GND " "Pin \"outp\[11\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688293690 "|cpu|outp[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outp\[12\] GND " "Pin \"outp\[12\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688293690 "|cpu|outp[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outp\[13\] GND " "Pin \"outp\[13\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688293690 "|cpu|outp[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outp\[14\] GND " "Pin \"outp\[14\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688293690 "|cpu|outp[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outp\[15\] GND " "Pin \"outp\[15\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/EE224 project/CPU/CPU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688293690 "|cpu|outp[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701688293690 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701688293744 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701688294043 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701688294140 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701688294140 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701688294155 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701688294155 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701688294155 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701688294155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 126 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701688294172 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 16:41:34 2023 " "Processing ended: Mon Dec 04 16:41:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701688294172 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701688294172 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701688294172 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688294172 ""}
