Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Oct 16 03:26:56 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/course-lab_3/vivado/rpt/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (159)
6. checking no_output_delay (133)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (159)
--------------------------------
 There are 159 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
rst_n
sm_tready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (133)
---------------------------------
 There are 133 ports with no output delay specified. (HIGH)

arready
awready
data_A[10]
data_A[11]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.331        0.000                      0                  390        0.140        0.000                      0                  390        5.500        0.000                       0                   242  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 6.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.331        0.000                      0                  390        0.140        0.000                      0                  390        5.500        0.000                       0                   242  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 an32Coef_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            n32Acc_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.532ns  (logic 8.633ns (74.858%)  route 2.899ns (25.142%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  an32Coef_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  an32Coef_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    an32Coef_reg_n_0_[16]
                                                                      r  n32Acc1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  n32Acc1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    n32Acc1__0_n_106
                                                                      r  n32Acc1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  n32Acc1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    n32Acc1__1_n_105
                                                                      r  n32Acc[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  n32Acc[19]_i_10/O
                         net (fo=1, unplaced)         0.000    10.442    n32Acc[19]_i_10_n_0
                                                                      r  n32Acc_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  n32Acc_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    n32Acc_reg[19]_i_7_n_0
                                                                      r  n32Acc_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  n32Acc_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    n32Acc_reg[23]_i_7_n_0
                                                                      r  n32Acc_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.432 r  n32Acc_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    12.050    n32Acc_reg[27]_i_7_n_4
                                                                      r  n32Acc[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.357 r  n32Acc[27]_i_3/O
                         net (fo=1, unplaced)         0.000    12.357    n32Acc[27]_i_3_n_0
                                                                      r  n32Acc_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.733 r  n32Acc_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.733    n32Acc_reg[27]_i_2_n_0
                                                                      r  n32Acc_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.064 r  n32Acc_reg[31]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.682    n32Acc0[31]
                                                                      r  n32Acc[31]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.307    13.989 r  n32Acc[31]_i_2/O
                         net (fo=1, unplaced)         0.000    13.989    n32Acc[31]_i_2_n_0
                         FDCE                                         r  n32Acc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
                                                      0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439    14.128    clk_IBUF_BUFG
                         FDCE                                         r  n32Acc_reg[31]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.044    14.320    n32Acc_reg[31]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -13.989    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 an32Coef_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            n32Acc_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.415ns  (logic 8.516ns (74.601%)  route 2.899ns (25.399%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  an32Coef_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  an32Coef_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    an32Coef_reg_n_0_[16]
                                                                      r  n32Acc1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  n32Acc1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    n32Acc1__0_n_106
                                                                      r  n32Acc1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  n32Acc1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    n32Acc1__1_n_105
                                                                      r  n32Acc[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  n32Acc[19]_i_10/O
                         net (fo=1, unplaced)         0.000    10.442    n32Acc[19]_i_10_n_0
                                                                      r  n32Acc_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  n32Acc_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    n32Acc_reg[19]_i_7_n_0
                                                                      r  n32Acc_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.315 r  n32Acc_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    11.933    n32Acc_reg[23]_i_7_n_4
                                                                      r  n32Acc[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.240 r  n32Acc[23]_i_3/O
                         net (fo=1, unplaced)         0.000    12.240    n32Acc[23]_i_3_n_0
                                                                      r  n32Acc_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.616 r  n32Acc_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.616    n32Acc_reg[23]_i_2_n_0
                                                                      r  n32Acc_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.947 r  n32Acc_reg[27]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    13.565    n32Acc0[27]
                                                                      r  n32Acc[27]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.307    13.872 r  n32Acc[27]_i_1/O
                         net (fo=1, unplaced)         0.000    13.872    n32Acc[27]_i_1_n_0
                         FDCE                                         r  n32Acc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
                                                      0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439    14.128    clk_IBUF_BUFG
                         FDCE                                         r  n32Acc_reg[27]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.044    14.320    n32Acc_reg[27]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -13.872    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 an32Coef_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            n32Acc_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.285ns  (logic 8.552ns (75.779%)  route 2.733ns (24.221%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  an32Coef_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  an32Coef_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    an32Coef_reg_n_0_[16]
                                                                      r  n32Acc1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  n32Acc1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    n32Acc1__0_n_106
                                                                      r  n32Acc1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  n32Acc1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    n32Acc1__1_n_105
                                                                      r  n32Acc[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  n32Acc[19]_i_10/O
                         net (fo=1, unplaced)         0.000    10.442    n32Acc[19]_i_10_n_0
                                                                      r  n32Acc_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  n32Acc_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    n32Acc_reg[19]_i_7_n_0
                                                                      r  n32Acc_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  n32Acc_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    n32Acc_reg[23]_i_7_n_0
                                                                      r  n32Acc_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.432 r  n32Acc_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    12.050    n32Acc_reg[27]_i_7_n_4
                                                                      r  n32Acc[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.357 r  n32Acc[27]_i_3/O
                         net (fo=1, unplaced)         0.000    12.357    n32Acc[27]_i_3_n_0
                                                                      r  n32Acc_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.733 r  n32Acc_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.733    n32Acc_reg[27]_i_2_n_0
                                                                      r  n32Acc_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.989 r  n32Acc_reg[31]_i_3/O[2]
                         net (fo=1, unplaced)         0.452    13.441    n32Acc0[30]
                                                                      r  n32Acc[30]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.301    13.742 r  n32Acc[30]_i_1/O
                         net (fo=1, unplaced)         0.000    13.742    n32Acc[30]_i_1_n_0
                         FDCE                                         r  n32Acc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
                                                      0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439    14.128    clk_IBUF_BUFG
                         FDCE                                         r  n32Acc_reg[30]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.044    14.320    n32Acc_reg[30]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -13.742    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 an32Coef_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            n32Acc_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.231ns  (logic 8.638ns (76.909%)  route 2.593ns (23.091%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  an32Coef_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  an32Coef_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    an32Coef_reg_n_0_[16]
                                                                      r  n32Acc1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  n32Acc1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    n32Acc1__0_n_106
                                                                      r  n32Acc1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  n32Acc1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    n32Acc1__1_n_105
                                                                      r  n32Acc[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  n32Acc[19]_i_10/O
                         net (fo=1, unplaced)         0.000    10.442    n32Acc[19]_i_10_n_0
                                                                      r  n32Acc_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  n32Acc_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    n32Acc_reg[19]_i_7_n_0
                                                                      r  n32Acc_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  n32Acc_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    n32Acc_reg[23]_i_7_n_0
                                                                      r  n32Acc_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.432 r  n32Acc_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    12.050    n32Acc_reg[27]_i_7_n_4
                                                                      r  n32Acc[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.357 r  n32Acc[27]_i_3/O
                         net (fo=1, unplaced)         0.000    12.357    n32Acc[27]_i_3_n_0
                                                                      r  n32Acc_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.733 r  n32Acc_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.733    n32Acc_reg[27]_i_2_n_0
                                                                      r  n32Acc_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.070 r  n32Acc_reg[31]_i_3/O[1]
                         net (fo=1, unplaced)         0.312    13.382    n32Acc0[29]
                                                                      r  n32Acc[29]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.306    13.688 r  n32Acc[29]_i_1/O
                         net (fo=1, unplaced)         0.000    13.688    n32Acc[29]_i_1_n_0
                         FDCE                                         r  n32Acc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
                                                      0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439    14.128    clk_IBUF_BUFG
                         FDCE                                         r  n32Acc_reg[29]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.044    14.320    n32Acc_reg[29]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -13.688    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 an32Coef_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            n32Acc_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.185ns  (logic 8.295ns (74.159%)  route 2.890ns (25.841%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  an32Coef_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  an32Coef_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    an32Coef_reg_n_0_[16]
                                                                      r  n32Acc1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  n32Acc1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    n32Acc1__0_n_106
                                                                      r  n32Acc1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  n32Acc1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    n32Acc1__1_n_105
                                                                      r  n32Acc[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  n32Acc[19]_i_10/O
                         net (fo=1, unplaced)         0.000    10.442    n32Acc[19]_i_10_n_0
                                                                      r  n32Acc_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.085 r  n32Acc_reg[19]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    11.703    n32Acc_reg[19]_i_7_n_4
                                                                      r  n32Acc[19]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.010 r  n32Acc[19]_i_3/O
                         net (fo=1, unplaced)         0.000    12.010    n32Acc[19]_i_3_n_0
                                                                      r  n32Acc_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.386 r  n32Acc_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.386    n32Acc_reg[19]_i_2_n_0
                                                                      r  n32Acc_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.717 r  n32Acc_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    13.335    n32Acc0[23]
                                                                      r  n32Acc[23]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.307    13.642 r  n32Acc[23]_i_1/O
                         net (fo=1, unplaced)         0.000    13.642    n32Acc[23]_i_1_n_0
                         FDCE                                         r  n32Acc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
                                                      0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439    14.128    clk_IBUF_BUFG
                         FDCE                                         r  n32Acc_reg[23]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.044    14.320    n32Acc_reg[23]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -13.642    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 an32Coef_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            n32Acc_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.168ns  (logic 8.435ns (75.525%)  route 2.733ns (24.475%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  an32Coef_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  an32Coef_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    an32Coef_reg_n_0_[16]
                                                                      r  n32Acc1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  n32Acc1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    n32Acc1__0_n_106
                                                                      r  n32Acc1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  n32Acc1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    n32Acc1__1_n_105
                                                                      r  n32Acc[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  n32Acc[19]_i_10/O
                         net (fo=1, unplaced)         0.000    10.442    n32Acc[19]_i_10_n_0
                                                                      r  n32Acc_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  n32Acc_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    n32Acc_reg[19]_i_7_n_0
                                                                      r  n32Acc_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.315 r  n32Acc_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    11.933    n32Acc_reg[23]_i_7_n_4
                                                                      r  n32Acc[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.240 r  n32Acc[23]_i_3/O
                         net (fo=1, unplaced)         0.000    12.240    n32Acc[23]_i_3_n_0
                                                                      r  n32Acc_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.616 r  n32Acc_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.616    n32Acc_reg[23]_i_2_n_0
                                                                      r  n32Acc_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.872 r  n32Acc_reg[27]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    13.324    n32Acc0[26]
                                                                      r  n32Acc[26]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.301    13.625 r  n32Acc[26]_i_1/O
                         net (fo=1, unplaced)         0.000    13.625    n32Acc[26]_i_1_n_0
                         FDCE                                         r  n32Acc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
                                                      0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439    14.128    clk_IBUF_BUFG
                         FDCE                                         r  n32Acc_reg[26]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.044    14.320    n32Acc_reg[26]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -13.625    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 an32Coef_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            n32Acc_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.114ns  (logic 8.522ns (76.675%)  route 2.592ns (23.325%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  an32Coef_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  an32Coef_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    an32Coef_reg_n_0_[16]
                                                                      r  n32Acc1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  n32Acc1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    n32Acc1__0_n_106
                                                                      r  n32Acc1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  n32Acc1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    n32Acc1__1_n_105
                                                                      r  n32Acc[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  n32Acc[19]_i_10/O
                         net (fo=1, unplaced)         0.000    10.442    n32Acc[19]_i_10_n_0
                                                                      r  n32Acc_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  n32Acc_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    n32Acc_reg[19]_i_7_n_0
                                                                      r  n32Acc_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  n32Acc_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    n32Acc_reg[23]_i_7_n_0
                                                                      r  n32Acc_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.432 r  n32Acc_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    12.050    n32Acc_reg[27]_i_7_n_4
                                                                      r  n32Acc[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.357 r  n32Acc[27]_i_3/O
                         net (fo=1, unplaced)         0.000    12.357    n32Acc[27]_i_3_n_0
                                                                      r  n32Acc_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.733 r  n32Acc_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.733    n32Acc_reg[27]_i_2_n_0
                                                                      r  n32Acc_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.965 r  n32Acc_reg[31]_i_3/O[0]
                         net (fo=1, unplaced)         0.311    13.276    n32Acc0[28]
                                                                      r  n32Acc[28]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.295    13.571 r  n32Acc[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.571    n32Acc[28]_i_1_n_0
                         FDCE                                         r  n32Acc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
                                                      0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439    14.128    clk_IBUF_BUFG
                         FDCE                                         r  n32Acc_reg[28]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.044    14.320    n32Acc_reg[28]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -13.571    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 an32Coef_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            n32Acc_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.114ns  (logic 8.521ns (76.666%)  route 2.593ns (23.334%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  an32Coef_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  an32Coef_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    an32Coef_reg_n_0_[16]
                                                                      r  n32Acc1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  n32Acc1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    n32Acc1__0_n_106
                                                                      r  n32Acc1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  n32Acc1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    n32Acc1__1_n_105
                                                                      r  n32Acc[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  n32Acc[19]_i_10/O
                         net (fo=1, unplaced)         0.000    10.442    n32Acc[19]_i_10_n_0
                                                                      r  n32Acc_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  n32Acc_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    n32Acc_reg[19]_i_7_n_0
                                                                      r  n32Acc_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.315 r  n32Acc_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    11.933    n32Acc_reg[23]_i_7_n_4
                                                                      r  n32Acc[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.240 r  n32Acc[23]_i_3/O
                         net (fo=1, unplaced)         0.000    12.240    n32Acc[23]_i_3_n_0
                                                                      r  n32Acc_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.616 r  n32Acc_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.616    n32Acc_reg[23]_i_2_n_0
                                                                      r  n32Acc_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.953 r  n32Acc_reg[27]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    13.265    n32Acc0[25]
                                                                      r  n32Acc[25]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.306    13.571 r  n32Acc[25]_i_1/O
                         net (fo=1, unplaced)         0.000    13.571    n32Acc[25]_i_1_n_0
                         FDCE                                         r  n32Acc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
                                                      0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439    14.128    clk_IBUF_BUFG
                         FDCE                                         r  n32Acc_reg[25]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.044    14.320    n32Acc_reg[25]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -13.571    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 an32Coef_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            n32Acc_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        10.997ns  (logic 8.405ns (76.427%)  route 2.592ns (23.573%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  an32Coef_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  an32Coef_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    an32Coef_reg_n_0_[16]
                                                                      r  n32Acc1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  n32Acc1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    n32Acc1__0_n_106
                                                                      r  n32Acc1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  n32Acc1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    n32Acc1__1_n_105
                                                                      r  n32Acc[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  n32Acc[19]_i_10/O
                         net (fo=1, unplaced)         0.000    10.442    n32Acc[19]_i_10_n_0
                                                                      r  n32Acc_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  n32Acc_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    n32Acc_reg[19]_i_7_n_0
                                                                      r  n32Acc_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.315 r  n32Acc_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    11.933    n32Acc_reg[23]_i_7_n_4
                                                                      r  n32Acc[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.240 r  n32Acc[23]_i_3/O
                         net (fo=1, unplaced)         0.000    12.240    n32Acc[23]_i_3_n_0
                                                                      r  n32Acc_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.616 r  n32Acc_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.616    n32Acc_reg[23]_i_2_n_0
                                                                      r  n32Acc_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.848 r  n32Acc_reg[27]_i_2/O[0]
                         net (fo=1, unplaced)         0.311    13.159    n32Acc0[24]
                                                                      r  n32Acc[24]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.295    13.454 r  n32Acc[24]_i_1/O
                         net (fo=1, unplaced)         0.000    13.454    n32Acc[24]_i_1_n_0
                         FDCE                                         r  n32Acc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
                                                      0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439    14.128    clk_IBUF_BUFG
                         FDCE                                         r  n32Acc_reg[24]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.044    14.320    n32Acc_reg[24]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -13.454    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 an32Coef_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            n32Acc_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        10.938ns  (logic 8.214ns (75.093%)  route 2.724ns (24.907%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  an32Coef_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  an32Coef_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    an32Coef_reg_n_0_[16]
                                                                      r  n32Acc1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  n32Acc1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    n32Acc1__0_n_106
                                                                      r  n32Acc1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  n32Acc1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    n32Acc1__1_n_105
                                                                      r  n32Acc[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  n32Acc[19]_i_10/O
                         net (fo=1, unplaced)         0.000    10.442    n32Acc[19]_i_10_n_0
                                                                      r  n32Acc_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.085 r  n32Acc_reg[19]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    11.703    n32Acc_reg[19]_i_7_n_4
                                                                      r  n32Acc[19]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.010 r  n32Acc[19]_i_3/O
                         net (fo=1, unplaced)         0.000    12.010    n32Acc[19]_i_3_n_0
                                                                      r  n32Acc_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.386 r  n32Acc_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.386    n32Acc_reg[19]_i_2_n_0
                                                                      r  n32Acc_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.642 r  n32Acc_reg[23]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    13.094    n32Acc0[22]
                                                                      r  n32Acc[22]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.301    13.395 r  n32Acc[22]_i_1/O
                         net (fo=1, unplaced)         0.000    13.395    n32Acc[22]_i_1_n_0
                         FDCE                                         r  n32Acc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
                                                      0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439    14.128    clk_IBUF_BUFG
                         FDCE                                         r  n32Acc_reg[22]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.044    14.320    n32Acc_reg[22]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -13.395    
  -------------------------------------------------------------------
                         slack                                  0.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ap_start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ap_idle_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.245ns (63.855%)  route 0.139ns (36.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  ap_start_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  ap_start_reg/Q
                         net (fo=3, unplaced)         0.139     0.963    ap_start
                                                                      r  ap_idle_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.061 r  ap_idle_i_1/O
                         net (fo=1, unplaced)         0.000     1.061    ap_idle_i_1_n_0
                         FDCE                                         r  ap_idle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  ap_idle_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    ap_idle_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 input_full_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            input_full_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.245ns (63.855%)  route 0.139ns (36.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  input_full_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  input_full_reg/Q
                         net (fo=3, unplaced)         0.139     0.963    input_full
                                                                      f  input_full_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.061 r  input_full_i_1/O
                         net (fo=1, unplaced)         0.000     1.061    input_full0
                         FDCE                                         r  input_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  input_full_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    input_full_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 wready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            awready_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  wready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  wready_reg/Q
                         net (fo=5, unplaced)         0.143     0.967    wready_OBUF
                                                                      f  awready_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.065 r  awready_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    awready_i_1_n_0
                         FDCE                                         r  awready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  awready_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    awready_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 input_full_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ss_tready_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  input_full_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  input_full_reg/Q
                         net (fo=3, unplaced)         0.148     0.973    input_full
                         FDCE                                         r  ss_tready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  ss_tready_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    ss_tready_reg
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rvalid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            arready_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.245ns (60.217%)  route 0.162ns (39.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  rvalid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  rvalid_reg/Q
                         net (fo=35, unplaced)        0.162     0.986    rvalid_OBUF
                                                                      f  arready_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.084 r  arready_i_1/O
                         net (fo=1, unplaced)         0.000     1.084    arready_i_1_n_0
                         FDCE                                         r  arready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  arready_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    arready_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            sm_tdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.245ns (58.168%)  route 0.176ns (41.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  state_reg[1]/Q
                         net (fo=136, unplaced)       0.176     1.001    state[1]
                                                                      f  sm_tdata[0]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.099 r  sm_tdata[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.099    sm_tdata[0]_i_1_n_0
                         FDCE                                         r  sm_tdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  sm_tdata_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    sm_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            sm_tdata_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.245ns (58.168%)  route 0.176ns (41.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  state_reg[1]/Q
                         net (fo=136, unplaced)       0.176     1.001    state[1]
                                                                      f  sm_tdata[10]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.099 r  sm_tdata[10]_i_1/O
                         net (fo=1, unplaced)         0.000     1.099    sm_tdata[10]_i_1_n_0
                         FDCE                                         r  sm_tdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  sm_tdata_reg[10]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    sm_tdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            sm_tdata_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.245ns (58.168%)  route 0.176ns (41.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  state_reg[1]/Q
                         net (fo=136, unplaced)       0.176     1.001    state[1]
                                                                      f  sm_tdata[11]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.099 r  sm_tdata[11]_i_1/O
                         net (fo=1, unplaced)         0.000     1.099    sm_tdata[11]_i_1_n_0
                         FDCE                                         r  sm_tdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  sm_tdata_reg[11]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    sm_tdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            sm_tdata_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.245ns (58.168%)  route 0.176ns (41.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  state_reg[1]/Q
                         net (fo=136, unplaced)       0.176     1.001    state[1]
                                                                      f  sm_tdata[12]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.099 r  sm_tdata[12]_i_1/O
                         net (fo=1, unplaced)         0.000     1.099    sm_tdata[12]_i_1_n_0
                         FDCE                                         r  sm_tdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  sm_tdata_reg[12]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    sm_tdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            sm_tdata_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.245ns (58.168%)  route 0.176ns (41.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  state_reg[1]/Q
                         net (fo=136, unplaced)       0.176     1.001    state[1]
                                                                      f  sm_tdata[13]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.099 r  sm_tdata[13]_i_1/O
                         net (fo=1, unplaced)         0.000     1.099    sm_tdata[13]_i_1_n_0
                         FDCE                                         r  sm_tdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  sm_tdata_reg[13]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    sm_tdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         12.000      9.845                clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               an32Coef_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               an32Coef_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               an32Coef_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               an32Coef_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               an32Coef_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               an32Coef_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               an32Coef_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               an32Coef_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               an32Coef_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500                an32Coef_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500                an32Coef_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500                an32Coef_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500                an32Coef_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500                an32Coef_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500                an32Coef_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500                an32Coef_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500                an32Coef_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500                an32Coef_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500                an32Coef_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500                an32Coef_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500                an32Coef_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500                an32Coef_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500                an32Coef_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500                an32Coef_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500                an32Coef_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500                an32Coef_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500                an32Coef_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500                an32Coef_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500                an32Coef_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           114 Endpoints
Min Delay           114 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.028ns  (logic 4.102ns (51.101%)  route 3.925ns (48.899%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      r  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[5]
                                                                      r  tem_addr[1]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tem_addr[1]_i_6/O
                         net (fo=2, unplaced)         0.913     2.808    tem_addr[1]_i_6_n_0
                                                                      r  tem_addr[1]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.932 r  tem_addr[1]_i_3/O
                         net (fo=14, unplaced)        0.953     3.885    tem_addr[1]_i_3_n_0
                                                                      r  tap_A_OBUF[4]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.009 f  tap_A_OBUF[4]_inst_i_2/O
                         net (fo=2, unplaced)         0.460     4.469    tap_A_OBUF[4]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[4]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.593 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.393    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.028 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.028    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.028ns  (logic 4.102ns (51.101%)  route 3.925ns (48.899%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      r  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[5]
                                                                      r  rdata_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=2, unplaced)         0.913     2.808    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  tem_addr[1]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.932 r  tem_addr[1]_i_2/O
                         net (fo=14, unplaced)        0.953     3.885    tem_addr[1]_i_2_n_0
                                                                      r  tap_A_OBUF[8]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     4.009 f  tap_A_OBUF[8]_inst_i_2/O
                         net (fo=2, unplaced)         0.460     4.469    tap_A_OBUF[8]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[8]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.593 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.393    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.028 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.028    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.998ns  (logic 4.102ns (51.292%)  route 3.895ns (48.708%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      r  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[5]
                                                                      r  rdata_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=2, unplaced)         0.913     2.808    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  tem_addr[1]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.932 r  tem_addr[1]_i_2/O
                         net (fo=14, unplaced)        0.953     3.885    tem_addr[1]_i_2_n_0
                                                                      r  tap_A_OBUF[10]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     4.009 f  tap_A_OBUF[10]_inst_i_2/O
                         net (fo=2, unplaced)         0.430     4.439    tap_A_OBUF[10]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[10]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.563 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.363    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.998 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.998    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.998ns  (logic 4.102ns (51.292%)  route 3.895ns (48.708%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      r  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[5]
                                                                      r  rdata_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=2, unplaced)         0.913     2.808    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  tem_addr[1]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.932 r  tem_addr[1]_i_2/O
                         net (fo=14, unplaced)        0.953     3.885    tem_addr[1]_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     4.009 f  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=2, unplaced)         0.430     4.439    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.563 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.363    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.998 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.998    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.998ns  (logic 4.102ns (51.292%)  route 3.895ns (48.708%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      r  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[5]
                                                                      r  tem_addr[1]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tem_addr[1]_i_6/O
                         net (fo=2, unplaced)         0.913     2.808    tem_addr[1]_i_6_n_0
                                                                      r  tem_addr[1]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.932 r  tem_addr[1]_i_3/O
                         net (fo=14, unplaced)        0.953     3.885    tem_addr[1]_i_3_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.009 f  tap_A_OBUF[5]_inst_i_2/O
                         net (fo=2, unplaced)         0.430     4.439    tap_A_OBUF[5]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[5]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.563 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.363    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.998 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.998    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.998ns  (logic 4.102ns (51.292%)  route 3.895ns (48.708%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      r  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[5]
                                                                      r  tem_addr[1]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tem_addr[1]_i_6/O
                         net (fo=2, unplaced)         0.913     2.808    tem_addr[1]_i_6_n_0
                                                                      r  tem_addr[1]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.932 r  tem_addr[1]_i_3/O
                         net (fo=14, unplaced)        0.953     3.885    tem_addr[1]_i_3_n_0
                                                                      r  tap_A_OBUF[6]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.009 f  tap_A_OBUF[6]_inst_i_2/O
                         net (fo=2, unplaced)         0.430     4.439    tap_A_OBUF[6]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[6]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.563 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.363    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.998 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.998    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.998ns  (logic 4.102ns (51.292%)  route 3.895ns (48.708%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      r  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[5]
                                                                      r  tem_addr[1]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tem_addr[1]_i_6/O
                         net (fo=2, unplaced)         0.913     2.808    tem_addr[1]_i_6_n_0
                                                                      r  tem_addr[1]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.932 r  tem_addr[1]_i_3/O
                         net (fo=14, unplaced)        0.953     3.885    tem_addr[1]_i_3_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.009 f  tap_A_OBUF[7]_inst_i_2/O
                         net (fo=2, unplaced)         0.430     4.439    tap_A_OBUF[7]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[7]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.563 r  tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.363    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.998 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.998    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.998ns  (logic 4.102ns (51.292%)  route 3.895ns (48.708%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      r  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[5]
                                                                      r  rdata_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=2, unplaced)         0.913     2.808    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  tem_addr[1]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.932 r  tem_addr[1]_i_2/O
                         net (fo=14, unplaced)        0.953     3.885    tem_addr[1]_i_2_n_0
                                                                      r  tap_A_OBUF[9]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     4.009 f  tap_A_OBUF[9]_inst_i_2/O
                         net (fo=2, unplaced)         0.430     4.439    tap_A_OBUF[9]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[9]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.563 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.363    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.998 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.998    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.575ns  (logic 4.102ns (54.157%)  route 3.472ns (45.843%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      r  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[5]
                                                                      r  rdata_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=2, unplaced)         0.913     2.808    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  tem_addr[1]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.932 r  tem_addr[1]_i_2/O
                         net (fo=14, unplaced)        0.500     3.432    tem_addr[1]_i_2_n_0
                                                                      r  tap_A_OBUF[2]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.556 f  tap_A_OBUF[2]_inst_i_2/O
                         net (fo=2, unplaced)         0.460     4.016    tap_A_OBUF[2]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[2]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.140 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.940    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.575 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.575    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.575ns  (logic 4.102ns (54.157%)  route 3.472ns (45.843%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      r  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[5]
                                                                      r  rdata_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=2, unplaced)         0.913     2.808    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  tem_addr[1]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.932 r  tem_addr[1]_i_2/O
                         net (fo=14, unplaced)        0.500     3.432    tem_addr[1]_i_2_n_0
                                                                      r  tap_A_OBUF[3]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.556 f  tap_A_OBUF[3]_inst_i_2/O
                         net (fo=2, unplaced)         0.460     4.016    tap_A_OBUF[3]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[3]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.140 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.940    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.575 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.575    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            data_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  rst_n_IBUF_inst/O
                         net (fo=3, unplaced)         0.337     0.538    data_EN_OBUF
                                                                      r  data_EN_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_EN_OBUF_inst/O
                         net (fo=0)                   0.000     1.689    data_EN
                                                                      r  data_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[0]
                            (input port)
  Destination:            tap_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    wdata[0]
                                                                      r  wdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    tap_Di_OBUF[0]
                                                                      r  tap_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[0]
                                                                      r  tap_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[10]
                            (input port)
  Destination:            tap_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[10] (IN)
                         net (fo=0)                   0.000     0.000    wdata[10]
                                                                      r  wdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[10]
                                                                      r  tap_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[10]
                                                                      r  tap_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[11]
                            (input port)
  Destination:            tap_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[11] (IN)
                         net (fo=0)                   0.000     0.000    wdata[11]
                                                                      r  wdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[11]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[11]
                                                                      r  tap_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[11]
                                                                      r  tap_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[12]
                            (input port)
  Destination:            tap_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[12] (IN)
                         net (fo=0)                   0.000     0.000    wdata[12]
                                                                      r  wdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[12]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[12]
                                                                      r  tap_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[12]
                                                                      r  tap_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[13]
                            (input port)
  Destination:            tap_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[13] (IN)
                         net (fo=0)                   0.000     0.000    wdata[13]
                                                                      r  wdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[13]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[13]
                                                                      r  tap_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[13]
                                                                      r  tap_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[14]
                            (input port)
  Destination:            tap_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[14] (IN)
                         net (fo=0)                   0.000     0.000    wdata[14]
                                                                      r  wdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[14]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    tap_Di_OBUF[14]
                                                                      r  tap_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[14]
                                                                      r  tap_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[15]
                            (input port)
  Destination:            tap_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[15] (IN)
                         net (fo=0)                   0.000     0.000    wdata[15]
                                                                      r  wdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[15]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[15]
                                                                      r  tap_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[15]
                                                                      r  tap_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[16]
                            (input port)
  Destination:            tap_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[16] (IN)
                         net (fo=0)                   0.000     0.000    wdata[16]
                                                                      r  wdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[16]
                                                                      r  tap_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[16]
                                                                      r  tap_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[17]
                            (input port)
  Destination:            tap_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[17] (IN)
                         net (fo=0)                   0.000     0.000    wdata[17]
                                                                      r  wdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[17]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[17]
                                                                      r  tap_Di_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[17]
                                                                      r  tap_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           133 Endpoints
Min Delay           133 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.776ns  (logic 3.779ns (55.776%)  route 2.997ns (44.224%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  awready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  awready_reg/Q
                         net (fo=4, unplaced)         0.335     3.269    awready_OBUF
                                                                      r  tem_addr[1]_i_8/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.564 f  tem_addr[1]_i_8/O
                         net (fo=1, unplaced)         0.449     4.013    tem_addr[1]_i_8_n_0
                                                                      f  tem_addr[1]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.137 r  tem_addr[1]_i_3/O
                         net (fo=14, unplaced)        0.953     5.090    tem_addr[1]_i_3_n_0
                                                                      r  tap_A_OBUF[4]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     5.214 f  tap_A_OBUF[4]_inst_i_2/O
                         net (fo=2, unplaced)         0.460     5.674    tap_A_OBUF[4]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[4]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.798 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.598    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.233 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.233    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.751ns  (logic 4.457ns (66.025%)  route 2.294ns (33.975%))
  Logic Levels:           5  (CARRY4=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  fir_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_addr_reg[4]/Q
                         net (fo=6, unplaced)         1.015     3.949    fir_addr[4]
                                                                      r  tap_A_OBUF[4]_inst_i_3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.620 r  tap_A_OBUF[4]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     4.629    tap_A_OBUF[4]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[8]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.746 r  tap_A_OBUF[8]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.746    tap_A_OBUF[8]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.002 r  tap_A_OBUF[11]_inst_i_5/O[2]
                         net (fo=3, unplaced)         0.470     5.472    tem_addr0[11]
                                                                      r  tap_A_OBUF[11]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.301     5.773 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.573    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.208 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.208    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.746ns  (logic 3.779ns (56.024%)  route 2.967ns (43.976%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  awready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  awready_reg/Q
                         net (fo=4, unplaced)         0.335     3.269    awready_OBUF
                                                                      r  tem_addr[1]_i_8/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.564 f  tem_addr[1]_i_8/O
                         net (fo=1, unplaced)         0.449     4.013    tem_addr[1]_i_8_n_0
                                                                      f  tem_addr[1]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.137 r  tem_addr[1]_i_3/O
                         net (fo=14, unplaced)        0.953     5.090    tem_addr[1]_i_3_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     5.214 f  tap_A_OBUF[5]_inst_i_2/O
                         net (fo=2, unplaced)         0.430     5.644    tap_A_OBUF[5]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[5]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.768 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.568    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.203 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.203    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.746ns  (logic 3.779ns (56.024%)  route 2.967ns (43.976%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  awready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  awready_reg/Q
                         net (fo=4, unplaced)         0.335     3.269    awready_OBUF
                                                                      r  tem_addr[1]_i_8/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.564 f  tem_addr[1]_i_8/O
                         net (fo=1, unplaced)         0.449     4.013    tem_addr[1]_i_8_n_0
                                                                      f  tem_addr[1]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.137 r  tem_addr[1]_i_3/O
                         net (fo=14, unplaced)        0.953     5.090    tem_addr[1]_i_3_n_0
                                                                      r  tap_A_OBUF[6]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     5.214 f  tap_A_OBUF[6]_inst_i_2/O
                         net (fo=2, unplaced)         0.430     5.644    tap_A_OBUF[6]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[6]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.768 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.568    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.203 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.203    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.746ns  (logic 3.779ns (56.024%)  route 2.967ns (43.976%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  awready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  awready_reg/Q
                         net (fo=4, unplaced)         0.335     3.269    awready_OBUF
                                                                      r  tem_addr[1]_i_8/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.564 f  tem_addr[1]_i_8/O
                         net (fo=1, unplaced)         0.449     4.013    tem_addr[1]_i_8_n_0
                                                                      f  tem_addr[1]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.137 r  tem_addr[1]_i_3/O
                         net (fo=14, unplaced)        0.953     5.090    tem_addr[1]_i_3_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     5.214 f  tap_A_OBUF[7]_inst_i_2/O
                         net (fo=2, unplaced)         0.430     5.644    tap_A_OBUF[7]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[7]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.768 r  tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.568    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.203 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.203    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.698ns  (logic 3.655ns (54.574%)  route 3.043ns (45.426%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  arready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  arready_reg/Q
                         net (fo=4, unplaced)         0.830     3.764    arready_OBUF
                                                                      r  tem_addr[1]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.295     4.059 r  tem_addr[1]_i_2/O
                         net (fo=14, unplaced)        0.953     5.012    tem_addr[1]_i_2_n_0
                                                                      r  tap_A_OBUF[8]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.136 f  tap_A_OBUF[8]_inst_i_2/O
                         net (fo=2, unplaced)         0.460     5.596    tap_A_OBUF[8]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[8]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.720 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.520    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.155 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.155    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.697ns  (logic 4.543ns (67.842%)  route 2.154ns (32.158%))
  Logic Levels:           5  (CARRY4=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  fir_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_addr_reg[4]/Q
                         net (fo=6, unplaced)         1.015     3.949    fir_addr[4]
                                                                      r  tap_A_OBUF[4]_inst_i_3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.620 r  tap_A_OBUF[4]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     4.629    tap_A_OBUF[4]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[8]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.746 r  tap_A_OBUF[8]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.746    tap_A_OBUF[8]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.083 r  tap_A_OBUF[11]_inst_i_5/O[1]
                         net (fo=3, unplaced)         0.330     5.413    tem_addr0[10]
                                                                      r  tap_A_OBUF[10]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.306     5.719 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.519    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.154 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.154    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.668ns  (logic 3.655ns (54.820%)  route 3.013ns (45.180%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  arready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  arready_reg/Q
                         net (fo=4, unplaced)         0.830     3.764    arready_OBUF
                                                                      r  tem_addr[1]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.295     4.059 r  tem_addr[1]_i_2/O
                         net (fo=14, unplaced)        0.953     5.012    tem_addr[1]_i_2_n_0
                                                                      r  tap_A_OBUF[9]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.136 f  tap_A_OBUF[9]_inst_i_2/O
                         net (fo=2, unplaced)         0.430     5.566    tap_A_OBUF[9]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[9]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.690 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.490    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.125 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.125    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.357ns  (logic 3.555ns (55.928%)  route 2.802ns (44.072%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  state_reg[1]/Q
                         net (fo=136, unplaced)       0.848     3.782    state[1]
                                                                      r  tap_A_OBUF[11]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.101 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=10, unplaced)        1.154     5.255    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[2]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.379 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.179    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.814 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.814    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.357ns  (logic 3.555ns (55.928%)  route 2.802ns (44.072%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  state_reg[1]/Q
                         net (fo=136, unplaced)       0.848     3.782    state[1]
                                                                      r  tap_A_OBUF[11]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.101 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=10, unplaced)        1.154     5.255    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[3]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.379 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.179    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.814 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.814    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  arready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  arready_reg/Q
                         net (fo=4, unplaced)         0.337     1.162    arready_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            awready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  awready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  awready_reg/Q
                         net (fo=4, unplaced)         0.337     1.162    awready_OBUF
                                                                      r  awready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  awready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    awready
                                                                      r  awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvalid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  rvalid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  rvalid_reg/Q
                         net (fo=35, unplaced)        0.337     1.162    rvalid_OBUF
                                                                      r  rvalid_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rvalid_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    rvalid
                                                                      r  rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm_tdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            sm_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  sm_tdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  sm_tdata_reg[0]/Q
                         net (fo=1, unplaced)         0.337     1.162    sm_tdata_OBUF[0]
                                                                      r  sm_tdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[0]
                                                                      r  sm_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm_tdata_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            sm_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  sm_tdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  sm_tdata_reg[10]/Q
                         net (fo=1, unplaced)         0.337     1.162    sm_tdata_OBUF[10]
                                                                      r  sm_tdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[10]
                                                                      r  sm_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm_tdata_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            sm_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  sm_tdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  sm_tdata_reg[11]/Q
                         net (fo=1, unplaced)         0.337     1.162    sm_tdata_OBUF[11]
                                                                      r  sm_tdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[11]
                                                                      r  sm_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm_tdata_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            sm_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  sm_tdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  sm_tdata_reg[12]/Q
                         net (fo=1, unplaced)         0.337     1.162    sm_tdata_OBUF[12]
                                                                      r  sm_tdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[12]
                                                                      r  sm_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm_tdata_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            sm_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  sm_tdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  sm_tdata_reg[13]/Q
                         net (fo=1, unplaced)         0.337     1.162    sm_tdata_OBUF[13]
                                                                      r  sm_tdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[13]
                                                                      r  sm_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm_tdata_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            sm_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  sm_tdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  sm_tdata_reg[14]/Q
                         net (fo=1, unplaced)         0.337     1.162    sm_tdata_OBUF[14]
                                                                      r  sm_tdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[14]
                                                                      r  sm_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm_tdata_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            sm_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  sm_tdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  sm_tdata_reg[15]/Q
                         net (fo=1, unplaced)         0.337     1.162    sm_tdata_OBUF[15]
                                                                      r  sm_tdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[15]
                                                                      r  sm_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           425 Endpoints
Min Delay           425 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            tem_addr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.593ns  (logic 1.468ns (31.952%)  route 3.126ns (68.048%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      r  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[5]
                                                                      r  rdata_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=2, unplaced)         0.913     2.808    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  tem_addr[1]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.932 r  tem_addr[1]_i_2/O
                         net (fo=14, unplaced)        0.953     3.885    tem_addr[1]_i_2_n_0
                                                                      r  tap_A_OBUF[10]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     4.009 f  tap_A_OBUF[10]_inst_i_2/O
                         net (fo=2, unplaced)         0.460     4.469    tap_A_OBUF[10]_inst_i_2_n_0
                                                                      f  tem_addr[10]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.593 r  tem_addr[10]_i_1/O
                         net (fo=1, unplaced)         0.000     4.593    tem_addr[10]_i_1_n_0
                         FDCE                                         r  tem_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  tem_addr_reg[10]/C

Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            tem_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.593ns  (logic 1.468ns (31.952%)  route 3.126ns (68.048%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      r  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[5]
                                                                      r  tem_addr[1]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tem_addr[1]_i_6/O
                         net (fo=2, unplaced)         0.913     2.808    tem_addr[1]_i_6_n_0
                                                                      r  tem_addr[1]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.932 r  tem_addr[1]_i_3/O
                         net (fo=14, unplaced)        0.953     3.885    tem_addr[1]_i_3_n_0
                                                                      r  tap_A_OBUF[4]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.009 f  tap_A_OBUF[4]_inst_i_2/O
                         net (fo=2, unplaced)         0.460     4.469    tap_A_OBUF[4]_inst_i_2_n_0
                                                                      f  tem_addr[4]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.593 r  tem_addr[4]_i_1/O
                         net (fo=1, unplaced)         0.000     4.593    tem_addr[4]_i_1_n_0
                         FDCE                                         r  tem_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  tem_addr_reg[4]/C

Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            tem_addr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.593ns  (logic 1.468ns (31.952%)  route 3.126ns (68.048%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      r  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[5]
                                                                      r  tem_addr[1]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tem_addr[1]_i_6/O
                         net (fo=2, unplaced)         0.913     2.808    tem_addr[1]_i_6_n_0
                                                                      r  tem_addr[1]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.932 r  tem_addr[1]_i_3/O
                         net (fo=14, unplaced)        0.953     3.885    tem_addr[1]_i_3_n_0
                                                                      r  tap_A_OBUF[6]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.009 f  tap_A_OBUF[6]_inst_i_2/O
                         net (fo=2, unplaced)         0.460     4.469    tap_A_OBUF[6]_inst_i_2_n_0
                                                                      f  tem_addr[6]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.593 r  tem_addr[6]_i_1/O
                         net (fo=1, unplaced)         0.000     4.593    tem_addr[6]_i_1_n_0
                         FDCE                                         r  tem_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  tem_addr_reg[6]/C

Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            tem_addr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.593ns  (logic 1.468ns (31.952%)  route 3.126ns (68.048%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      r  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[5]
                                                                      r  tem_addr[1]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tem_addr[1]_i_6/O
                         net (fo=2, unplaced)         0.913     2.808    tem_addr[1]_i_6_n_0
                                                                      r  tem_addr[1]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.932 r  tem_addr[1]_i_3/O
                         net (fo=14, unplaced)        0.953     3.885    tem_addr[1]_i_3_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.009 f  tap_A_OBUF[7]_inst_i_2/O
                         net (fo=2, unplaced)         0.460     4.469    tap_A_OBUF[7]_inst_i_2_n_0
                                                                      f  tem_addr[7]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.593 r  tem_addr[7]_i_1/O
                         net (fo=1, unplaced)         0.000     4.593    tem_addr[7]_i_1_n_0
                         FDCE                                         r  tem_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  tem_addr_reg[7]/C

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            tem_addr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.585ns  (logic 1.460ns (31.833%)  route 3.126ns (68.167%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      r  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[5]
                                                                      r  rdata_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=2, unplaced)         0.913     2.808    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  tem_addr[1]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.932 r  tem_addr[1]_i_2/O
                         net (fo=14, unplaced)        0.953     3.885    tem_addr[1]_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     4.009 f  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     4.469    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      f  tem_addr[11]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.116     4.585 r  tem_addr[11]_i_1/O
                         net (fo=1, unplaced)         0.000     4.585    tem_addr[11]_i_1_n_0
                         FDCE                                         r  tem_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  tem_addr_reg[11]/C

Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            tem_addr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.585ns  (logic 1.460ns (31.833%)  route 3.126ns (68.167%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      r  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[5]
                                                                      r  tem_addr[1]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tem_addr[1]_i_6/O
                         net (fo=2, unplaced)         0.913     2.808    tem_addr[1]_i_6_n_0
                                                                      r  tem_addr[1]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.932 r  tem_addr[1]_i_3/O
                         net (fo=14, unplaced)        0.953     3.885    tem_addr[1]_i_3_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.009 f  tap_A_OBUF[5]_inst_i_2/O
                         net (fo=2, unplaced)         0.460     4.469    tap_A_OBUF[5]_inst_i_2_n_0
                                                                      f  tem_addr[5]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.116     4.585 r  tem_addr[5]_i_1/O
                         net (fo=1, unplaced)         0.000     4.585    tem_addr[5]_i_1_n_0
                         FDCE                                         r  tem_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  tem_addr_reg[5]/C

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            tem_addr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.585ns  (logic 1.460ns (31.833%)  route 3.126ns (68.167%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      r  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[5]
                                                                      r  rdata_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=2, unplaced)         0.913     2.808    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  tem_addr[1]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.932 r  tem_addr[1]_i_2/O
                         net (fo=14, unplaced)        0.953     3.885    tem_addr[1]_i_2_n_0
                                                                      r  tap_A_OBUF[8]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     4.009 f  tap_A_OBUF[8]_inst_i_2/O
                         net (fo=2, unplaced)         0.460     4.469    tap_A_OBUF[8]_inst_i_2_n_0
                                                                      f  tem_addr[8]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.116     4.585 r  tem_addr[8]_i_1/O
                         net (fo=1, unplaced)         0.000     4.585    tem_addr[8]_i_1_n_0
                         FDCE                                         r  tem_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  tem_addr_reg[8]/C

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            tem_addr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.585ns  (logic 1.460ns (31.833%)  route 3.126ns (68.167%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      r  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[5]
                                                                      r  rdata_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=2, unplaced)         0.913     2.808    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  tem_addr[1]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.932 r  tem_addr[1]_i_2/O
                         net (fo=14, unplaced)        0.953     3.885    tem_addr[1]_i_2_n_0
                                                                      r  tap_A_OBUF[9]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     4.009 f  tap_A_OBUF[9]_inst_i_2/O
                         net (fo=2, unplaced)         0.460     4.469    tap_A_OBUF[9]_inst_i_2_n_0
                                                                      f  tem_addr[9]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.116     4.585 r  tem_addr[9]_i_1/O
                         net (fo=1, unplaced)         0.000     4.585    tem_addr[9]_i_1_n_0
                         FDCE                                         r  tem_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  tem_addr_reg[9]/C

Slack:                    inf
  Source:                 awaddr[7]
                            (input port)
  Destination:            data_length_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.179ns  (logic 1.460ns (34.926%)  route 2.720ns (65.074%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[7] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[7]
                                                                      f  awaddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[7]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[7]
                                                                      f  tem_addr[1]_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  tem_addr[1]_i_7/O
                         net (fo=2, unplaced)         0.460     2.355    tem_addr[1]_i_7_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_11/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.479 f  tap_WE_OBUF[3]_inst_i_11/O
                         net (fo=1, unplaced)         0.449     2.928    tap_WE_OBUF[3]_inst_i_11_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.116     3.044 f  tap_WE_OBUF[3]_inst_i_6/O
                         net (fo=3, unplaced)         0.467     3.511    tap_WE_OBUF[3]_inst_i_6_n_0
                                                                      f  data_length[31]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.635 r  data_length[31]_i_1/O
                         net (fo=32, unplaced)        0.544     4.179    p_0_in
                         FDCE                                         r  data_length_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[0]/C

Slack:                    inf
  Source:                 awaddr[7]
                            (input port)
  Destination:            data_length_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.179ns  (logic 1.460ns (34.926%)  route 2.720ns (65.074%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[7] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[7]
                                                                      f  awaddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[7]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[7]
                                                                      f  tem_addr[1]_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  tem_addr[1]_i_7/O
                         net (fo=2, unplaced)         0.460     2.355    tem_addr[1]_i_7_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_11/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.479 f  tap_WE_OBUF[3]_inst_i_11/O
                         net (fo=1, unplaced)         0.449     2.928    tap_WE_OBUF[3]_inst_i_11_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.116     3.044 f  tap_WE_OBUF[3]_inst_i_6/O
                         net (fo=3, unplaced)         0.467     3.511    tap_WE_OBUF[3]_inst_i_6_n_0
                                                                      f  data_length[31]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.635 r  data_length[31]_i_1/O
                         net (fo=32, unplaced)        0.544     4.179    p_0_in
                         FDCE                                         r  data_length_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[0]
                            (input port)
  Destination:            an32Coef_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[0] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[0]
                                                                      r  tap_Do_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[0]
                         FDCE                                         r  an32Coef_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  an32Coef_reg[0]/C

Slack:                    inf
  Source:                 tap_Do[10]
                            (input port)
  Destination:            an32Coef_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[10]
                                                                      r  tap_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[10]
                         FDCE                                         r  an32Coef_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  an32Coef_reg[10]/C

Slack:                    inf
  Source:                 tap_Do[11]
                            (input port)
  Destination:            an32Coef_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[11] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[11]
                                                                      r  tap_Do_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[11]
                         FDCE                                         r  an32Coef_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  an32Coef_reg[11]/C

Slack:                    inf
  Source:                 tap_Do[12]
                            (input port)
  Destination:            an32Coef_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[12] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[12]
                                                                      r  tap_Do_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[12]
                         FDCE                                         r  an32Coef_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  an32Coef_reg[12]/C

Slack:                    inf
  Source:                 tap_Do[13]
                            (input port)
  Destination:            an32Coef_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[13] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[13]
                                                                      r  tap_Do_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[13]
                         FDCE                                         r  an32Coef_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  an32Coef_reg[13]/C

Slack:                    inf
  Source:                 tap_Do[14]
                            (input port)
  Destination:            an32Coef_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[14] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[14]
                                                                      r  tap_Do_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[14]
                         FDCE                                         r  an32Coef_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  an32Coef_reg[14]/C

Slack:                    inf
  Source:                 tap_Do[15]
                            (input port)
  Destination:            an32Coef_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[15] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[15]
                                                                      r  tap_Do_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[15]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[15]
                         FDCE                                         r  an32Coef_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  an32Coef_reg[15]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            an32Coef_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[16]
                         FDCE                                         r  an32Coef_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  an32Coef_reg[16]/C

Slack:                    inf
  Source:                 tap_Do[17]
                            (input port)
  Destination:            an32Coef_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[17] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[17]
                                                                      r  tap_Do_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[17]
                         FDCE                                         r  an32Coef_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  an32Coef_reg[17]/C

Slack:                    inf
  Source:                 tap_Do[18]
                            (input port)
  Destination:            an32Coef_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[18] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[18]
                                                                      r  tap_Do_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[18]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[18]
                         FDCE                                         r  an32Coef_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  an32Coef_reg[18]/C





