

================================================================
== Vitis HLS Report for 'fcc_combined'
================================================================
* Date:           Wed May 25 17:26:05 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        fcc_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_43_1                   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_49_2                   |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_65_3                  |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        |  ++ VITIS_LOOP_66_4                |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + LOOP1                            |        ?|        ?|         ?|          -|          -|  1 ~ ?|        no|
        |  ++ LOOP2                          |        ?|        ?|         6|          1|          1|      ?|       yes|
        | + VITIS_LOOP_86_5                  |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        |  ++ VITIS_LOOP_87_6                |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + VITIS_LOOP_92_7_VITIS_LOOP_93_8  |        ?|        ?|         7|          2|          1|      ?|       yes|
        | + VITIS_LOOP_99_9                  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + VITIS_LOOP_103_10                |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        |  ++ VITIS_LOOP_104_11              |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_115_12                 |        9|        ?|        10|          2|          1|  1 ~ ?|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 2, depth = 7
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 6
  * Pipeline-7: initiation interval (II) = 2, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 95
* Pipeline : 8
  Pipeline-0 : II = 1, D = 3, States = { 12 13 14 }
  Pipeline-1 : II = 1, D = 3, States = { 31 32 33 }
  Pipeline-2 : II = 2, D = 7, States = { 36 37 38 39 40 41 42 }
  Pipeline-3 : II = 1, D = 3, States = { 44 45 46 }
  Pipeline-4 : II = 1, D = 3, States = { 52 53 54 }
  Pipeline-5 : II = 1, D = 3, States = { 70 71 72 }
  Pipeline-6 : II = 1, D = 6, States = { 76 77 78 79 80 81 }
  Pipeline-7 : II = 2, D = 10, States = { 85 86 87 88 89 90 91 92 93 94 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 15 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 15 13 
13 --> 14 
14 --> 12 
15 --> 16 
16 --> 17 
17 --> 18 83 95 
18 --> 19 
19 --> 20 
20 --> 43 21 48 60 
21 --> 22 35 
22 --> 23 
23 --> 24 34 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 34 32 
32 --> 33 
33 --> 31 
34 --> 21 
35 --> 36 
36 --> 43 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 36 
43 --> 44 
44 --> 47 45 
45 --> 46 
46 --> 44 
47 --> 48 
48 --> 49 17 
49 --> 50 
50 --> 51 59 
51 --> 52 
52 --> 55 53 
53 --> 54 
54 --> 52 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 48 
60 --> 61 74 
61 --> 62 
62 --> 63 73 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 73 71 
71 --> 72 
72 --> 70 
73 --> 60 
74 --> 75 48 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 82 81 
81 --> 76 
82 --> 74 
83 --> 84 
84 --> 95 85 
85 --> 95 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 85 
95 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 96 [1/1] (1.00ns)   --->   "%fwprop_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %fwprop"   --->   Operation 96 'read' 'fwprop_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 97 [1/1] (1.00ns)   --->   "%ydim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ydim"   --->   Operation 97 'read' 'ydim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 98 [1/1] (1.00ns)   --->   "%xdim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %xdim"   --->   Operation 98 'read' 'xdim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 99 [1/1] (1.00ns)   --->   "%debugip_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %debugip"   --->   Operation 99 'read' 'debugip_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 100 [1/1] (1.00ns)   --->   "%debug_dx_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %debug_dx"   --->   Operation 100 'read' 'debug_dx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 101 [1/1] (1.00ns)   --->   "%debug_x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %debug_x"   --->   Operation 101 'read' 'debug_x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 102 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b"   --->   Operation 102 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 103 [1/1] (1.00ns)   --->   "%dwt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dwt"   --->   Operation 103 'read' 'dwt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 104 [1/1] (1.00ns)   --->   "%wt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %wt"   --->   Operation 104 'read' 'wt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 105 [1/1] (3.25ns)   --->   "%wbuf_V = alloca i32 1" [fcc_combined/main.cpp:35]   --->   Operation 105 'alloca' 'wbuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 51200> <RAM>
ST_1 : Operation 106 [1/1] (3.25ns)   --->   "%bbuf_V = alloca i32 1" [fcc_combined/main.cpp:36]   --->   Operation 106 'alloca' 'bbuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 107 [1/1] (3.25ns)   --->   "%dwbuf_V = alloca i32 1" [fcc_combined/main.cpp:38]   --->   Operation 107 'alloca' 'dwbuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 51200> <RAM>
ST_1 : Operation 108 [1/1] (3.25ns)   --->   "%dbbuf_V = alloca i32 1" [fcc_combined/main.cpp:39]   --->   Operation 108 'alloca' 'dbbuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ydim_read, i32 31" [fcc_combined/main.cpp:41]   --->   Operation 109 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i32 %ydim_read" [fcc_combined/main.cpp:41]   --->   Operation 110 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [2/2] (6.91ns)   --->   "%mul_ln41 = mul i65 %sext_ln41, i65 5497558139" [fcc_combined/main.cpp:41]   --->   Operation 111 'mul' 'mul_ln41' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 112 [1/2] (6.91ns)   --->   "%mul_ln41 = mul i65 %sext_ln41, i65 5497558139" [fcc_combined/main.cpp:41]   --->   Operation 112 'mul' 'mul_ln41' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i27 @_ssdm_op_PartSelect.i27.i65.i32.i32, i65 %mul_ln41, i32 38, i32 64" [fcc_combined/main.cpp:41]   --->   Operation 113 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.95>
ST_4 : Operation 114 [1/1] (3.54ns)   --->   "%sub_ln41 = sub i65 0, i65 %mul_ln41" [fcc_combined/main.cpp:41]   --->   Operation 114 'sub' 'sub_ln41' <Predicate = (tmp)> <Delay = 3.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node sub_ln41_1)   --->   "%tmp_1 = partselect i27 @_ssdm_op_PartSelect.i27.i65.i32.i32, i65 %sub_ln41, i32 38, i32 64" [fcc_combined/main.cpp:41]   --->   Operation 115 'partselect' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node sub_ln41_1)   --->   "%select_ln41 = select i1 %tmp, i27 %tmp_1, i27 %tmp_2" [fcc_combined/main.cpp:41]   --->   Operation 116 'select' 'select_ln41' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (2.40ns) (out node of the LUT)   --->   "%sub_ln41_1 = sub i27 0, i27 %select_ln41" [fcc_combined/main.cpp:41]   --->   Operation 117 'sub' 'sub_ln41_1' <Predicate = (tmp)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (2.47ns)   --->   "%icmp_ln43 = icmp_sgt  i32 %ydim_read, i32 0" [fcc_combined/main.cpp:43]   --->   Operation 118 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_32"   --->   Operation 119 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_1, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_6, void @empty_10, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 121 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty_1, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_31, void @empty_10, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x, void @empty_22, i32 0, i32 0, void @empty_13, i32 2, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %x, i64 666, i64 207, i64 2"   --->   Operation 125 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dx, void @empty_22, i32 0, i32 0, void @empty_13, i32 2, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %dx, i64 666, i64 207, i64 2"   --->   Operation 128 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dx"   --->   Operation 129 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_0, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_21, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_3, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_11, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y, void @empty_22, i32 0, i32 0, void @empty_13, i32 2, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y, i64 666, i64 207, i64 2"   --->   Operation 139 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y"   --->   Operation 140 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dy, void @empty_22, i32 0, i32 0, void @empty_13, i32 2, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %dy, i64 666, i64 207, i64 2"   --->   Operation 142 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dy"   --->   Operation 143 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_x, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_23, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_x, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_dx, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_4, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_dx, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %debugip"   --->   Operation 148 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %debugip, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %debugip, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %xdim"   --->   Operation 151 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_7, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ydim"   --->   Operation 154 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_30, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fwprop"   --->   Operation 157 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_8, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node num_iters)   --->   "%select_ln41_1 = select i1 %tmp, i27 %sub_ln41_1, i27 %tmp_2" [fcc_combined/main.cpp:41]   --->   Operation 161 'select' 'select_ln41_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (2.40ns) (out node of the LUT)   --->   "%num_iters = add i27 %select_ln41_1, i27 1" [fcc_combined/main.cpp:41]   --->   Operation 162 'add' 'num_iters' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %._crit_edge287, void %.lr.ph286" [fcc_combined/main.cpp:43]   --->   Operation 163 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %b_read, i32 1, i32 31" [fcc_combined/main.cpp:43]   --->   Operation 164 'partselect' 'trunc_ln' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i31 %trunc_ln" [fcc_combined/main.cpp:43]   --->   Operation 165 'sext' 'sext_ln43' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %sext_ln43" [fcc_combined/main.cpp:43]   --->   Operation 166 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 167 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 167 'readreq' 'empty' <Predicate = (icmp_ln43)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 168 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 168 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 169 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 169 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 170 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 170 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 171 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 171 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 172 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 172 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 173 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 174 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 174 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 175 [1/1] (1.58ns)   --->   "%br_ln43 = br void" [fcc_combined/main.cpp:43]   --->   Operation 175 'br' 'br_ln43' <Predicate = true> <Delay = 1.58>

State 12 <SV = 11> <Delay = 2.52>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%i = phi i31 %add_ln43, void %.split27, i31 0, void %.lr.ph286" [fcc_combined/main.cpp:43]   --->   Operation 176 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (2.52ns)   --->   "%add_ln43 = add i31 %i, i31 1" [fcc_combined/main.cpp:43]   --->   Operation 177 'add' 'add_ln43' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 178 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (2.47ns)   --->   "%icmp_ln43_1 = icmp_eq  i31 %i, i31 %trunc_ln43" [fcc_combined/main.cpp:43]   --->   Operation 179 'icmp' 'icmp_ln43_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 180 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43_1, void %.split27, void %._crit_edge287.loopexit" [fcc_combined/main.cpp:43]   --->   Operation 181 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i31 %i" [fcc_combined/main.cpp:44]   --->   Operation 182 'trunc' 'trunc_ln44' <Predicate = (!icmp_ln43_1)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 183 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr" [fcc_combined/main.cpp:44]   --->   Operation 183 'read' 'gmem_addr_read' <Predicate = (!icmp_ln43_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [fcc_combined/main.cpp:43]   --->   Operation 184 'specloopname' 'specloopname_ln43' <Predicate = (!icmp_ln43_1)> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i10 %trunc_ln44" [fcc_combined/main.cpp:44]   --->   Operation 185 'zext' 'zext_ln44' <Predicate = (!icmp_ln43_1)> <Delay = 0.00>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "%bbuf_V_addr = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln44" [fcc_combined/main.cpp:44]   --->   Operation 186 'getelementptr' 'bbuf_V_addr' <Predicate = (!icmp_ln43_1)> <Delay = 0.00>
ST_14 : Operation 187 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %gmem_addr_read, i10 %bbuf_V_addr" [fcc_combined/main.cpp:44]   --->   Operation 187 'store' 'store_ln44' <Predicate = (!icmp_ln43_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_14 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 188 'br' 'br_ln0' <Predicate = (!icmp_ln43_1)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 6.91>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge287"   --->   Operation 189 'br' 'br_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %xdim_read" [fcc_combined/main.cpp:49]   --->   Operation 190 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 191 [2/2] (6.91ns)   --->   "%mul_ln53 = mul i31 %trunc_ln49, i31 50" [fcc_combined/main.cpp:53]   --->   Operation 191 'mul' 'mul_ln53' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 6.91>
ST_16 : Operation 192 [1/1] (2.47ns)   --->   "%cmp37257 = icmp_sgt  i32 %xdim_read, i32 0"   --->   Operation 192 'icmp' 'cmp37257' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i32 %ydim_read" [fcc_combined/main.cpp:49]   --->   Operation 193 'sext' 'sext_ln49' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln49_1 = sext i27 %num_iters" [fcc_combined/main.cpp:49]   --->   Operation 194 'sext' 'sext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 195 [1/2] (6.91ns)   --->   "%mul_ln53 = mul i31 %trunc_ln49, i31 50" [fcc_combined/main.cpp:53]   --->   Operation 195 'mul' 'mul_ln53' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i32 %xdim_read" [fcc_combined/main.cpp:92]   --->   Operation 196 'zext' 'zext_ln92' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 197 [1/1] (1.58ns)   --->   "%br_ln49 = br void" [fcc_combined/main.cpp:49]   --->   Operation 197 'br' 'br_ln49' <Predicate = true> <Delay = 1.58>

State 17 <SV = 14> <Delay = 6.91>
ST_17 : Operation 198 [1/1] (0.00ns)   --->   "%k = phi i32 0, void %._crit_edge287, i32 %add_ln53, void %._crit_edge276" [fcc_combined/main.cpp:53]   --->   Operation 198 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 199 [1/1] (0.00ns)   --->   "%phi_mul = phi i38 0, void %._crit_edge287, i38 %add_ln49, void %._crit_edge276" [fcc_combined/main.cpp:49]   --->   Operation 199 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 200 [1/1] (2.55ns)   --->   "%add_ln53 = add i32 %k, i32 1" [fcc_combined/main.cpp:53]   --->   Operation 200 'add' 'add_ln53' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 201 [1/1] (2.79ns)   --->   "%add_ln49 = add i38 %phi_mul, i38 50" [fcc_combined/main.cpp:49]   --->   Operation 201 'add' 'add_ln49' <Predicate = true> <Delay = 2.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 202 [1/1] (2.47ns)   --->   "%icmp_ln49 = icmp_eq  i32 %k, i32 %sext_ln49_1" [fcc_combined/main.cpp:49]   --->   Operation 202 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %.split25, void %._crit_edge282.loopexit" [fcc_combined/main.cpp:49]   --->   Operation 203 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln49_1 = trunc i32 %k" [fcc_combined/main.cpp:49]   --->   Operation 204 'trunc' 'trunc_ln49_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_17 : Operation 205 [2/2] (6.91ns)   --->   "%mul_ln53_1 = mul i31 %mul_ln53, i31 %trunc_ln49_1" [fcc_combined/main.cpp:53]   --->   Operation 205 'mul' 'mul_ln53_1' <Predicate = (!icmp_ln49)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %debugip_read, void %._crit_edge, void" [fcc_combined/main.cpp:113]   --->   Operation 206 'br' 'br_ln113' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_17 : Operation 207 [2/2] (6.91ns)   --->   "%mul150 = mul i32 %ydim_read, i32 %xdim_read"   --->   Operation 207 'mul' 'mul150' <Predicate = (icmp_ln49 & debugip_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 6.91>
ST_18 : Operation 208 [1/2] (6.91ns)   --->   "%mul_ln53_1 = mul i31 %mul_ln53, i31 %trunc_ln49_1" [fcc_combined/main.cpp:53]   --->   Operation 208 'mul' 'mul_ln53_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i32 %add_ln53" [fcc_combined/main.cpp:53]   --->   Operation 209 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 210 [2/2] (6.91ns)   --->   "%mul_ln53_2 = mul i38 %zext_ln53, i38 50" [fcc_combined/main.cpp:53]   --->   Operation 210 'mul' 'mul_ln53_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 6.91>
ST_19 : Operation 211 [1/2] (6.91ns)   --->   "%mul_ln53_2 = mul i38 %zext_ln53, i38 50" [fcc_combined/main.cpp:53]   --->   Operation 211 'mul' 'mul_ln53_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 5.72>
ST_20 : Operation 212 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [fcc_combined/main.cpp:49]   --->   Operation 212 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i38 %mul_ln53_2" [fcc_combined/main.cpp:53]   --->   Operation 213 'zext' 'zext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 214 [1/1] (2.51ns)   --->   "%icmp_ln53 = icmp_slt  i39 %sext_ln49, i39 %zext_ln53_1" [fcc_combined/main.cpp:53]   --->   Operation 214 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 2.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i38 %phi_mul" [fcc_combined/main.cpp:54]   --->   Operation 215 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln54_1 = trunc i38 %phi_mul" [fcc_combined/main.cpp:54]   --->   Operation 216 'trunc' 'trunc_ln54_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 217 [1/1] (2.55ns)   --->   "%sub_ln53 = sub i32 %ydim_read, i32 %trunc_ln54_1" [fcc_combined/main.cpp:53]   --->   Operation 217 'sub' 'sub_ln53' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 218 [1/1] (0.69ns)   --->   "%ub = select i1 %icmp_ln53, i32 %sub_ln53, i32 50" [fcc_combined/main.cpp:53]   --->   Operation 218 'select' 'ub' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 219 [1/1] (2.47ns)   --->   "%cmp36262 = icmp_sgt  i32 %ub, i32 0" [fcc_combined/main.cpp:53]   --->   Operation 219 'icmp' 'cmp36262' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %fwprop_read, void, void" [fcc_combined/main.cpp:63]   --->   Operation 220 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %cmp36262, void %._crit_edge241, void %.lr.ph230" [fcc_combined/main.cpp:86]   --->   Operation 221 'br' 'br_ln86' <Predicate = (!fwprop_read)> <Delay = 0.00>
ST_20 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i32 %ub" [fcc_combined/main.cpp:86]   --->   Operation 222 'trunc' 'trunc_ln86' <Predicate = (!fwprop_read & cmp36262)> <Delay = 0.00>
ST_20 : Operation 223 [1/1] (1.58ns)   --->   "%br_ln86 = br void" [fcc_combined/main.cpp:86]   --->   Operation 223 'br' 'br_ln86' <Predicate = (!fwprop_read & cmp36262)> <Delay = 1.58>
ST_20 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %cmp36262, void %._crit_edge276, void %.lr.ph265" [fcc_combined/main.cpp:65]   --->   Operation 224 'br' 'br_ln65' <Predicate = (fwprop_read)> <Delay = 0.00>
ST_20 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i32 %ub" [fcc_combined/main.cpp:65]   --->   Operation 225 'trunc' 'trunc_ln65' <Predicate = (fwprop_read & cmp36262)> <Delay = 0.00>
ST_20 : Operation 226 [1/1] (1.58ns)   --->   "%br_ln65 = br void" [fcc_combined/main.cpp:65]   --->   Operation 226 'br' 'br_ln65' <Predicate = (fwprop_read & cmp36262)> <Delay = 1.58>

State 21 <SV = 18> <Delay = 6.91>
ST_21 : Operation 227 [1/1] (0.00ns)   --->   "%i_3 = phi i31 %add_ln86, void %._crit_edge226, i31 0, void %.lr.ph230" [fcc_combined/main.cpp:86]   --->   Operation 227 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 228 [1/1] (2.52ns)   --->   "%add_ln86 = add i31 %i_3, i31 1" [fcc_combined/main.cpp:86]   --->   Operation 228 'add' 'add_ln86' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 229 [1/1] (2.47ns)   --->   "%icmp_ln86 = icmp_eq  i31 %i_3, i31 %trunc_ln86" [fcc_combined/main.cpp:86]   --->   Operation 229 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 230 [1/1] (0.00ns)   --->   "%empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 230 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void %.split8, void %.lr.ph240.preheader" [fcc_combined/main.cpp:86]   --->   Operation 231 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 232 [2/2] (6.91ns)   --->   "%empty_51 = mul i31 %i_3, i31 %trunc_ln49" [fcc_combined/main.cpp:86]   --->   Operation 232 'mul' 'empty_51' <Predicate = (!icmp_ln86)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln92_1 = zext i31 %trunc_ln86" [fcc_combined/main.cpp:92]   --->   Operation 233 'zext' 'zext_ln92_1' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_21 : Operation 234 [2/2] (6.91ns)   --->   "%mul_ln92 = mul i63 %zext_ln92_1, i63 %zext_ln92" [fcc_combined/main.cpp:92]   --->   Operation 234 'mul' 'mul_ln92' <Predicate = (icmp_ln86)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 6.91>
ST_22 : Operation 235 [1/2] (6.91ns)   --->   "%empty_51 = mul i31 %i_3, i31 %trunc_ln49" [fcc_combined/main.cpp:86]   --->   Operation 235 'mul' 'empty_51' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 20> <Delay = 5.07>
ST_23 : Operation 236 [1/1] (0.00ns)   --->   "%specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [fcc_combined/main.cpp:86]   --->   Operation 236 'specloopname' 'specloopname_ln86' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 237 [1/1] (2.52ns)   --->   "%empty_52 = add i31 %empty_51, i31 %mul_ln53_1" [fcc_combined/main.cpp:86]   --->   Operation 237 'add' 'empty_52' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_52, i1 0" [fcc_combined/main.cpp:86]   --->   Operation 238 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 239 [1/1] (2.55ns)   --->   "%empty_53 = add i32 %tmp_5, i32 %dwt_read" [fcc_combined/main.cpp:86]   --->   Operation 239 'add' 'empty_53' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %cmp37257, void %._crit_edge226, void %.lr.ph225" [fcc_combined/main.cpp:87]   --->   Operation 240 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_53, i32 1, i32 31" [fcc_combined/main.cpp:87]   --->   Operation 241 'partselect' 'trunc_ln9' <Predicate = (cmp37257)> <Delay = 0.00>
ST_23 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i31 %trunc_ln9" [fcc_combined/main.cpp:87]   --->   Operation 242 'sext' 'sext_ln87' <Predicate = (cmp37257)> <Delay = 0.00>
ST_23 : Operation 243 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i32 %sext_ln87" [fcc_combined/main.cpp:87]   --->   Operation 243 'getelementptr' 'gmem_addr_2' <Predicate = (cmp37257)> <Delay = 0.00>
ST_23 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i31 %i_3" [fcc_combined/main.cpp:88]   --->   Operation 244 'trunc' 'trunc_ln88' <Predicate = (cmp37257)> <Delay = 0.00>

State 24 <SV = 21> <Delay = 7.30>
ST_24 : Operation 245 [7/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:87]   --->   Operation 245 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 22> <Delay = 7.30>
ST_25 : Operation 246 [6/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:87]   --->   Operation 246 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 23> <Delay = 7.30>
ST_26 : Operation 247 [5/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:87]   --->   Operation 247 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 24> <Delay = 7.30>
ST_27 : Operation 248 [4/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:87]   --->   Operation 248 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 25> <Delay = 7.30>
ST_28 : Operation 249 [3/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:87]   --->   Operation 249 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 26> <Delay = 7.30>
ST_29 : Operation 250 [2/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:87]   --->   Operation 250 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 27> <Delay = 7.30>
ST_30 : Operation 251 [1/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:87]   --->   Operation 251 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 %trunc_ln88, i10 0" [fcc_combined/main.cpp:88]   --->   Operation 252 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 253 [1/1] (1.58ns)   --->   "%br_ln87 = br void" [fcc_combined/main.cpp:87]   --->   Operation 253 'br' 'br_ln87' <Predicate = true> <Delay = 1.58>

State 31 <SV = 28> <Delay = 2.52>
ST_31 : Operation 254 [1/1] (0.00ns)   --->   "%j_1 = phi i31 %add_ln87, void %.split6, i31 0, void %.lr.ph225" [fcc_combined/main.cpp:87]   --->   Operation 254 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 255 [1/1] (2.52ns)   --->   "%add_ln87 = add i31 %j_1, i31 1" [fcc_combined/main.cpp:87]   --->   Operation 255 'add' 'add_ln87' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 256 [1/1] (0.00ns)   --->   "%j_1_cast = zext i31 %j_1" [fcc_combined/main.cpp:87]   --->   Operation 256 'zext' 'j_1_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 257 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 257 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 258 [1/1] (2.47ns)   --->   "%icmp_ln87 = icmp_eq  i32 %j_1_cast, i32 %xdim_read" [fcc_combined/main.cpp:87]   --->   Operation 258 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 259 [1/1] (0.00ns)   --->   "%empty_55 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 259 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %.split6, void %._crit_edge226.loopexit" [fcc_combined/main.cpp:87]   --->   Operation 260 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln88_1 = trunc i31 %j_1" [fcc_combined/main.cpp:88]   --->   Operation 261 'trunc' 'trunc_ln88_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_31 : Operation 262 [1/1] (2.07ns)   --->   "%add_ln88 = add i16 %tmp_9, i16 %trunc_ln88_1" [fcc_combined/main.cpp:88]   --->   Operation 262 'add' 'add_ln88' <Predicate = (!icmp_ln87)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 29> <Delay = 7.30>
ST_32 : Operation 263 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_2" [fcc_combined/main.cpp:88]   --->   Operation 263 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln87)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 30> <Delay = 3.25>
ST_33 : Operation 264 [1/1] (0.00ns)   --->   "%specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [fcc_combined/main.cpp:87]   --->   Operation 264 'specloopname' 'specloopname_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_33 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i16 %add_ln88" [fcc_combined/main.cpp:88]   --->   Operation 265 'zext' 'zext_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_33 : Operation 266 [1/1] (0.00ns)   --->   "%dwbuf_V_addr = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln88" [fcc_combined/main.cpp:88]   --->   Operation 266 'getelementptr' 'dwbuf_V_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_33 : Operation 267 [1/1] (3.25ns)   --->   "%store_ln88 = store i16 %gmem_addr_2_read, i16 %dwbuf_V_addr" [fcc_combined/main.cpp:88]   --->   Operation 267 'store' 'store_ln88' <Predicate = (!icmp_ln87)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 51200> <RAM>
ST_33 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 268 'br' 'br_ln0' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 34 <SV = 29> <Delay = 0.00>
ST_34 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge226"   --->   Operation 269 'br' 'br_ln0' <Predicate = (cmp37257)> <Delay = 0.00>
ST_34 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 270 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 35 <SV = 19> <Delay = 6.91>
ST_35 : Operation 271 [1/2] (6.91ns)   --->   "%mul_ln92 = mul i63 %zext_ln92_1, i63 %zext_ln92" [fcc_combined/main.cpp:92]   --->   Operation 271 'mul' 'mul_ln92' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 272 [1/1] (1.58ns)   --->   "%br_ln92 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [fcc_combined/main.cpp:92]   --->   Operation 272 'br' 'br_ln92' <Predicate = true> <Delay = 1.58>

State 36 <SV = 20> <Delay = 5.33>
ST_36 : Operation 273 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i63 0, void %.lr.ph240.preheader, i63 %add_ln92_2, void %._crit_edge236.loopexit" [fcc_combined/main.cpp:92]   --->   Operation 273 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 274 [1/1] (0.00ns)   --->   "%i_5 = phi i31 0, void %.lr.ph240.preheader, i31 %select_ln92_2, void %._crit_edge236.loopexit" [fcc_combined/main.cpp:92]   --->   Operation 274 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 275 [1/1] (0.00ns)   --->   "%j_3 = phi i32 0, void %.lr.ph240.preheader, i32 %add_ln93, void %._crit_edge236.loopexit" [fcc_combined/main.cpp:93]   --->   Operation 275 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 276 [1/1] (3.49ns)   --->   "%add_ln92_2 = add i63 %indvar_flatten, i63 1" [fcc_combined/main.cpp:92]   --->   Operation 276 'add' 'add_ln92_2' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 277 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 277 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 278 [1/1] (2.78ns)   --->   "%icmp_ln92 = icmp_eq  i63 %indvar_flatten, i63 %mul_ln92" [fcc_combined/main.cpp:92]   --->   Operation 278 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %._crit_edge236.loopexit, void %._crit_edge241.loopexit" [fcc_combined/main.cpp:92]   --->   Operation 279 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 280 [1/1] (2.52ns)   --->   "%add_ln92 = add i31 %i_5, i31 1" [fcc_combined/main.cpp:92]   --->   Operation 280 'add' 'add_ln92' <Predicate = (!icmp_ln92)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 281 [1/1] (2.47ns)   --->   "%icmp_ln93 = icmp_eq  i32 %j_3, i32 %xdim_read" [fcc_combined/main.cpp:93]   --->   Operation 281 'icmp' 'icmp_ln93' <Predicate = (!icmp_ln92)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 282 [1/1] (0.69ns)   --->   "%select_ln92 = select i1 %icmp_ln93, i32 0, i32 %j_3" [fcc_combined/main.cpp:92]   --->   Operation 282 'select' 'select_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 283 [1/1] (0.73ns)   --->   "%select_ln92_1 = select i1 %icmp_ln93, i31 %add_ln92, i31 %i_5" [fcc_combined/main.cpp:92]   --->   Operation 283 'select' 'select_ln92_1' <Predicate = (!icmp_ln92)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i31 %select_ln92_1" [fcc_combined/main.cpp:92]   --->   Operation 284 'trunc' 'trunc_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_36 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i31 %select_ln92_1"   --->   Operation 285 'trunc' 'trunc_ln1118' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_36 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_14_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 %trunc_ln1118, i10 0" [fcc_combined/main.cpp:92]   --->   Operation 286 'bitconcatenate' 'tmp_14_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_36 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln92_2 = zext i10 %trunc_ln92" [fcc_combined/main.cpp:92]   --->   Operation 287 'zext' 'zext_ln92_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_36 : Operation 288 [1/1] (0.00ns)   --->   "%dy_addr = getelementptr i16 %dy, i32 0, i32 %zext_ln92_2" [fcc_combined/main.cpp:92]   --->   Operation 288 'getelementptr' 'dy_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_36 : Operation 289 [3/3] (1.68ns)   --->   "%dy_load_1 = load i10 %dy_addr" [fcc_combined/main.cpp:92]   --->   Operation 289 'load' 'dy_load_1' <Predicate = (!icmp_ln92)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_36 : Operation 290 [1/1] (1.73ns)   --->   "%add_ln92_1 = add i10 %trunc_ln92, i10 %trunc_ln54" [fcc_combined/main.cpp:92]   --->   Operation 290 'add' 'add_ln92_1' <Predicate = (!icmp_ln92)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln1118_1 = trunc i32 %select_ln92"   --->   Operation 291 'trunc' 'trunc_ln1118_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_36 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i16 %trunc_ln1118_1"   --->   Operation 292 'zext' 'zext_ln1118' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_36 : Operation 293 [1/1] (2.07ns)   --->   "%add_ln1118 = add i16 %tmp_14_cast, i16 %trunc_ln1118_1"   --->   Operation 293 'add' 'add_ln1118' <Predicate = (!icmp_ln92)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 294 [1/1] (0.00ns)   --->   "%x_addr_2 = getelementptr i16 %x, i32 0, i32 %zext_ln1118"   --->   Operation 294 'getelementptr' 'x_addr_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_36 : Operation 295 [3/3] (1.68ns)   --->   "%x_load_2 = load i10 %x_addr_2"   --->   Operation 295 'load' 'x_load_2' <Predicate = (!icmp_ln92)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 37 <SV = 21> <Delay = 3.25>
ST_37 : Operation 296 [2/3] (1.68ns)   --->   "%dy_load_1 = load i10 %dy_addr" [fcc_combined/main.cpp:92]   --->   Operation 296 'load' 'dy_load_1' <Predicate = (!icmp_ln92)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_37 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln92_3 = zext i10 %add_ln92_1" [fcc_combined/main.cpp:92]   --->   Operation 297 'zext' 'zext_ln92_3' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_37 : Operation 298 [1/1] (0.00ns)   --->   "%dy_addr_1 = getelementptr i16 %dy, i32 0, i32 %zext_ln92_3" [fcc_combined/main.cpp:92]   --->   Operation 298 'getelementptr' 'dy_addr_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_37 : Operation 299 [3/3] (1.68ns)   --->   "%dy_load_2 = load i10 %dy_addr_1" [fcc_combined/main.cpp:92]   --->   Operation 299 'load' 'dy_load_2' <Predicate = (!icmp_ln92)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_37 : Operation 300 [1/1] (0.73ns)   --->   "%select_ln92_2 = select i1 %icmp_ln93, i31 %add_ln92, i31 %i_5" [fcc_combined/main.cpp:92]   --->   Operation 300 'select' 'select_ln92_2' <Predicate = (!icmp_ln92)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i16 %add_ln1118"   --->   Operation 301 'zext' 'zext_ln1118_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_37 : Operation 302 [1/1] (0.00ns)   --->   "%wbuf_V_addr_2 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1118_1"   --->   Operation 302 'getelementptr' 'wbuf_V_addr_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_37 : Operation 303 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_1 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln1118_1"   --->   Operation 303 'getelementptr' 'dwbuf_V_addr_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_37 : Operation 304 [2/2] (3.25ns)   --->   "%wbuf_V_load = load i16 %wbuf_V_addr_2"   --->   Operation 304 'load' 'wbuf_V_load' <Predicate = (!icmp_ln92)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 51200> <RAM>
ST_37 : Operation 305 [2/3] (1.68ns)   --->   "%x_load_2 = load i10 %x_addr_2"   --->   Operation 305 'load' 'x_load_2' <Predicate = (!icmp_ln92)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_37 : Operation 306 [1/1] (2.55ns)   --->   "%add_ln93 = add i32 %select_ln92, i32 1" [fcc_combined/main.cpp:93]   --->   Operation 306 'add' 'add_ln93' <Predicate = (!icmp_ln92)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 22> <Delay = 5.40>
ST_38 : Operation 307 [1/3] (1.68ns)   --->   "%dy_load_1 = load i10 %dy_addr" [fcc_combined/main.cpp:92]   --->   Operation 307 'load' 'dy_load_1' <Predicate = (!icmp_ln92)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_38 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln92 = sext i16 %dy_load_1" [fcc_combined/main.cpp:92]   --->   Operation 308 'sext' 'sext_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_38 : Operation 309 [2/3] (1.68ns)   --->   "%dy_load_2 = load i10 %dy_addr_1" [fcc_combined/main.cpp:92]   --->   Operation 309 'load' 'dy_load_2' <Predicate = (!icmp_ln92)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_38 : Operation 310 [1/2] (3.25ns)   --->   "%wbuf_V_load = load i16 %wbuf_V_addr_2"   --->   Operation 310 'load' 'wbuf_V_load' <Predicate = (!icmp_ln92)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 51200> <RAM>
ST_38 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln1115 = sext i16 %wbuf_V_load"   --->   Operation 311 'sext' 'sext_ln1115' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_38 : Operation 312 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i29 %sext_ln1115, i29 %sext_ln92"   --->   Operation 312 'mul' 'mul_ln1115' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 313 [1/3] (1.68ns)   --->   "%x_load_2 = load i10 %x_addr_2"   --->   Operation 313 'load' 'x_load_2' <Predicate = (!icmp_ln92)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 39 <SV = 23> <Delay = 3.25>
ST_39 : Operation 314 [1/3] (1.68ns)   --->   "%dy_load_2 = load i10 %dy_addr_1" [fcc_combined/main.cpp:92]   --->   Operation 314 'load' 'dy_load_2' <Predicate = (!icmp_ln92)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_39 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln92_1 = sext i16 %dy_load_2" [fcc_combined/main.cpp:92]   --->   Operation 315 'sext' 'sext_ln92_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_39 : Operation 316 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i29 %sext_ln1115, i29 %sext_ln92"   --->   Operation 316 'mul' 'mul_ln1115' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i16 %x_load_2"   --->   Operation 317 'sext' 'sext_ln1192' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_39 : Operation 318 [3/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192 = mul i29 %sext_ln1192, i29 %sext_ln92_1"   --->   Operation 318 'mul' 'mul_ln1192' <Predicate = (!icmp_ln92)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 319 [2/2] (3.25ns)   --->   "%lhs = load i16 %dwbuf_V_addr_1"   --->   Operation 319 'load' 'lhs' <Predicate = (!icmp_ln92)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 51200> <RAM>

State 40 <SV = 24> <Delay = 3.25>
ST_40 : Operation 320 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i29 %sext_ln1115, i29 %sext_ln92"   --->   Operation 320 'mul' 'mul_ln1115' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 321 [2/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192 = mul i29 %sext_ln1192, i29 %sext_ln92_1"   --->   Operation 321 'mul' 'mul_ln1192' <Predicate = (!icmp_ln92)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 322 [1/2] (3.25ns)   --->   "%lhs = load i16 %dwbuf_V_addr_1"   --->   Operation 322 'load' 'lhs' <Predicate = (!icmp_ln92)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 51200> <RAM>

State 41 <SV = 25> <Delay = 3.25>
ST_41 : Operation 323 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i29 %sext_ln1115, i29 %sext_ln92"   --->   Operation 323 'mul' 'mul_ln1115' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1115, i32 13, i32 28"   --->   Operation 324 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_41 : Operation 325 [1/1] (0.00ns)   --->   "%dx_addr_1 = getelementptr i16 %dx, i32 0, i32 %zext_ln1118" [fcc_combined/main.cpp:94]   --->   Operation 325 'getelementptr' 'dx_addr_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_41 : Operation 326 [1/1] (3.25ns)   --->   "%store_ln94 = store i16 %trunc_ln708_1, i10 %dx_addr_1" [fcc_combined/main.cpp:94]   --->   Operation 326 'store' 'store_ln94' <Predicate = (!icmp_ln92)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_41 : Operation 327 [1/3] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192 = mul i29 %sext_ln1192, i29 %sext_ln92_1"   --->   Operation 327 'mul' 'mul_ln1192' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 328 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %lhs, i13 0"   --->   Operation 328 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_41 : Operation 329 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i29 %lhs_1, i29 %mul_ln1192"   --->   Operation 329 'add' 'ret_V_1' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 26> <Delay = 5.35>
ST_42 : Operation 330 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_92_7_VITIS_LOOP_93_8_str"   --->   Operation 330 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_42 : Operation 331 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 331 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_42 : Operation 332 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [fcc_combined/main.cpp:93]   --->   Operation 332 'specloopname' 'specloopname_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_42 : Operation 333 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i29 %lhs_1, i29 %mul_ln1192"   --->   Operation 333 'add' 'ret_V_1' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V_1, i32 13, i32 28"   --->   Operation 334 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_42 : Operation 335 [1/1] (3.25ns)   --->   "%store_ln708 = store i16 %trunc_ln708_2, i16 %dwbuf_V_addr_1"   --->   Operation 335 'store' 'store_ln708' <Predicate = (!icmp_ln92)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 51200> <RAM>
ST_42 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 336 'br' 'br_ln0' <Predicate = (!icmp_ln92)> <Delay = 0.00>

State 43 <SV = 21> <Delay = 1.58>
ST_43 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge241"   --->   Operation 337 'br' 'br_ln0' <Predicate = (cmp36262)> <Delay = 0.00>
ST_43 : Operation 338 [1/1] (1.58ns)   --->   "%br_ln99 = br void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [fcc_combined/main.cpp:99]   --->   Operation 338 'br' 'br_ln99' <Predicate = true> <Delay = 1.58>

State 44 <SV = 22> <Delay = 3.25>
ST_44 : Operation 339 [1/1] (0.00ns)   --->   "%i_6 = phi i31 0, void %._crit_edge241, i31 %add_ln99, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split" [fcc_combined/main.cpp:99]   --->   Operation 339 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 340 [1/1] (2.52ns)   --->   "%add_ln99 = add i31 %i_6, i31 1" [fcc_combined/main.cpp:99]   --->   Operation 340 'add' 'add_ln99' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 341 [1/1] (0.00ns)   --->   "%i_6_cast = zext i31 %i_6" [fcc_combined/main.cpp:99]   --->   Operation 341 'zext' 'i_6_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 342 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 342 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 343 [1/1] (2.47ns)   --->   "%icmp_ln99 = icmp_eq  i32 %i_6_cast, i32 %ydim_read" [fcc_combined/main.cpp:99]   --->   Operation 343 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 344 [1/1] (0.00ns)   --->   "%empty_56 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 344 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %._crit_edge246.loopexit" [fcc_combined/main.cpp:99]   --->   Operation 345 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i31 %i_6"   --->   Operation 346 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_44 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i10 %trunc_ln703"   --->   Operation 347 'zext' 'zext_ln703' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_44 : Operation 348 [1/1] (0.00ns)   --->   "%dbbuf_V_addr = getelementptr i16 %dbbuf_V, i32 0, i32 %zext_ln703"   --->   Operation 348 'getelementptr' 'dbbuf_V_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_44 : Operation 349 [2/2] (3.25ns)   --->   "%dbbuf_V_load = load i10 %dbbuf_V_addr"   --->   Operation 349 'load' 'dbbuf_V_load' <Predicate = (!icmp_ln99)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_44 : Operation 350 [1/1] (0.00ns)   --->   "%dy_addr_2 = getelementptr i16 %dy, i32 0, i32 %zext_ln703"   --->   Operation 350 'getelementptr' 'dy_addr_2' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_44 : Operation 351 [3/3] (1.68ns)   --->   "%dy_load = load i10 %dy_addr_2"   --->   Operation 351 'load' 'dy_load' <Predicate = (!icmp_ln99)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 45 <SV = 23> <Delay = 3.25>
ST_45 : Operation 352 [1/2] (3.25ns)   --->   "%dbbuf_V_load = load i10 %dbbuf_V_addr"   --->   Operation 352 'load' 'dbbuf_V_load' <Predicate = (!icmp_ln99)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_45 : Operation 353 [2/3] (1.68ns)   --->   "%dy_load = load i10 %dy_addr_2"   --->   Operation 353 'load' 'dy_load' <Predicate = (!icmp_ln99)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 46 <SV = 24> <Delay = 7.01>
ST_46 : Operation 354 [1/1] (0.00ns)   --->   "%specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [fcc_combined/main.cpp:99]   --->   Operation 354 'specloopname' 'specloopname_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_46 : Operation 355 [1/3] (1.68ns)   --->   "%dy_load = load i10 %dy_addr_2"   --->   Operation 355 'load' 'dy_load' <Predicate = (!icmp_ln99)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_46 : Operation 356 [1/1] (2.07ns)   --->   "%add_ln703 = add i16 %dy_load, i16 %dbbuf_V_load"   --->   Operation 356 'add' 'add_ln703' <Predicate = (!icmp_ln99)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 357 [1/1] (3.25ns)   --->   "%store_ln703 = store i16 %add_ln703, i10 %dbbuf_V_addr"   --->   Operation 357 'store' 'store_ln703' <Predicate = (!icmp_ln99)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_46 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 358 'br' 'br_ln0' <Predicate = (!icmp_ln99)> <Delay = 0.00>

State 47 <SV = 23> <Delay = 1.58>
ST_47 : Operation 359 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %cmp36262, void %._crit_edge276, void %.lr.ph255" [fcc_combined/main.cpp:103]   --->   Operation 359 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i32 %ub" [fcc_combined/main.cpp:103]   --->   Operation 360 'trunc' 'trunc_ln103' <Predicate = (cmp36262)> <Delay = 0.00>
ST_47 : Operation 361 [1/1] (1.58ns)   --->   "%br_ln103 = br void" [fcc_combined/main.cpp:103]   --->   Operation 361 'br' 'br_ln103' <Predicate = (cmp36262)> <Delay = 1.58>

State 48 <SV = 24> <Delay = 6.91>
ST_48 : Operation 362 [1/1] (0.00ns)   --->   "%i_7 = phi i31 %add_ln103, void %._crit_edge251, i31 0, void %.lr.ph255" [fcc_combined/main.cpp:103]   --->   Operation 362 'phi' 'i_7' <Predicate = (!fwprop_read & cmp36262)> <Delay = 0.00>
ST_48 : Operation 363 [1/1] (2.52ns)   --->   "%add_ln103 = add i31 %i_7, i31 1" [fcc_combined/main.cpp:103]   --->   Operation 363 'add' 'add_ln103' <Predicate = (!fwprop_read & cmp36262)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 364 [1/1] (2.47ns)   --->   "%icmp_ln103 = icmp_eq  i31 %i_7, i31 %trunc_ln103" [fcc_combined/main.cpp:103]   --->   Operation 364 'icmp' 'icmp_ln103' <Predicate = (!fwprop_read & cmp36262)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 365 [1/1] (0.00ns)   --->   "%empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 365 'speclooptripcount' 'empty_57' <Predicate = (!fwprop_read & cmp36262)> <Delay = 0.00>
ST_48 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %.split16, void %._crit_edge276.loopexit" [fcc_combined/main.cpp:103]   --->   Operation 366 'br' 'br_ln103' <Predicate = (!fwprop_read & cmp36262)> <Delay = 0.00>
ST_48 : Operation 367 [2/2] (6.91ns)   --->   "%empty_58 = mul i31 %i_7, i31 %trunc_ln49" [fcc_combined/main.cpp:103]   --->   Operation 367 'mul' 'empty_58' <Predicate = (!fwprop_read & cmp36262 & !icmp_ln103)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 368 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge276"   --->   Operation 368 'br' 'br_ln0' <Predicate = (!fwprop_read & cmp36262 & icmp_ln103)> <Delay = 0.00>
ST_48 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 369 'br' 'br_ln0' <Predicate = (icmp_ln103) | (!cmp36262) | (fwprop_read)> <Delay = 0.00>

State 49 <SV = 25> <Delay = 6.91>
ST_49 : Operation 370 [1/2] (6.91ns)   --->   "%empty_58 = mul i31 %i_7, i31 %trunc_ln49" [fcc_combined/main.cpp:103]   --->   Operation 370 'mul' 'empty_58' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 26> <Delay = 5.07>
ST_50 : Operation 371 [1/1] (0.00ns)   --->   "%specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [fcc_combined/main.cpp:103]   --->   Operation 371 'specloopname' 'specloopname_ln103' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 372 [1/1] (2.52ns)   --->   "%empty_59 = add i31 %empty_58, i31 %mul_ln53_1" [fcc_combined/main.cpp:103]   --->   Operation 372 'add' 'empty_59' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_59, i1 0" [fcc_combined/main.cpp:103]   --->   Operation 373 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 374 [1/1] (2.55ns)   --->   "%empty_60 = add i32 %tmp_3, i32 %dwt_read" [fcc_combined/main.cpp:103]   --->   Operation 374 'add' 'empty_60' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %cmp37257, void %._crit_edge251, void %.lr.ph250" [fcc_combined/main.cpp:104]   --->   Operation 375 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 376 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_60, i32 1, i32 31" [fcc_combined/main.cpp:104]   --->   Operation 376 'partselect' 'trunc_ln2' <Predicate = (cmp37257)> <Delay = 0.00>
ST_50 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln104 = sext i31 %trunc_ln2" [fcc_combined/main.cpp:104]   --->   Operation 377 'sext' 'sext_ln104' <Predicate = (cmp37257)> <Delay = 0.00>
ST_50 : Operation 378 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16 %gmem, i32 %sext_ln104" [fcc_combined/main.cpp:104]   --->   Operation 378 'getelementptr' 'gmem_addr_3' <Predicate = (cmp37257)> <Delay = 0.00>
ST_50 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i31 %i_7" [fcc_combined/main.cpp:105]   --->   Operation 379 'trunc' 'trunc_ln105' <Predicate = (cmp37257)> <Delay = 0.00>

State 51 <SV = 27> <Delay = 7.30>
ST_51 : Operation 380 [1/1] (7.30ns)   --->   "%empty_61 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %xdim_read" [fcc_combined/main.cpp:104]   --->   Operation 380 'writereq' 'empty_61' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 %trunc_ln105, i10 0" [fcc_combined/main.cpp:105]   --->   Operation 381 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 382 [1/1] (1.58ns)   --->   "%br_ln104 = br void" [fcc_combined/main.cpp:104]   --->   Operation 382 'br' 'br_ln104' <Predicate = true> <Delay = 1.58>

State 52 <SV = 28> <Delay = 5.33>
ST_52 : Operation 383 [1/1] (0.00ns)   --->   "%j_4 = phi i31 %add_ln104, void %.split14, i31 0, void %.lr.ph250" [fcc_combined/main.cpp:104]   --->   Operation 383 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 384 [1/1] (2.52ns)   --->   "%add_ln104 = add i31 %j_4, i31 1" [fcc_combined/main.cpp:104]   --->   Operation 384 'add' 'add_ln104' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 385 [1/1] (0.00ns)   --->   "%j_4_cast = zext i31 %j_4" [fcc_combined/main.cpp:104]   --->   Operation 385 'zext' 'j_4_cast' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 386 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 386 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 387 [1/1] (2.47ns)   --->   "%icmp_ln104 = icmp_eq  i32 %j_4_cast, i32 %xdim_read" [fcc_combined/main.cpp:104]   --->   Operation 387 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 388 [1/1] (0.00ns)   --->   "%empty_62 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 388 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 389 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.split14, void %._crit_edge251.loopexit" [fcc_combined/main.cpp:104]   --->   Operation 389 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln105_1 = trunc i31 %j_4" [fcc_combined/main.cpp:105]   --->   Operation 390 'trunc' 'trunc_ln105_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_52 : Operation 391 [1/1] (2.07ns)   --->   "%add_ln105 = add i16 %tmp_6, i16 %trunc_ln105_1" [fcc_combined/main.cpp:105]   --->   Operation 391 'add' 'add_ln105' <Predicate = (!icmp_ln104)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i16 %add_ln105" [fcc_combined/main.cpp:105]   --->   Operation 392 'zext' 'zext_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_52 : Operation 393 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_2 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln105" [fcc_combined/main.cpp:105]   --->   Operation 393 'getelementptr' 'dwbuf_V_addr_2' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_52 : Operation 394 [2/2] (3.25ns)   --->   "%dwbuf_V_load = load i16 %dwbuf_V_addr_2" [fcc_combined/main.cpp:105]   --->   Operation 394 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln104)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 51200> <RAM>

State 53 <SV = 29> <Delay = 3.25>
ST_53 : Operation 395 [1/2] (3.25ns)   --->   "%dwbuf_V_load = load i16 %dwbuf_V_addr_2" [fcc_combined/main.cpp:105]   --->   Operation 395 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln104)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 51200> <RAM>

State 54 <SV = 30> <Delay = 7.30>
ST_54 : Operation 396 [1/1] (0.00ns)   --->   "%specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [fcc_combined/main.cpp:104]   --->   Operation 396 'specloopname' 'specloopname_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_54 : Operation 397 [1/1] (7.30ns)   --->   "%write_ln105 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_3, i16 %dwbuf_V_load, i2 3" [fcc_combined/main.cpp:105]   --->   Operation 397 'write' 'write_ln105' <Predicate = (!icmp_ln104)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 398 'br' 'br_ln0' <Predicate = (!icmp_ln104)> <Delay = 0.00>

State 55 <SV = 29> <Delay = 7.30>
ST_55 : Operation 399 [5/5] (7.30ns)   --->   "%empty_63 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:103]   --->   Operation 399 'writeresp' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 30> <Delay = 7.30>
ST_56 : Operation 400 [4/5] (7.30ns)   --->   "%empty_63 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:103]   --->   Operation 400 'writeresp' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 31> <Delay = 7.30>
ST_57 : Operation 401 [3/5] (7.30ns)   --->   "%empty_63 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:103]   --->   Operation 401 'writeresp' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 32> <Delay = 7.30>
ST_58 : Operation 402 [2/5] (7.30ns)   --->   "%empty_63 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:103]   --->   Operation 402 'writeresp' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 33> <Delay = 7.30>
ST_59 : Operation 403 [1/5] (7.30ns)   --->   "%empty_63 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:103]   --->   Operation 403 'writeresp' 'empty_63' <Predicate = (cmp37257)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln103 = br void %._crit_edge251" [fcc_combined/main.cpp:103]   --->   Operation 404 'br' 'br_ln103' <Predicate = (cmp37257)> <Delay = 0.00>
ST_59 : Operation 405 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 405 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 60 <SV = 18> <Delay = 6.91>
ST_60 : Operation 406 [1/1] (0.00ns)   --->   "%i_2 = phi i31 %add_ln65, void %._crit_edge261, i31 0, void %.lr.ph265" [fcc_combined/main.cpp:65]   --->   Operation 406 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 407 [1/1] (2.52ns)   --->   "%add_ln65 = add i31 %i_2, i31 1" [fcc_combined/main.cpp:65]   --->   Operation 407 'add' 'add_ln65' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 408 [1/1] (2.47ns)   --->   "%icmp_ln65 = icmp_eq  i31 %i_2, i31 %trunc_ln65" [fcc_combined/main.cpp:65]   --->   Operation 408 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 409 [1/1] (0.00ns)   --->   "%empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 409 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 410 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %.split20, void %.lr.ph275.preheader" [fcc_combined/main.cpp:65]   --->   Operation 410 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 411 [2/2] (6.91ns)   --->   "%empty_44 = mul i31 %i_2, i31 %trunc_ln49" [fcc_combined/main.cpp:65]   --->   Operation 411 'mul' 'empty_44' <Predicate = (!icmp_ln65)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 412 [1/1] (1.58ns)   --->   "%br_ln72 = br void %.lr.ph275" [fcc_combined/main.cpp:72]   --->   Operation 412 'br' 'br_ln72' <Predicate = (icmp_ln65)> <Delay = 1.58>

State 61 <SV = 19> <Delay = 6.91>
ST_61 : Operation 413 [1/2] (6.91ns)   --->   "%empty_44 = mul i31 %i_2, i31 %trunc_ln49" [fcc_combined/main.cpp:65]   --->   Operation 413 'mul' 'empty_44' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 20> <Delay = 5.07>
ST_62 : Operation 414 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [fcc_combined/main.cpp:65]   --->   Operation 414 'specloopname' 'specloopname_ln65' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 415 [1/1] (2.52ns)   --->   "%empty_45 = add i31 %empty_44, i31 %mul_ln53_1" [fcc_combined/main.cpp:65]   --->   Operation 415 'add' 'empty_45' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_45, i1 0" [fcc_combined/main.cpp:65]   --->   Operation 416 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 417 [1/1] (2.55ns)   --->   "%empty_46 = add i32 %tmp_4, i32 %wt_read" [fcc_combined/main.cpp:65]   --->   Operation 417 'add' 'empty_46' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 418 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %cmp37257, void %._crit_edge261, void %.lr.ph260" [fcc_combined/main.cpp:66]   --->   Operation 418 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_46, i32 1, i32 31" [fcc_combined/main.cpp:66]   --->   Operation 419 'partselect' 'trunc_ln7' <Predicate = (cmp37257)> <Delay = 0.00>
ST_62 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i31 %trunc_ln7" [fcc_combined/main.cpp:66]   --->   Operation 420 'sext' 'sext_ln66' <Predicate = (cmp37257)> <Delay = 0.00>
ST_62 : Operation 421 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %sext_ln66" [fcc_combined/main.cpp:66]   --->   Operation 421 'getelementptr' 'gmem_addr_1' <Predicate = (cmp37257)> <Delay = 0.00>
ST_62 : Operation 422 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i31 %i_2" [fcc_combined/main.cpp:67]   --->   Operation 422 'trunc' 'trunc_ln67' <Predicate = (cmp37257)> <Delay = 0.00>

State 63 <SV = 21> <Delay = 7.30>
ST_63 : Operation 423 [7/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 423 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 22> <Delay = 7.30>
ST_64 : Operation 424 [6/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 424 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 23> <Delay = 7.30>
ST_65 : Operation 425 [5/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 425 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 24> <Delay = 7.30>
ST_66 : Operation 426 [4/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 426 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 25> <Delay = 7.30>
ST_67 : Operation 427 [3/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 427 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 26> <Delay = 7.30>
ST_68 : Operation 428 [2/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 428 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 27> <Delay = 7.30>
ST_69 : Operation 429 [1/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 429 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 %trunc_ln67, i10 0" [fcc_combined/main.cpp:67]   --->   Operation 430 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 431 [1/1] (1.58ns)   --->   "%br_ln66 = br void" [fcc_combined/main.cpp:66]   --->   Operation 431 'br' 'br_ln66' <Predicate = true> <Delay = 1.58>

State 70 <SV = 28> <Delay = 2.52>
ST_70 : Operation 432 [1/1] (0.00ns)   --->   "%j = phi i31 %add_ln66, void %.split18, i31 0, void %.lr.ph260" [fcc_combined/main.cpp:66]   --->   Operation 432 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 433 [1/1] (2.52ns)   --->   "%add_ln66 = add i31 %j, i31 1" [fcc_combined/main.cpp:66]   --->   Operation 433 'add' 'add_ln66' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 434 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j" [fcc_combined/main.cpp:66]   --->   Operation 434 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 435 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 435 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 436 [1/1] (2.47ns)   --->   "%icmp_ln66 = icmp_eq  i32 %j_cast, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 436 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 437 [1/1] (0.00ns)   --->   "%empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 437 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 438 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %.split18, void %._crit_edge261.loopexit" [fcc_combined/main.cpp:66]   --->   Operation 438 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln67_1 = trunc i31 %j" [fcc_combined/main.cpp:67]   --->   Operation 439 'trunc' 'trunc_ln67_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_70 : Operation 440 [1/1] (2.07ns)   --->   "%add_ln67 = add i16 %tmp_7, i16 %trunc_ln67_1" [fcc_combined/main.cpp:67]   --->   Operation 440 'add' 'add_ln67' <Predicate = (!icmp_ln66)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 29> <Delay = 7.30>
ST_71 : Operation 441 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_1" [fcc_combined/main.cpp:67]   --->   Operation 441 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln66)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 30> <Delay = 3.25>
ST_72 : Operation 442 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [fcc_combined/main.cpp:66]   --->   Operation 442 'specloopname' 'specloopname_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_72 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i16 %add_ln67" [fcc_combined/main.cpp:67]   --->   Operation 443 'zext' 'zext_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_72 : Operation 444 [1/1] (0.00ns)   --->   "%wbuf_V_addr = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln67" [fcc_combined/main.cpp:67]   --->   Operation 444 'getelementptr' 'wbuf_V_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_72 : Operation 445 [1/1] (3.25ns)   --->   "%store_ln67 = store i16 %gmem_addr_1_read, i16 %wbuf_V_addr" [fcc_combined/main.cpp:67]   --->   Operation 445 'store' 'store_ln67' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 51200> <RAM>
ST_72 : Operation 446 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 446 'br' 'br_ln0' <Predicate = (!icmp_ln66)> <Delay = 0.00>

State 73 <SV = 29> <Delay = 0.00>
ST_73 : Operation 447 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge261"   --->   Operation 447 'br' 'br_ln0' <Predicate = (cmp37257)> <Delay = 0.00>
ST_73 : Operation 448 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 448 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 74 <SV = 19> <Delay = 4.98>
ST_74 : Operation 449 [1/1] (0.00ns)   --->   "%i_4 = phi i31 %add_ln72, void %._crit_edge271.loopexit, i31 0, void %.lr.ph275.preheader" [fcc_combined/main.cpp:72]   --->   Operation 449 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 450 [1/1] (2.52ns)   --->   "%add_ln72 = add i31 %i_4, i31 1" [fcc_combined/main.cpp:72]   --->   Operation 450 'add' 'add_ln72' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 451 [1/1] (2.47ns)   --->   "%icmp_ln72 = icmp_eq  i31 %i_4, i31 %trunc_ln65" [fcc_combined/main.cpp:72]   --->   Operation 451 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 452 [1/1] (0.00ns)   --->   "%empty_49 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 452 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 453 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72, void %.split23, void %._crit_edge276.loopexit50" [fcc_combined/main.cpp:72]   --->   Operation 453 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i31 %i_4" [fcc_combined/main.cpp:72]   --->   Operation 454 'trunc' 'trunc_ln72' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_74 : Operation 455 [1/1] (1.73ns)   --->   "%add_ln74 = add i10 %trunc_ln72, i10 %trunc_ln54" [fcc_combined/main.cpp:74]   --->   Operation 455 'add' 'add_ln74' <Predicate = (!icmp_ln72)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i10 %add_ln74" [fcc_combined/main.cpp:74]   --->   Operation 456 'zext' 'zext_ln74' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_74 : Operation 457 [1/1] (0.00ns)   --->   "%bbuf_V_addr_1 = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln74" [fcc_combined/main.cpp:74]   --->   Operation 457 'getelementptr' 'bbuf_V_addr_1' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_74 : Operation 458 [2/2] (3.25ns)   --->   "%bbuf_V_load = load i10 %bbuf_V_addr_1" [fcc_combined/main.cpp:74]   --->   Operation 458 'load' 'bbuf_V_load' <Predicate = (!icmp_ln72)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_74 : Operation 459 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i16 %y, i32 0, i32 %zext_ln74" [fcc_combined/main.cpp:74]   --->   Operation 459 'getelementptr' 'y_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_74 : Operation 460 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i31 %i_4"   --->   Operation 460 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_74 : Operation 461 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge276"   --->   Operation 461 'br' 'br_ln0' <Predicate = (icmp_ln72)> <Delay = 0.00>

State 75 <SV = 20> <Delay = 6.50>
ST_75 : Operation 462 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [fcc_combined/main.cpp:72]   --->   Operation 462 'specloopname' 'specloopname_ln72' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 463 [1/2] (3.25ns)   --->   "%bbuf_V_load = load i10 %bbuf_V_addr_1" [fcc_combined/main.cpp:74]   --->   Operation 463 'load' 'bbuf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 464 [1/1] (3.25ns)   --->   "%store_ln74 = store i16 %bbuf_V_load, i10 %y_addr" [fcc_combined/main.cpp:74]   --->   Operation 464 'store' 'store_ln74' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 %trunc_ln1116, i10 0"   --->   Operation 465 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 466 [1/1] (1.58ns)   --->   "%br_ln76 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [fcc_combined/main.cpp:76]   --->   Operation 466 'br' 'br_ln76' <Predicate = true> <Delay = 1.58>

State 76 <SV = 21> <Delay = 2.55>
ST_76 : Operation 467 [1/1] (0.00ns)   --->   "%j_2 = phi i32 0, void %.split23, i32 %add_ln76, void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split" [fcc_combined/main.cpp:76]   --->   Operation 467 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 468 [1/1] (2.55ns)   --->   "%add_ln76 = add i32 %j_2, i32 1" [fcc_combined/main.cpp:76]   --->   Operation 468 'add' 'add_ln76' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 469 [1/1] (2.47ns)   --->   "%icmp_ln76 = icmp_eq  i32 %j_2, i32 %xdim_read" [fcc_combined/main.cpp:76]   --->   Operation 469 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 470 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split, void %._crit_edge271.loopexit" [fcc_combined/main.cpp:76]   --->   Operation 470 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 471 [1/1] (0.00ns)   --->   "%trunc_ln1116_1 = trunc i32 %j_2"   --->   Operation 471 'trunc' 'trunc_ln1116_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_76 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i16 %trunc_ln1116_1"   --->   Operation 472 'zext' 'zext_ln1116' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_76 : Operation 473 [1/1] (2.07ns)   --->   "%add_ln1116 = add i16 %tmp_s, i16 %trunc_ln1116_1"   --->   Operation 473 'add' 'add_ln1116' <Predicate = (!icmp_ln76)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 474 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i16 %x, i32 0, i32 %zext_ln1116"   --->   Operation 474 'getelementptr' 'x_addr_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_76 : Operation 475 [3/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 475 'load' 'x_load_1' <Predicate = (!icmp_ln76)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 77 <SV = 22> <Delay = 3.25>
ST_77 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i16 %add_ln1116"   --->   Operation 476 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_77 : Operation 477 [1/1] (0.00ns)   --->   "%wbuf_V_addr_1 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1116_1"   --->   Operation 477 'getelementptr' 'wbuf_V_addr_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_77 : Operation 478 [2/2] (3.25ns)   --->   "%r_V = load i16 %wbuf_V_addr_1"   --->   Operation 478 'load' 'r_V' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 51200> <RAM>
ST_77 : Operation 479 [2/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 479 'load' 'x_load_1' <Predicate = (!icmp_ln76)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 78 <SV = 23> <Delay = 4.30>
ST_78 : Operation 480 [1/2] (3.25ns)   --->   "%r_V = load i16 %wbuf_V_addr_1"   --->   Operation 480 'load' 'r_V' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 51200> <RAM>
ST_78 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln727 = sext i16 %r_V"   --->   Operation 481 'sext' 'sext_ln727' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_78 : Operation 482 [1/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 482 'load' 'x_load_1' <Predicate = (!icmp_ln76)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_78 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln727_1 = sext i16 %x_load_1"   --->   Operation 483 'sext' 'sext_ln727_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_78 : Operation 484 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln727 = mul i29 %sext_ln727_1, i29 %sext_ln727"   --->   Operation 484 'mul' 'mul_ln727' <Predicate = (!icmp_ln76)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 79 <SV = 24> <Delay = 1.05>
ST_79 : Operation 485 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln727 = mul i29 %sext_ln727_1, i29 %sext_ln727"   --->   Operation 485 'mul' 'mul_ln727' <Predicate = (!icmp_ln76)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 80 <SV = 25> <Delay = 2.10>
ST_80 : Operation 486 [1/1] (0.00ns)   --->   "%rhs = phi i16 %bbuf_V_load, void %.split23, i16 %trunc_ln1, void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split" [fcc_combined/main.cpp:74]   --->   Operation 486 'phi' 'rhs' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 487 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 487 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 488 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln727 = mul i29 %sext_ln727_1, i29 %sext_ln727"   --->   Operation 488 'mul' 'mul_ln727' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 489 [1/1] (0.00ns)   --->   "%rhs_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %rhs, i13 0"   --->   Operation 489 'bitconcatenate' 'rhs_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_80 : Operation 490 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i29 %rhs_1, i29 %mul_ln727"   --->   Operation 490 'add' 'ret_V' <Predicate = (!icmp_ln76)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 81 <SV = 26> <Delay = 5.35>
ST_81 : Operation 491 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [fcc_combined/main.cpp:76]   --->   Operation 491 'specloopname' 'specloopname_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_81 : Operation 492 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i29 %rhs_1, i29 %mul_ln727"   --->   Operation 492 'add' 'ret_V' <Predicate = (!icmp_ln76)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 493 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V, i32 13, i32 28"   --->   Operation 493 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_81 : Operation 494 [1/1] (3.25ns)   --->   "%store_ln77 = store i16 %trunc_ln1, i10 %y_addr" [fcc_combined/main.cpp:77]   --->   Operation 494 'store' 'store_ln77' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_81 : Operation 495 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i"   --->   Operation 495 'br' 'br_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>

State 82 <SV = 26> <Delay = 0.00>
ST_82 : Operation 496 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph275"   --->   Operation 496 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 83 <SV = 15> <Delay = 6.91>
ST_83 : Operation 497 [1/2] (6.91ns)   --->   "%mul150 = mul i32 %ydim_read, i32 %xdim_read"   --->   Operation 497 'mul' 'mul150' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 16> <Delay = 2.47>
ST_84 : Operation 498 [1/1] (2.47ns)   --->   "%icmp_ln115 = icmp_sgt  i32 %mul150, i32 0" [fcc_combined/main.cpp:115]   --->   Operation 498 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 499 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %._crit_edge, void %.lr.ph" [fcc_combined/main.cpp:115]   --->   Operation 499 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 500 [1/1] (0.00ns)   --->   "%trunc_ln115 = trunc i32 %mul150" [fcc_combined/main.cpp:115]   --->   Operation 500 'trunc' 'trunc_ln115' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_84 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %debug_x_read, i32 1, i32 31" [fcc_combined/main.cpp:115]   --->   Operation 501 'partselect' 'trunc_ln4' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_84 : Operation 502 [1/1] (0.00ns)   --->   "%sext_ln115 = sext i31 %trunc_ln4" [fcc_combined/main.cpp:115]   --->   Operation 502 'sext' 'sext_ln115' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_84 : Operation 503 [1/1] (0.00ns)   --->   "%trunc_ln115_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %debug_dx_read, i32 1, i32 31" [fcc_combined/main.cpp:115]   --->   Operation 503 'partselect' 'trunc_ln115_1' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_84 : Operation 504 [1/1] (0.00ns)   --->   "%sext_ln115_1 = sext i31 %trunc_ln115_1" [fcc_combined/main.cpp:115]   --->   Operation 504 'sext' 'sext_ln115_1' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_84 : Operation 505 [1/1] (1.58ns)   --->   "%br_ln115 = br void" [fcc_combined/main.cpp:115]   --->   Operation 505 'br' 'br_ln115' <Predicate = (icmp_ln115)> <Delay = 1.58>

State 85 <SV = 17> <Delay = 2.52>
ST_85 : Operation 506 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln115, void %.split, i31 0, void %.lr.ph" [fcc_combined/main.cpp:116]   --->   Operation 506 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 507 [1/1] (2.52ns)   --->   "%add_ln115 = add i31 %i_1, i31 1" [fcc_combined/main.cpp:115]   --->   Operation 507 'add' 'add_ln115' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 508 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 508 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 509 [1/1] (2.47ns)   --->   "%icmp_ln115_1 = icmp_eq  i31 %i_1, i31 %trunc_ln115" [fcc_combined/main.cpp:115]   --->   Operation 509 'icmp' 'icmp_ln115_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 510 [1/1] (0.00ns)   --->   "%empty_64 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 510 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 511 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115_1, void %.split, void %._crit_edge.loopexit" [fcc_combined/main.cpp:115]   --->   Operation 511 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i31 %i_1" [fcc_combined/main.cpp:116]   --->   Operation 512 'zext' 'zext_ln116' <Predicate = (!icmp_ln115_1)> <Delay = 0.00>
ST_85 : Operation 513 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i16 %x, i32 0, i32 %zext_ln116" [fcc_combined/main.cpp:116]   --->   Operation 513 'getelementptr' 'x_addr' <Predicate = (!icmp_ln115_1)> <Delay = 0.00>
ST_85 : Operation 514 [3/3] (1.68ns)   --->   "%x_load = load i10 %x_addr" [fcc_combined/main.cpp:116]   --->   Operation 514 'load' 'x_load' <Predicate = (!icmp_ln115_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_85 : Operation 515 [1/1] (2.52ns)   --->   "%add_ln116 = add i32 %zext_ln116, i32 %sext_ln115" [fcc_combined/main.cpp:116]   --->   Operation 515 'add' 'add_ln116' <Predicate = (!icmp_ln115_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 516 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i16 %gmem2, i32 %add_ln116" [fcc_combined/main.cpp:116]   --->   Operation 516 'getelementptr' 'gmem2_addr' <Predicate = (!icmp_ln115_1)> <Delay = 0.00>
ST_85 : Operation 517 [1/1] (0.00ns)   --->   "%dx_addr = getelementptr i16 %dx, i32 0, i32 %zext_ln116" [fcc_combined/main.cpp:117]   --->   Operation 517 'getelementptr' 'dx_addr' <Predicate = (!icmp_ln115_1)> <Delay = 0.00>
ST_85 : Operation 518 [3/3] (1.68ns)   --->   "%dx_load = load i10 %dx_addr" [fcc_combined/main.cpp:117]   --->   Operation 518 'load' 'dx_load' <Predicate = (!icmp_ln115_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_85 : Operation 519 [1/1] (2.52ns)   --->   "%add_ln117 = add i32 %zext_ln116, i32 %sext_ln115_1" [fcc_combined/main.cpp:117]   --->   Operation 519 'add' 'add_ln117' <Predicate = (!icmp_ln115_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 520 [1/1] (0.00ns)   --->   "%gmem2_addr_1 = getelementptr i16 %gmem2, i32 %add_ln117" [fcc_combined/main.cpp:117]   --->   Operation 520 'getelementptr' 'gmem2_addr_1' <Predicate = (!icmp_ln115_1)> <Delay = 0.00>

State 86 <SV = 18> <Delay = 1.68>
ST_86 : Operation 521 [2/3] (1.68ns)   --->   "%x_load = load i10 %x_addr" [fcc_combined/main.cpp:116]   --->   Operation 521 'load' 'x_load' <Predicate = (!icmp_ln115_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_86 : Operation 522 [2/3] (1.68ns)   --->   "%dx_load = load i10 %dx_addr" [fcc_combined/main.cpp:117]   --->   Operation 522 'load' 'dx_load' <Predicate = (!icmp_ln115_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 87 <SV = 19> <Delay = 7.30>
ST_87 : Operation 523 [1/3] (1.68ns)   --->   "%x_load = load i10 %x_addr" [fcc_combined/main.cpp:116]   --->   Operation 523 'load' 'x_load' <Predicate = (!icmp_ln115_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_87 : Operation 524 [1/1] (7.30ns)   --->   "%gmem2_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [fcc_combined/main.cpp:116]   --->   Operation 524 'writereq' 'gmem2_addr_req' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 525 [1/3] (1.68ns)   --->   "%dx_load = load i10 %dx_addr" [fcc_combined/main.cpp:117]   --->   Operation 525 'load' 'dx_load' <Predicate = (!icmp_ln115_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 88 <SV = 20> <Delay = 7.30>
ST_88 : Operation 526 [1/1] (7.30ns)   --->   "%write_ln116 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem2_addr, i16 %x_load, i2 3" [fcc_combined/main.cpp:116]   --->   Operation 526 'write' 'write_ln116' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 527 [1/1] (7.30ns)   --->   "%gmem2_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem2_addr_1, i32 1" [fcc_combined/main.cpp:117]   --->   Operation 527 'writereq' 'gmem2_addr_1_req' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 21> <Delay = 7.30>
ST_89 : Operation 528 [5/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr" [fcc_combined/main.cpp:116]   --->   Operation 528 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 529 [1/1] (7.30ns)   --->   "%write_ln117 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem2_addr_1, i16 %dx_load, i2 3" [fcc_combined/main.cpp:117]   --->   Operation 529 'write' 'write_ln117' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 22> <Delay = 7.30>
ST_90 : Operation 530 [4/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr" [fcc_combined/main.cpp:116]   --->   Operation 530 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 531 [5/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1" [fcc_combined/main.cpp:117]   --->   Operation 531 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 23> <Delay = 7.30>
ST_91 : Operation 532 [3/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr" [fcc_combined/main.cpp:116]   --->   Operation 532 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 533 [4/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1" [fcc_combined/main.cpp:117]   --->   Operation 533 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 24> <Delay = 7.30>
ST_92 : Operation 534 [2/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr" [fcc_combined/main.cpp:116]   --->   Operation 534 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 535 [3/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1" [fcc_combined/main.cpp:117]   --->   Operation 535 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 25> <Delay = 7.30>
ST_93 : Operation 536 [1/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr" [fcc_combined/main.cpp:116]   --->   Operation 536 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 537 [2/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1" [fcc_combined/main.cpp:117]   --->   Operation 537 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 26> <Delay = 7.30>
ST_94 : Operation 538 [1/1] (0.00ns)   --->   "%specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [fcc_combined/main.cpp:115]   --->   Operation 538 'specloopname' 'specloopname_ln115' <Predicate = (!icmp_ln115_1)> <Delay = 0.00>
ST_94 : Operation 539 [1/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1" [fcc_combined/main.cpp:117]   --->   Operation 539 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 540 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 540 'br' 'br_ln0' <Predicate = (!icmp_ln115_1)> <Delay = 0.00>

State 95 <SV = 18> <Delay = 0.00>
ST_95 : Operation 541 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 541 'br' 'br_ln0' <Predicate = (debugip_read & icmp_ln115)> <Delay = 0.00>
ST_95 : Operation 542 [1/1] (0.00ns)   --->   "%ret_ln123 = ret" [fcc_combined/main.cpp:123]   --->   Operation 542 'ret' 'ret_ln123' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ dx]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=bram:ce=0
Port [ wt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dwt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ db]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=bram:ce=0
Port [ dy]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ debug_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ debug_dx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ debugip]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xdim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ydim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fwprop]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
fwprop_read        (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
ydim_read          (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000]
xdim_read          (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000]
debugip_read       (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
debug_dx_read      (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000]
debug_x_read       (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000]
b_read             (read             ) [ 001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dwt_read           (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
wt_read            (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
wbuf_V             (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
bbuf_V             (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
dwbuf_V            (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
dbbuf_V            (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
tmp                (bitselect        ) [ 001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln41          (sext             ) [ 000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln41           (mul              ) [ 000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2              (partselect       ) [ 000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln41           (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1              (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln41        (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln41_1         (sub              ) [ 000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln43          (icmp             ) [ 000001111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0  (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0    (specmemcore      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0    (specmemcore      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0    (specmemcore      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0    (specmemcore      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln41_1      (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
num_iters          (add              ) [ 000000111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln43            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln           (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln43          (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr          (getelementptr    ) [ 000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln43         (trunc            ) [ 000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty              (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln43            (br               ) [ 000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i                  (phi              ) [ 000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln43           (add              ) [ 000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0   (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln43_1        (icmp             ) [ 000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_42           (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln43            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln44         (trunc            ) [ 000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_read     (read             ) [ 000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln43  (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bbuf_V_addr        (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln44         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln49         (trunc            ) [ 000000000000000011111111111111111111111111111111111111111111111111111111111111111110000000000000]
cmp37257           (icmp             ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
sext_ln49          (sext             ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
sext_ln49_1        (sext             ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
mul_ln53           (mul              ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
zext_ln92          (zext             ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln49            (br               ) [ 000000000000000011111111111111111111111111111111111111111111111111111111111111111110000000000000]
k                  (phi              ) [ 000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_mul            (phi              ) [ 000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln53           (add              ) [ 000000000000000011111111111111111111111111111111111111111111111111111111111111111110000000000000]
add_ln49           (add              ) [ 000000000000000011111111111111111111111111111111111111111111111111111111111111111110000000000000]
icmp_ln49          (icmp             ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln49            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln49_1       (trunc            ) [ 000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln113           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln53_1         (mul              ) [ 000000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000]
zext_ln53          (zext             ) [ 000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln53_2         (mul              ) [ 000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln49  (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln53_1        (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln53          (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln54         (trunc            ) [ 000000000000000000000111111111111111111111100000000000000000111111111111111111111110000000000000]
trunc_ln54_1       (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln53           (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ub                 (select           ) [ 000000000000000000000111111111111111111111111111000000000000000000000000000000000000000000000000]
cmp36262           (icmp             ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln63            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln86            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln86         (trunc            ) [ 000000000000000000000111111111111110000000000000000000000000000000000000000000000000000000000000]
br_ln86            (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln65            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln65         (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000111111111111111111111110000000000000]
br_ln65            (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
i_3                (phi              ) [ 000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln86           (add              ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
icmp_ln86          (icmp             ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
empty_50           (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln86            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln92_1        (zext             ) [ 000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000]
empty_51           (mul              ) [ 000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln86  (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_52           (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5              (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_53           (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln87            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln9          (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln87          (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_2        (getelementptr    ) [ 000000000000000000000000111111111100000000000000000000000000000000000000000000000000000000000000]
trunc_ln88         (trunc            ) [ 000000000000000000000000111111100000000000000000000000000000000000000000000000000000000000000000]
empty_54           (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9              (bitconcatenate   ) [ 000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000]
br_ln87            (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
j_1                (phi              ) [ 000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000]
add_ln87           (add              ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
j_1_cast           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0   (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln87          (icmp             ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
empty_55           (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln87            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln88_1       (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln88           (add              ) [ 000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000]
gmem_addr_2_read   (read             ) [ 000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000000]
specloopname_ln87  (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln88          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dwbuf_V_addr       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln88         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln0             (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
mul_ln92           (mul              ) [ 000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000]
br_ln92            (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
indvar_flatten     (phi              ) [ 000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000]
i_5                (phi              ) [ 000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000]
j_3                (phi              ) [ 000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000]
add_ln92_2         (add              ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
specpipeline_ln0   (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln92          (icmp             ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln92            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln92           (add              ) [ 000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000]
icmp_ln93          (icmp             ) [ 000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000]
select_ln92        (select           ) [ 000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000]
select_ln92_1      (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln92         (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1118       (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_14_cast        (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln92_2        (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dy_addr            (getelementptr    ) [ 000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000]
add_ln92_1         (add              ) [ 000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000]
trunc_ln1118_1     (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1118        (zext             ) [ 000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000]
add_ln1118         (add              ) [ 000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000]
x_addr_2           (getelementptr    ) [ 000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000]
zext_ln92_3        (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dy_addr_1          (getelementptr    ) [ 000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000]
select_ln92_2      (select           ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
zext_ln1118_1      (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
wbuf_V_addr_2      (getelementptr    ) [ 000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000]
dwbuf_V_addr_1     (getelementptr    ) [ 000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000]
add_ln93           (add              ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
dy_load_1          (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln92          (sext             ) [ 000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000000000]
wbuf_V_load        (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1115        (sext             ) [ 000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000000000]
x_load_2           (load             ) [ 000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000]
dy_load_2          (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln92_1        (sext             ) [ 000000000000000000000000000000000000110011000000000000000000000000000000000000000000000000000000]
sext_ln1192        (sext             ) [ 000000000000000000000000000000000000110011000000000000000000000000000000000000000000000000000000]
lhs                (load             ) [ 000000000000000000000000000000000000010001000000000000000000000000000000000000000000000000000000]
mul_ln1115         (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln708_1      (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dx_addr_1          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln94         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln1192         (mul              ) [ 000000000000000000000000000000000000100000100000000000000000000000000000000000000000000000000000]
lhs_1              (bitconcatenate   ) [ 000000000000000000000000000000000000100000100000000000000000000000000000000000000000000000000000]
specloopname_ln0   (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0   (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln93  (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_1            (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln708_2      (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln708        (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln0             (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln99            (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
i_6                (phi              ) [ 000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000]
add_ln99           (add              ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
i_6_cast           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0   (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln99          (icmp             ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
empty_56           (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln99            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln703        (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln703         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dbbuf_V_addr       (getelementptr    ) [ 000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000]
dy_addr_2          (getelementptr    ) [ 000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000]
dbbuf_V_load       (load             ) [ 000000000000000000000000000000000000000000001010000000000000000000000000000000000000000000000000]
specloopname_ln99  (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dy_load            (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln703          (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln703        (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln103           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln103        (trunc            ) [ 000000000000000001111000000000000000000000000000111111111111111111111111111111111110000000000000]
br_ln103           (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
i_7                (phi              ) [ 000000000000000001111000000000000000000000000000111000000000111111111111111111111110000000000000]
add_ln103          (add              ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
icmp_ln103         (icmp             ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
empty_57           (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln103           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 000000000000000011111111111111111111111111111111111111111111111111111111111111111110000000000000]
empty_58           (mul              ) [ 000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000]
specloopname_ln103 (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_59           (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3              (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_60           (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln104           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln2          (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln104         (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_3        (getelementptr    ) [ 000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000]
trunc_ln105        (trunc            ) [ 000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000]
empty_61           (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6              (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000]
br_ln104           (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
j_4                (phi              ) [ 000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000]
add_ln104          (add              ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
j_4_cast           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0   (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln104         (icmp             ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
empty_62           (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln104           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln105_1      (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln105          (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln105         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dwbuf_V_addr_2     (getelementptr    ) [ 000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000]
dwbuf_V_load       (load             ) [ 000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000]
specloopname_ln104 (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln105        (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
empty_63           (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln103           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
i_2                (phi              ) [ 000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000]
add_ln65           (add              ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
icmp_ln65          (icmp             ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
empty_43           (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln65            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln72            (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
empty_44           (mul              ) [ 000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000]
specloopname_ln65  (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_45           (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4              (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_46           (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln66            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln7          (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln66          (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1        (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000111111111100000000000000000000000]
trunc_ln67         (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000]
empty_47           (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7              (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000]
br_ln66            (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
j                  (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000]
add_ln66           (add              ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
j_cast             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0   (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln66          (icmp             ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
empty_48           (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln66            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln67_1       (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln67           (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000]
gmem_addr_1_read   (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000010100000000000000000000000]
specloopname_ln66  (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln67          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
wbuf_V_addr        (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln67         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln0             (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
i_4                (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000]
add_ln72           (add              ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
icmp_ln72          (icmp             ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
empty_49           (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln72            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln72         (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln74           (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln74          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bbuf_V_addr_1      (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000]
y_addr             (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000]
trunc_ln1116       (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000]
br_ln0             (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln72  (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bbuf_V_load        (load             ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
store_ln74         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s              (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000]
br_ln76            (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
j_2                (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000]
add_ln76           (add              ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
icmp_ln76          (icmp             ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln76            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1116_1     (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1116        (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln1116         (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000]
x_addr_1           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000]
zext_ln1116_1      (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
wbuf_V_addr_1      (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000010100000000000000000]
r_V                (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln727         (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000010011000000000000000]
x_load_1           (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln727_1       (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000010011000000000000000]
rhs                (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000]
specpipeline_ln0   (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln727          (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000010000100000000000000]
rhs_1              (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000010000100000000000000]
specloopname_ln76  (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V              (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1          (partselect       ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
store_ln77         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln0             (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111110000000000000]
mul150             (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000]
icmp_ln115         (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111]
br_ln115           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln115        (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110]
trunc_ln4          (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln115         (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110]
trunc_ln115_1      (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln115_1       (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110]
br_ln115           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111110]
i_1                (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000]
add_ln115          (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111110]
specpipeline_ln0   (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln115_1       (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110]
empty_64           (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln115           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln116         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_addr             (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000]
add_ln116          (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr         (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100]
dx_addr            (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000]
add_ln117          (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr_1       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110]
x_load             (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000000]
gmem2_addr_req     (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dx_load            (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000011011000000]
write_ln116        (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr_1_req   (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln117        (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr_resp    (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln115 (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr_1_resp  (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111110]
br_ln0             (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln123          (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dx">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dx"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="wt">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dwt">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dwt"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="b">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="db">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="db"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="y">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dy">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dy"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="debug_x">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_x"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="debug_dx">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_dx"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="debugip">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debugip"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="xdim">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xdim"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ydim">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ydim"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="fwprop">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fwprop"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i6.i10"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i16.i13"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_92_7_VITIS_LOOP_93_8_str"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="216" class="1004" name="wbuf_V_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wbuf_V/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="bbuf_V_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bbuf_V/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="dwbuf_V_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dwbuf_V/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="dbbuf_V_alloca_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dbbuf_V/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="fwprop_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fwprop_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="ydim_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ydim_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="xdim_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xdim_read/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="debugip_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="debugip_read/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="debug_dx_read_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="debug_dx_read/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="debug_x_read_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="1" index="2" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="debug_x_read/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="b_read_read_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="dwt_read_read_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="1" index="2" bw="32" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dwt_read/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="wt_read_read_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="1" index="2" bw="32" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wt_read/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_readreq_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="16" slack="0"/>
<pin id="289" dir="0" index="2" bw="32" slack="4"/>
<pin id="290" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="gmem_addr_read_read_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="0"/>
<pin id="294" dir="0" index="1" bw="16" slack="8"/>
<pin id="295" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/13 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_readreq_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="16" slack="1"/>
<pin id="300" dir="0" index="2" bw="32" slack="21"/>
<pin id="301" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_54/24 "/>
</bind>
</comp>

<comp id="303" class="1004" name="gmem_addr_2_read_read_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="0"/>
<pin id="305" dir="0" index="1" bw="16" slack="9"/>
<pin id="306" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/32 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_writeresp_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="16" slack="1"/>
<pin id="311" dir="0" index="2" bw="32" slack="27"/>
<pin id="312" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_61/51 empty_63/55 "/>
</bind>
</comp>

<comp id="314" class="1004" name="write_ln105_write_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="0" slack="0"/>
<pin id="316" dir="0" index="1" bw="16" slack="4"/>
<pin id="317" dir="0" index="2" bw="16" slack="1"/>
<pin id="318" dir="0" index="3" bw="1" slack="0"/>
<pin id="319" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln105/54 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_readreq_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="16" slack="1"/>
<pin id="326" dir="0" index="2" bw="32" slack="21"/>
<pin id="327" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_47/63 "/>
</bind>
</comp>

<comp id="329" class="1004" name="gmem_addr_1_read_read_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="0"/>
<pin id="331" dir="0" index="1" bw="16" slack="9"/>
<pin id="332" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/71 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_writeresp_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="16" slack="2"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem2_addr_req/87 gmem2_addr_resp/89 "/>
</bind>
</comp>

<comp id="341" class="1004" name="write_ln116_write_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="0" slack="0"/>
<pin id="343" dir="0" index="1" bw="16" slack="3"/>
<pin id="344" dir="0" index="2" bw="16" slack="1"/>
<pin id="345" dir="0" index="3" bw="1" slack="0"/>
<pin id="346" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln116/88 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_writeresp_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="16" slack="3"/>
<pin id="352" dir="0" index="2" bw="1" slack="0"/>
<pin id="353" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem2_addr_1_req/88 gmem2_addr_1_resp/90 "/>
</bind>
</comp>

<comp id="357" class="1004" name="write_ln117_write_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="0" slack="0"/>
<pin id="359" dir="0" index="1" bw="16" slack="4"/>
<pin id="360" dir="0" index="2" bw="16" slack="2"/>
<pin id="361" dir="0" index="3" bw="1" slack="0"/>
<pin id="362" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln117/89 "/>
</bind>
</comp>

<comp id="366" class="1004" name="bbuf_V_addr_gep_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="10" slack="0"/>
<pin id="370" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bbuf_V_addr/14 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_access_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="10" slack="0"/>
<pin id="374" dir="0" index="1" bw="16" slack="1"/>
<pin id="375" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln44/14 bbuf_V_load/74 "/>
</bind>
</comp>

<comp id="378" class="1004" name="dwbuf_V_addr_gep_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="16" slack="0"/>
<pin id="382" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dwbuf_V_addr/33 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_access_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="0"/>
<pin id="386" dir="0" index="1" bw="16" slack="0"/>
<pin id="387" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln88/33 lhs/39 store_ln708/42 dwbuf_V_load/52 "/>
</bind>
</comp>

<comp id="390" class="1004" name="dy_addr_gep_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="0" index="2" bw="10" slack="0"/>
<pin id="394" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dy_addr/36 "/>
</bind>
</comp>

<comp id="397" class="1004" name="grp_access_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="10" slack="0"/>
<pin id="399" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="400" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dy_load_1/36 dy_load_2/37 dy_load/44 "/>
</bind>
</comp>

<comp id="403" class="1004" name="x_addr_2_gep_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="16" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="0" index="2" bw="16" slack="0"/>
<pin id="407" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_2/36 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_access_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="10" slack="0"/>
<pin id="412" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="413" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="414" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load_2/36 x_load_1/76 x_load/85 "/>
</bind>
</comp>

<comp id="416" class="1004" name="dy_addr_1_gep_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="16" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="0" index="2" bw="10" slack="0"/>
<pin id="420" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dy_addr_1/37 "/>
</bind>
</comp>

<comp id="424" class="1004" name="wbuf_V_addr_2_gep_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="16" slack="0"/>
<pin id="428" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wbuf_V_addr_2/37 "/>
</bind>
</comp>

<comp id="430" class="1004" name="dwbuf_V_addr_1_gep_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="0" index="2" bw="16" slack="0"/>
<pin id="434" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dwbuf_V_addr_1/37 "/>
</bind>
</comp>

<comp id="436" class="1004" name="grp_access_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="16" slack="0"/>
<pin id="438" dir="0" index="1" bw="16" slack="1"/>
<pin id="439" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="440" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="wbuf_V_load/37 store_ln67/72 r_V/77 "/>
</bind>
</comp>

<comp id="442" class="1004" name="dx_addr_1_gep_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="0" index="2" bw="16" slack="5"/>
<pin id="446" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dx_addr_1/41 "/>
</bind>
</comp>

<comp id="449" class="1004" name="grp_access_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="10" slack="0"/>
<pin id="451" dir="0" index="1" bw="16" slack="0"/>
<pin id="452" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="453" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln94/41 dx_load/85 "/>
</bind>
</comp>

<comp id="455" class="1004" name="dbbuf_V_addr_gep_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="0" index="2" bw="10" slack="0"/>
<pin id="459" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dbbuf_V_addr/44 "/>
</bind>
</comp>

<comp id="461" class="1004" name="grp_access_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="10" slack="2"/>
<pin id="463" dir="0" index="1" bw="16" slack="0"/>
<pin id="464" dir="0" index="2" bw="0" slack="0"/>
<pin id="466" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="467" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="468" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="465" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="469" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dbbuf_V_load/44 store_ln703/46 "/>
</bind>
</comp>

<comp id="471" class="1004" name="dy_addr_2_gep_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="16" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="0" index="2" bw="10" slack="0"/>
<pin id="475" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dy_addr_2/44 "/>
</bind>
</comp>

<comp id="479" class="1004" name="dwbuf_V_addr_2_gep_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="0" index="2" bw="16" slack="0"/>
<pin id="483" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dwbuf_V_addr_2/52 "/>
</bind>
</comp>

<comp id="486" class="1004" name="wbuf_V_addr_gep_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="0" index="2" bw="16" slack="0"/>
<pin id="490" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wbuf_V_addr/72 "/>
</bind>
</comp>

<comp id="493" class="1004" name="bbuf_V_addr_1_gep_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="0" index="2" bw="10" slack="0"/>
<pin id="497" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bbuf_V_addr_1/74 "/>
</bind>
</comp>

<comp id="500" class="1004" name="y_addr_gep_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="16" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="0" index="2" bw="10" slack="0"/>
<pin id="504" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/74 "/>
</bind>
</comp>

<comp id="507" class="1004" name="grp_access_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="10" slack="1"/>
<pin id="509" dir="0" index="1" bw="16" slack="0"/>
<pin id="510" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="511" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/75 store_ln77/81 "/>
</bind>
</comp>

<comp id="513" class="1004" name="x_addr_1_gep_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="16" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="0" index="2" bw="16" slack="0"/>
<pin id="517" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_1/76 "/>
</bind>
</comp>

<comp id="521" class="1004" name="wbuf_V_addr_1_gep_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="0" index="2" bw="16" slack="0"/>
<pin id="525" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wbuf_V_addr_1/77 "/>
</bind>
</comp>

<comp id="528" class="1004" name="x_addr_gep_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="16" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="0" index="2" bw="31" slack="0"/>
<pin id="532" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/85 "/>
</bind>
</comp>

<comp id="536" class="1004" name="dx_addr_gep_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="16" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="0" index="2" bw="31" slack="0"/>
<pin id="540" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dx_addr/85 "/>
</bind>
</comp>

<comp id="544" class="1005" name="i_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="31" slack="1"/>
<pin id="546" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="548" class="1004" name="i_phi_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="31" slack="0"/>
<pin id="550" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="551" dir="0" index="2" bw="1" slack="1"/>
<pin id="552" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="553" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/12 "/>
</bind>
</comp>

<comp id="555" class="1005" name="k_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="1"/>
<pin id="557" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="559" class="1004" name="k_phi_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="1"/>
<pin id="561" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="562" dir="0" index="2" bw="32" slack="0"/>
<pin id="563" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="564" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/17 "/>
</bind>
</comp>

<comp id="566" class="1005" name="phi_mul_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="38" slack="1"/>
<pin id="568" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="570" class="1004" name="phi_mul_phi_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="1"/>
<pin id="572" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="573" dir="0" index="2" bw="38" slack="0"/>
<pin id="574" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="575" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/17 "/>
</bind>
</comp>

<comp id="578" class="1005" name="i_3_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="31" slack="1"/>
<pin id="580" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="582" class="1004" name="i_3_phi_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="31" slack="0"/>
<pin id="584" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="585" dir="0" index="2" bw="1" slack="1"/>
<pin id="586" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="587" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/21 "/>
</bind>
</comp>

<comp id="590" class="1005" name="j_1_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="31" slack="1"/>
<pin id="592" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="594" class="1004" name="j_1_phi_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="31" slack="0"/>
<pin id="596" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="597" dir="0" index="2" bw="1" slack="1"/>
<pin id="598" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="599" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/31 "/>
</bind>
</comp>

<comp id="601" class="1005" name="indvar_flatten_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="63" slack="1"/>
<pin id="603" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="605" class="1004" name="indvar_flatten_phi_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="1"/>
<pin id="607" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="608" dir="0" index="2" bw="63" slack="0"/>
<pin id="609" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="610" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/36 "/>
</bind>
</comp>

<comp id="612" class="1005" name="i_5_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="31" slack="1"/>
<pin id="614" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_5 (phireg) "/>
</bind>
</comp>

<comp id="616" class="1004" name="i_5_phi_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="1"/>
<pin id="618" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="619" dir="0" index="2" bw="31" slack="1"/>
<pin id="620" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="621" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_5/36 "/>
</bind>
</comp>

<comp id="624" class="1005" name="j_3_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="1"/>
<pin id="626" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_3 (phireg) "/>
</bind>
</comp>

<comp id="628" class="1004" name="j_3_phi_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="1"/>
<pin id="630" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="631" dir="0" index="2" bw="32" slack="1"/>
<pin id="632" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="633" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_3/36 "/>
</bind>
</comp>

<comp id="635" class="1005" name="i_6_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="31" slack="1"/>
<pin id="637" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_6 (phireg) "/>
</bind>
</comp>

<comp id="639" class="1004" name="i_6_phi_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="1"/>
<pin id="641" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="642" dir="0" index="2" bw="31" slack="0"/>
<pin id="643" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="644" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_6/44 "/>
</bind>
</comp>

<comp id="646" class="1005" name="i_7_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="31" slack="1"/>
<pin id="648" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_7 (phireg) "/>
</bind>
</comp>

<comp id="650" class="1004" name="i_7_phi_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="31" slack="0"/>
<pin id="652" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="653" dir="0" index="2" bw="1" slack="1"/>
<pin id="654" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="655" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_7/48 "/>
</bind>
</comp>

<comp id="658" class="1005" name="j_4_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="31" slack="1"/>
<pin id="660" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_4 (phireg) "/>
</bind>
</comp>

<comp id="662" class="1004" name="j_4_phi_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="31" slack="0"/>
<pin id="664" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="665" dir="0" index="2" bw="1" slack="1"/>
<pin id="666" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="667" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_4/52 "/>
</bind>
</comp>

<comp id="669" class="1005" name="i_2_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="31" slack="1"/>
<pin id="671" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="673" class="1004" name="i_2_phi_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="31" slack="0"/>
<pin id="675" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="676" dir="0" index="2" bw="1" slack="1"/>
<pin id="677" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="678" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/60 "/>
</bind>
</comp>

<comp id="681" class="1005" name="j_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="31" slack="1"/>
<pin id="683" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="685" class="1004" name="j_phi_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="31" slack="0"/>
<pin id="687" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="688" dir="0" index="2" bw="1" slack="1"/>
<pin id="689" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="690" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/70 "/>
</bind>
</comp>

<comp id="692" class="1005" name="i_4_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="31" slack="1"/>
<pin id="694" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="696" class="1004" name="i_4_phi_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="31" slack="0"/>
<pin id="698" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="699" dir="0" index="2" bw="1" slack="1"/>
<pin id="700" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="701" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/74 "/>
</bind>
</comp>

<comp id="703" class="1005" name="j_2_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="1"/>
<pin id="705" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="707" class="1004" name="j_2_phi_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="1"/>
<pin id="709" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="710" dir="0" index="2" bw="32" slack="0"/>
<pin id="711" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="712" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/76 "/>
</bind>
</comp>

<comp id="714" class="1005" name="rhs_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="716" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="rhs (phireg) "/>
</bind>
</comp>

<comp id="717" class="1004" name="rhs_phi_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="16" slack="5"/>
<pin id="719" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="720" dir="0" index="2" bw="16" slack="1"/>
<pin id="721" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="722" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rhs/80 "/>
</bind>
</comp>

<comp id="723" class="1005" name="i_1_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="31" slack="1"/>
<pin id="725" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="727" class="1004" name="i_1_phi_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="31" slack="0"/>
<pin id="729" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="730" dir="0" index="2" bw="1" slack="1"/>
<pin id="731" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="732" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/85 "/>
</bind>
</comp>

<comp id="734" class="1004" name="grp_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="31" slack="0"/>
<pin id="737" dir="0" index="2" bw="31" slack="0"/>
<pin id="738" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92_1/36 select_ln92_2/37 "/>
</bind>
</comp>

<comp id="741" class="1005" name="reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="16" slack="1"/>
<pin id="743" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_load_2 x_load "/>
</bind>
</comp>

<comp id="746" class="1005" name="reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="16" slack="1"/>
<pin id="748" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="lhs dwbuf_V_load "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="32" slack="0"/>
<pin id="754" dir="0" index="2" bw="6" slack="0"/>
<pin id="755" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="759" class="1004" name="sext_ln41_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="1"/>
<pin id="761" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41/2 "/>
</bind>
</comp>

<comp id="762" class="1004" name="grp_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="0"/>
<pin id="764" dir="0" index="1" bw="34" slack="0"/>
<pin id="765" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln41/2 "/>
</bind>
</comp>

<comp id="768" class="1004" name="tmp_2_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="27" slack="0"/>
<pin id="770" dir="0" index="1" bw="65" slack="0"/>
<pin id="771" dir="0" index="2" bw="7" slack="0"/>
<pin id="772" dir="0" index="3" bw="8" slack="0"/>
<pin id="773" dir="1" index="4" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="778" class="1004" name="sub_ln41_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="0"/>
<pin id="780" dir="0" index="1" bw="65" slack="1"/>
<pin id="781" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln41/4 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_1_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="27" slack="0"/>
<pin id="785" dir="0" index="1" bw="65" slack="0"/>
<pin id="786" dir="0" index="2" bw="7" slack="0"/>
<pin id="787" dir="0" index="3" bw="8" slack="0"/>
<pin id="788" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="793" class="1004" name="select_ln41_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="3"/>
<pin id="795" dir="0" index="1" bw="27" slack="0"/>
<pin id="796" dir="0" index="2" bw="27" slack="1"/>
<pin id="797" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41/4 "/>
</bind>
</comp>

<comp id="799" class="1004" name="sub_ln41_1_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="27" slack="0"/>
<pin id="802" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln41_1/4 "/>
</bind>
</comp>

<comp id="805" class="1004" name="icmp_ln43_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="3"/>
<pin id="807" dir="0" index="1" bw="1" slack="0"/>
<pin id="808" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/4 "/>
</bind>
</comp>

<comp id="810" class="1004" name="select_ln41_1_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="4"/>
<pin id="812" dir="0" index="1" bw="27" slack="1"/>
<pin id="813" dir="0" index="2" bw="27" slack="2"/>
<pin id="814" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41_1/5 "/>
</bind>
</comp>

<comp id="815" class="1004" name="num_iters_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="27" slack="0"/>
<pin id="817" dir="0" index="1" bw="1" slack="0"/>
<pin id="818" dir="1" index="2" bw="27" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="num_iters/5 "/>
</bind>
</comp>

<comp id="821" class="1004" name="trunc_ln_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="31" slack="0"/>
<pin id="823" dir="0" index="1" bw="32" slack="4"/>
<pin id="824" dir="0" index="2" bw="1" slack="0"/>
<pin id="825" dir="0" index="3" bw="6" slack="0"/>
<pin id="826" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="830" class="1004" name="sext_ln43_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="31" slack="0"/>
<pin id="832" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43/5 "/>
</bind>
</comp>

<comp id="834" class="1004" name="gmem_addr_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="16" slack="0"/>
<pin id="836" dir="0" index="1" bw="31" slack="0"/>
<pin id="837" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/5 "/>
</bind>
</comp>

<comp id="841" class="1004" name="trunc_ln43_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="10"/>
<pin id="843" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/11 "/>
</bind>
</comp>

<comp id="844" class="1004" name="add_ln43_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="31" slack="0"/>
<pin id="846" dir="0" index="1" bw="1" slack="0"/>
<pin id="847" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/12 "/>
</bind>
</comp>

<comp id="850" class="1004" name="icmp_ln43_1_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="31" slack="0"/>
<pin id="852" dir="0" index="1" bw="31" slack="1"/>
<pin id="853" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43_1/12 "/>
</bind>
</comp>

<comp id="855" class="1004" name="trunc_ln44_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="31" slack="0"/>
<pin id="857" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/12 "/>
</bind>
</comp>

<comp id="859" class="1004" name="zext_ln44_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="10" slack="2"/>
<pin id="861" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/14 "/>
</bind>
</comp>

<comp id="863" class="1004" name="trunc_ln49_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="12"/>
<pin id="865" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/15 "/>
</bind>
</comp>

<comp id="866" class="1004" name="grp_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="31" slack="0"/>
<pin id="868" dir="0" index="1" bw="7" slack="0"/>
<pin id="869" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln53/15 "/>
</bind>
</comp>

<comp id="872" class="1004" name="cmp37257_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="13"/>
<pin id="874" dir="0" index="1" bw="1" slack="0"/>
<pin id="875" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp37257/16 "/>
</bind>
</comp>

<comp id="877" class="1004" name="sext_ln49_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="13"/>
<pin id="879" dir="1" index="1" bw="39" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49/16 "/>
</bind>
</comp>

<comp id="880" class="1004" name="sext_ln49_1_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="27" slack="9"/>
<pin id="882" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49_1/16 "/>
</bind>
</comp>

<comp id="883" class="1004" name="zext_ln92_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="13"/>
<pin id="885" dir="1" index="1" bw="63" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92/16 "/>
</bind>
</comp>

<comp id="886" class="1004" name="add_ln53_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="0"/>
<pin id="888" dir="0" index="1" bw="1" slack="0"/>
<pin id="889" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/17 "/>
</bind>
</comp>

<comp id="892" class="1004" name="add_ln49_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="38" slack="0"/>
<pin id="894" dir="0" index="1" bw="7" slack="0"/>
<pin id="895" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/17 "/>
</bind>
</comp>

<comp id="898" class="1004" name="icmp_ln49_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="0"/>
<pin id="900" dir="0" index="1" bw="27" slack="1"/>
<pin id="901" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/17 "/>
</bind>
</comp>

<comp id="903" class="1004" name="trunc_ln49_1_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="0"/>
<pin id="905" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49_1/17 "/>
</bind>
</comp>

<comp id="907" class="1004" name="grp_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="31" slack="1"/>
<pin id="909" dir="0" index="1" bw="31" slack="0"/>
<pin id="910" dir="1" index="2" bw="31" slack="5"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln53_1/17 "/>
</bind>
</comp>

<comp id="912" class="1004" name="grp_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="14"/>
<pin id="914" dir="0" index="1" bw="32" slack="14"/>
<pin id="915" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul150/17 "/>
</bind>
</comp>

<comp id="916" class="1004" name="zext_ln53_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="32" slack="1"/>
<pin id="918" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/18 "/>
</bind>
</comp>

<comp id="919" class="1004" name="grp_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="32" slack="0"/>
<pin id="921" dir="0" index="1" bw="7" slack="0"/>
<pin id="922" dir="1" index="2" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln53_2/18 "/>
</bind>
</comp>

<comp id="925" class="1004" name="zext_ln53_1_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="38" slack="1"/>
<pin id="927" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_1/20 "/>
</bind>
</comp>

<comp id="928" class="1004" name="icmp_ln53_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="4"/>
<pin id="930" dir="0" index="1" bw="38" slack="0"/>
<pin id="931" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/20 "/>
</bind>
</comp>

<comp id="933" class="1004" name="trunc_ln54_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="38" slack="3"/>
<pin id="935" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/20 "/>
</bind>
</comp>

<comp id="937" class="1004" name="trunc_ln54_1_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="38" slack="3"/>
<pin id="939" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54_1/20 "/>
</bind>
</comp>

<comp id="941" class="1004" name="sub_ln53_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="32" slack="17"/>
<pin id="943" dir="0" index="1" bw="32" slack="0"/>
<pin id="944" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln53/20 "/>
</bind>
</comp>

<comp id="946" class="1004" name="ub_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="0"/>
<pin id="948" dir="0" index="1" bw="32" slack="0"/>
<pin id="949" dir="0" index="2" bw="7" slack="0"/>
<pin id="950" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ub/20 "/>
</bind>
</comp>

<comp id="954" class="1004" name="cmp36262_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="0"/>
<pin id="956" dir="0" index="1" bw="1" slack="0"/>
<pin id="957" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp36262/20 "/>
</bind>
</comp>

<comp id="960" class="1004" name="trunc_ln86_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="32" slack="0"/>
<pin id="962" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86/20 "/>
</bind>
</comp>

<comp id="964" class="1004" name="trunc_ln65_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="0"/>
<pin id="966" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65/20 "/>
</bind>
</comp>

<comp id="968" class="1004" name="add_ln86_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="31" slack="0"/>
<pin id="970" dir="0" index="1" bw="1" slack="0"/>
<pin id="971" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/21 "/>
</bind>
</comp>

<comp id="974" class="1004" name="icmp_ln86_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="31" slack="0"/>
<pin id="976" dir="0" index="1" bw="31" slack="1"/>
<pin id="977" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/21 "/>
</bind>
</comp>

<comp id="979" class="1004" name="grp_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="31" slack="0"/>
<pin id="981" dir="0" index="1" bw="31" slack="6"/>
<pin id="982" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_51/21 "/>
</bind>
</comp>

<comp id="984" class="1004" name="zext_ln92_1_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="31" slack="1"/>
<pin id="986" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92_1/21 "/>
</bind>
</comp>

<comp id="987" class="1004" name="grp_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="31" slack="0"/>
<pin id="989" dir="0" index="1" bw="32" slack="5"/>
<pin id="990" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln92/21 "/>
</bind>
</comp>

<comp id="992" class="1004" name="empty_52_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="31" slack="1"/>
<pin id="994" dir="0" index="1" bw="31" slack="5"/>
<pin id="995" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_52/23 "/>
</bind>
</comp>

<comp id="996" class="1004" name="tmp_5_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="32" slack="0"/>
<pin id="998" dir="0" index="1" bw="31" slack="0"/>
<pin id="999" dir="0" index="2" bw="1" slack="0"/>
<pin id="1000" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/23 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="empty_53_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="0"/>
<pin id="1006" dir="0" index="1" bw="32" slack="20"/>
<pin id="1007" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_53/23 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="trunc_ln9_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="31" slack="0"/>
<pin id="1011" dir="0" index="1" bw="32" slack="0"/>
<pin id="1012" dir="0" index="2" bw="1" slack="0"/>
<pin id="1013" dir="0" index="3" bw="6" slack="0"/>
<pin id="1014" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/23 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="sext_ln87_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="31" slack="0"/>
<pin id="1021" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87/23 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="gmem_addr_2_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="16" slack="0"/>
<pin id="1025" dir="0" index="1" bw="31" slack="0"/>
<pin id="1026" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/23 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="trunc_ln88_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="31" slack="2"/>
<pin id="1031" dir="1" index="1" bw="6" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln88/23 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="tmp_9_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="16" slack="0"/>
<pin id="1035" dir="0" index="1" bw="6" slack="7"/>
<pin id="1036" dir="0" index="2" bw="1" slack="0"/>
<pin id="1037" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/30 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="add_ln87_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="31" slack="0"/>
<pin id="1042" dir="0" index="1" bw="1" slack="0"/>
<pin id="1043" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/31 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="j_1_cast_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="31" slack="0"/>
<pin id="1048" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/31 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="icmp_ln87_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="31" slack="0"/>
<pin id="1052" dir="0" index="1" bw="32" slack="28"/>
<pin id="1053" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/31 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="trunc_ln88_1_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="31" slack="0"/>
<pin id="1057" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln88_1/31 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="add_ln88_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="16" slack="1"/>
<pin id="1061" dir="0" index="1" bw="16" slack="0"/>
<pin id="1062" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/31 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="zext_ln88_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="16" slack="2"/>
<pin id="1066" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88/33 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="add_ln92_2_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="63" slack="0"/>
<pin id="1070" dir="0" index="1" bw="1" slack="0"/>
<pin id="1071" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92_2/36 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="icmp_ln92_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="63" slack="0"/>
<pin id="1076" dir="0" index="1" bw="63" slack="1"/>
<pin id="1077" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/36 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="add_ln92_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="31" slack="0"/>
<pin id="1081" dir="0" index="1" bw="1" slack="0"/>
<pin id="1082" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/36 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="icmp_ln93_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="32" slack="0"/>
<pin id="1088" dir="0" index="1" bw="32" slack="20"/>
<pin id="1089" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/36 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="select_ln92_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="0"/>
<pin id="1094" dir="0" index="1" bw="1" slack="0"/>
<pin id="1095" dir="0" index="2" bw="32" slack="0"/>
<pin id="1096" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92/36 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="trunc_ln92_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="31" slack="0"/>
<pin id="1102" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92/36 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="trunc_ln1118_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="31" slack="0"/>
<pin id="1106" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118/36 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="tmp_14_cast_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="16" slack="0"/>
<pin id="1110" dir="0" index="1" bw="6" slack="0"/>
<pin id="1111" dir="0" index="2" bw="1" slack="0"/>
<pin id="1112" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14_cast/36 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="zext_ln92_2_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="10" slack="0"/>
<pin id="1118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92_2/36 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="add_ln92_1_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="10" slack="0"/>
<pin id="1123" dir="0" index="1" bw="10" slack="3"/>
<pin id="1124" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92_1/36 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="trunc_ln1118_1_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="32" slack="0"/>
<pin id="1128" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118_1/36 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="zext_ln1118_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="16" slack="0"/>
<pin id="1132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/36 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="add_ln1118_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="16" slack="0"/>
<pin id="1137" dir="0" index="1" bw="16" slack="0"/>
<pin id="1138" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118/36 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="zext_ln92_3_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="10" slack="1"/>
<pin id="1143" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92_3/37 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="zext_ln1118_1_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="16" slack="1"/>
<pin id="1147" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/37 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="add_ln93_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="32" slack="1"/>
<pin id="1152" dir="0" index="1" bw="1" slack="0"/>
<pin id="1153" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/37 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="sext_ln92_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="16" slack="0"/>
<pin id="1157" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln92/38 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="sext_ln1115_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="16" slack="0"/>
<pin id="1161" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1115/38 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="sext_ln92_1_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="16" slack="0"/>
<pin id="1165" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln92_1/39 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="sext_ln1192_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="16" slack="1"/>
<pin id="1169" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/39 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="trunc_ln708_1_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="16" slack="0"/>
<pin id="1173" dir="0" index="1" bw="29" slack="0"/>
<pin id="1174" dir="0" index="2" bw="5" slack="0"/>
<pin id="1175" dir="0" index="3" bw="6" slack="0"/>
<pin id="1176" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/41 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="lhs_1_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="29" slack="0"/>
<pin id="1183" dir="0" index="1" bw="16" slack="1"/>
<pin id="1184" dir="0" index="2" bw="1" slack="0"/>
<pin id="1185" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_1/41 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="trunc_ln708_2_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="16" slack="0"/>
<pin id="1191" dir="0" index="1" bw="29" slack="0"/>
<pin id="1192" dir="0" index="2" bw="5" slack="0"/>
<pin id="1193" dir="0" index="3" bw="6" slack="0"/>
<pin id="1194" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/42 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="add_ln99_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="31" slack="0"/>
<pin id="1201" dir="0" index="1" bw="1" slack="0"/>
<pin id="1202" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99/44 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="i_6_cast_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="31" slack="0"/>
<pin id="1207" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_6_cast/44 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="icmp_ln99_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="31" slack="0"/>
<pin id="1211" dir="0" index="1" bw="32" slack="22"/>
<pin id="1212" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/44 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="trunc_ln703_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="31" slack="0"/>
<pin id="1216" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/44 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="zext_ln703_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="10" slack="0"/>
<pin id="1220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/44 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="add_ln703_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="16" slack="0"/>
<pin id="1226" dir="0" index="1" bw="16" slack="1"/>
<pin id="1227" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/46 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="trunc_ln103_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="32" slack="6"/>
<pin id="1232" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln103/47 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="add_ln103_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="31" slack="0"/>
<pin id="1235" dir="0" index="1" bw="1" slack="0"/>
<pin id="1236" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/48 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="icmp_ln103_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="31" slack="0"/>
<pin id="1241" dir="0" index="1" bw="31" slack="1"/>
<pin id="1242" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103/48 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="grp_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="31" slack="0"/>
<pin id="1246" dir="0" index="1" bw="31" slack="12"/>
<pin id="1247" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_58/48 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="empty_59_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="31" slack="1"/>
<pin id="1251" dir="0" index="1" bw="31" slack="11"/>
<pin id="1252" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_59/50 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="tmp_3_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="32" slack="0"/>
<pin id="1255" dir="0" index="1" bw="31" slack="0"/>
<pin id="1256" dir="0" index="2" bw="1" slack="0"/>
<pin id="1257" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/50 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="empty_60_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="32" slack="0"/>
<pin id="1263" dir="0" index="1" bw="32" slack="26"/>
<pin id="1264" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_60/50 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="trunc_ln2_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="31" slack="0"/>
<pin id="1268" dir="0" index="1" bw="32" slack="0"/>
<pin id="1269" dir="0" index="2" bw="1" slack="0"/>
<pin id="1270" dir="0" index="3" bw="6" slack="0"/>
<pin id="1271" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/50 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="sext_ln104_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="31" slack="0"/>
<pin id="1278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln104/50 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="gmem_addr_3_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="16" slack="0"/>
<pin id="1282" dir="0" index="1" bw="31" slack="0"/>
<pin id="1283" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/50 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="trunc_ln105_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="31" slack="2"/>
<pin id="1288" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/50 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="tmp_6_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="16" slack="0"/>
<pin id="1292" dir="0" index="1" bw="6" slack="1"/>
<pin id="1293" dir="0" index="2" bw="1" slack="0"/>
<pin id="1294" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/51 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="add_ln104_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="31" slack="0"/>
<pin id="1299" dir="0" index="1" bw="1" slack="0"/>
<pin id="1300" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/52 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="j_4_cast_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="31" slack="0"/>
<pin id="1305" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_4_cast/52 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="icmp_ln104_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="31" slack="0"/>
<pin id="1309" dir="0" index="1" bw="32" slack="28"/>
<pin id="1310" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/52 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="trunc_ln105_1_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="31" slack="0"/>
<pin id="1314" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105_1/52 "/>
</bind>
</comp>

<comp id="1316" class="1004" name="add_ln105_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="16" slack="1"/>
<pin id="1318" dir="0" index="1" bw="16" slack="0"/>
<pin id="1319" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/52 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="zext_ln105_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="16" slack="0"/>
<pin id="1323" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/52 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="add_ln65_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="31" slack="0"/>
<pin id="1328" dir="0" index="1" bw="1" slack="0"/>
<pin id="1329" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/60 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="icmp_ln65_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="31" slack="0"/>
<pin id="1334" dir="0" index="1" bw="31" slack="1"/>
<pin id="1335" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/60 "/>
</bind>
</comp>

<comp id="1337" class="1004" name="grp_fu_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="31" slack="0"/>
<pin id="1339" dir="0" index="1" bw="31" slack="6"/>
<pin id="1340" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_44/60 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="empty_45_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="31" slack="1"/>
<pin id="1344" dir="0" index="1" bw="31" slack="5"/>
<pin id="1345" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_45/62 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="tmp_4_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="32" slack="0"/>
<pin id="1348" dir="0" index="1" bw="31" slack="0"/>
<pin id="1349" dir="0" index="2" bw="1" slack="0"/>
<pin id="1350" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/62 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="empty_46_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="32" slack="0"/>
<pin id="1356" dir="0" index="1" bw="32" slack="20"/>
<pin id="1357" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_46/62 "/>
</bind>
</comp>

<comp id="1359" class="1004" name="trunc_ln7_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="31" slack="0"/>
<pin id="1361" dir="0" index="1" bw="32" slack="0"/>
<pin id="1362" dir="0" index="2" bw="1" slack="0"/>
<pin id="1363" dir="0" index="3" bw="6" slack="0"/>
<pin id="1364" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/62 "/>
</bind>
</comp>

<comp id="1369" class="1004" name="sext_ln66_fu_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="31" slack="0"/>
<pin id="1371" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66/62 "/>
</bind>
</comp>

<comp id="1373" class="1004" name="gmem_addr_1_fu_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="16" slack="0"/>
<pin id="1375" dir="0" index="1" bw="31" slack="0"/>
<pin id="1376" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/62 "/>
</bind>
</comp>

<comp id="1379" class="1004" name="trunc_ln67_fu_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="31" slack="2"/>
<pin id="1381" dir="1" index="1" bw="6" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67/62 "/>
</bind>
</comp>

<comp id="1383" class="1004" name="tmp_7_fu_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="16" slack="0"/>
<pin id="1385" dir="0" index="1" bw="6" slack="7"/>
<pin id="1386" dir="0" index="2" bw="1" slack="0"/>
<pin id="1387" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/69 "/>
</bind>
</comp>

<comp id="1390" class="1004" name="add_ln66_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="31" slack="0"/>
<pin id="1392" dir="0" index="1" bw="1" slack="0"/>
<pin id="1393" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/70 "/>
</bind>
</comp>

<comp id="1396" class="1004" name="j_cast_fu_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="31" slack="0"/>
<pin id="1398" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/70 "/>
</bind>
</comp>

<comp id="1400" class="1004" name="icmp_ln66_fu_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="31" slack="0"/>
<pin id="1402" dir="0" index="1" bw="32" slack="28"/>
<pin id="1403" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/70 "/>
</bind>
</comp>

<comp id="1405" class="1004" name="trunc_ln67_1_fu_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="31" slack="0"/>
<pin id="1407" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67_1/70 "/>
</bind>
</comp>

<comp id="1409" class="1004" name="add_ln67_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="16" slack="1"/>
<pin id="1411" dir="0" index="1" bw="16" slack="0"/>
<pin id="1412" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/70 "/>
</bind>
</comp>

<comp id="1414" class="1004" name="zext_ln67_fu_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="16" slack="2"/>
<pin id="1416" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67/72 "/>
</bind>
</comp>

<comp id="1418" class="1004" name="add_ln72_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="31" slack="0"/>
<pin id="1420" dir="0" index="1" bw="1" slack="0"/>
<pin id="1421" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/74 "/>
</bind>
</comp>

<comp id="1424" class="1004" name="icmp_ln72_fu_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="31" slack="0"/>
<pin id="1426" dir="0" index="1" bw="31" slack="2"/>
<pin id="1427" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/74 "/>
</bind>
</comp>

<comp id="1429" class="1004" name="trunc_ln72_fu_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="31" slack="0"/>
<pin id="1431" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln72/74 "/>
</bind>
</comp>

<comp id="1433" class="1004" name="add_ln74_fu_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="10" slack="0"/>
<pin id="1435" dir="0" index="1" bw="10" slack="2"/>
<pin id="1436" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/74 "/>
</bind>
</comp>

<comp id="1438" class="1004" name="zext_ln74_fu_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="10" slack="0"/>
<pin id="1440" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/74 "/>
</bind>
</comp>

<comp id="1444" class="1004" name="trunc_ln1116_fu_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="31" slack="0"/>
<pin id="1446" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1116/74 "/>
</bind>
</comp>

<comp id="1448" class="1004" name="tmp_s_fu_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="16" slack="0"/>
<pin id="1450" dir="0" index="1" bw="6" slack="1"/>
<pin id="1451" dir="0" index="2" bw="1" slack="0"/>
<pin id="1452" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/75 "/>
</bind>
</comp>

<comp id="1455" class="1004" name="add_ln76_fu_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="32" slack="0"/>
<pin id="1457" dir="0" index="1" bw="1" slack="0"/>
<pin id="1458" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/76 "/>
</bind>
</comp>

<comp id="1461" class="1004" name="icmp_ln76_fu_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="32" slack="0"/>
<pin id="1463" dir="0" index="1" bw="32" slack="21"/>
<pin id="1464" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/76 "/>
</bind>
</comp>

<comp id="1466" class="1004" name="trunc_ln1116_1_fu_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="32" slack="0"/>
<pin id="1468" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1116_1/76 "/>
</bind>
</comp>

<comp id="1470" class="1004" name="zext_ln1116_fu_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="16" slack="0"/>
<pin id="1472" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/76 "/>
</bind>
</comp>

<comp id="1475" class="1004" name="add_ln1116_fu_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="16" slack="1"/>
<pin id="1477" dir="0" index="1" bw="16" slack="0"/>
<pin id="1478" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/76 "/>
</bind>
</comp>

<comp id="1480" class="1004" name="zext_ln1116_1_fu_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="16" slack="1"/>
<pin id="1482" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_1/77 "/>
</bind>
</comp>

<comp id="1484" class="1004" name="sext_ln727_fu_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="16" slack="0"/>
<pin id="1486" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln727/78 "/>
</bind>
</comp>

<comp id="1488" class="1004" name="sext_ln727_1_fu_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="16" slack="0"/>
<pin id="1490" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln727_1/78 "/>
</bind>
</comp>

<comp id="1492" class="1004" name="rhs_1_fu_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="29" slack="0"/>
<pin id="1494" dir="0" index="1" bw="16" slack="0"/>
<pin id="1495" dir="0" index="2" bw="1" slack="0"/>
<pin id="1496" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_1/80 "/>
</bind>
</comp>

<comp id="1500" class="1004" name="trunc_ln1_fu_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="16" slack="0"/>
<pin id="1502" dir="0" index="1" bw="29" slack="0"/>
<pin id="1503" dir="0" index="2" bw="5" slack="0"/>
<pin id="1504" dir="0" index="3" bw="6" slack="0"/>
<pin id="1505" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/81 "/>
</bind>
</comp>

<comp id="1510" class="1004" name="icmp_ln115_fu_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="32" slack="1"/>
<pin id="1512" dir="0" index="1" bw="1" slack="0"/>
<pin id="1513" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/84 "/>
</bind>
</comp>

<comp id="1515" class="1004" name="trunc_ln115_fu_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="32" slack="1"/>
<pin id="1517" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln115/84 "/>
</bind>
</comp>

<comp id="1518" class="1004" name="trunc_ln4_fu_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="31" slack="0"/>
<pin id="1520" dir="0" index="1" bw="32" slack="16"/>
<pin id="1521" dir="0" index="2" bw="1" slack="0"/>
<pin id="1522" dir="0" index="3" bw="6" slack="0"/>
<pin id="1523" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/84 "/>
</bind>
</comp>

<comp id="1527" class="1004" name="sext_ln115_fu_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="31" slack="0"/>
<pin id="1529" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115/84 "/>
</bind>
</comp>

<comp id="1531" class="1004" name="trunc_ln115_1_fu_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="31" slack="0"/>
<pin id="1533" dir="0" index="1" bw="32" slack="16"/>
<pin id="1534" dir="0" index="2" bw="1" slack="0"/>
<pin id="1535" dir="0" index="3" bw="6" slack="0"/>
<pin id="1536" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln115_1/84 "/>
</bind>
</comp>

<comp id="1540" class="1004" name="sext_ln115_1_fu_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="31" slack="0"/>
<pin id="1542" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115_1/84 "/>
</bind>
</comp>

<comp id="1544" class="1004" name="add_ln115_fu_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="31" slack="0"/>
<pin id="1546" dir="0" index="1" bw="1" slack="0"/>
<pin id="1547" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/85 "/>
</bind>
</comp>

<comp id="1550" class="1004" name="icmp_ln115_1_fu_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="31" slack="0"/>
<pin id="1552" dir="0" index="1" bw="31" slack="1"/>
<pin id="1553" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115_1/85 "/>
</bind>
</comp>

<comp id="1555" class="1004" name="zext_ln116_fu_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="31" slack="0"/>
<pin id="1557" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/85 "/>
</bind>
</comp>

<comp id="1561" class="1004" name="add_ln116_fu_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="31" slack="0"/>
<pin id="1563" dir="0" index="1" bw="31" slack="1"/>
<pin id="1564" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/85 "/>
</bind>
</comp>

<comp id="1566" class="1004" name="gmem2_addr_fu_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="16" slack="0"/>
<pin id="1568" dir="0" index="1" bw="32" slack="0"/>
<pin id="1569" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/85 "/>
</bind>
</comp>

<comp id="1572" class="1004" name="add_ln117_fu_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="31" slack="0"/>
<pin id="1574" dir="0" index="1" bw="31" slack="1"/>
<pin id="1575" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/85 "/>
</bind>
</comp>

<comp id="1577" class="1004" name="gmem2_addr_1_fu_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="16" slack="0"/>
<pin id="1579" dir="0" index="1" bw="32" slack="0"/>
<pin id="1580" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr_1/85 "/>
</bind>
</comp>

<comp id="1583" class="1007" name="grp_fu_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="16" slack="0"/>
<pin id="1585" dir="0" index="1" bw="16" slack="0"/>
<pin id="1586" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1115/38 "/>
</bind>
</comp>

<comp id="1590" class="1007" name="grp_fu_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="16" slack="0"/>
<pin id="1592" dir="0" index="1" bw="16" slack="0"/>
<pin id="1593" dir="0" index="2" bw="29" slack="0"/>
<pin id="1594" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192/39 ret_V_1/41 "/>
</bind>
</comp>

<comp id="1599" class="1007" name="grp_fu_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="16" slack="0"/>
<pin id="1601" dir="0" index="1" bw="16" slack="0"/>
<pin id="1602" dir="0" index="2" bw="29" slack="0"/>
<pin id="1603" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln727/78 ret_V/80 "/>
</bind>
</comp>

<comp id="1608" class="1005" name="fwprop_read_reg_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="1" slack="17"/>
<pin id="1610" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="fwprop_read "/>
</bind>
</comp>

<comp id="1612" class="1005" name="ydim_read_reg_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="32" slack="1"/>
<pin id="1614" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ydim_read "/>
</bind>
</comp>

<comp id="1624" class="1005" name="xdim_read_reg_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="32" slack="12"/>
<pin id="1626" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="xdim_read "/>
</bind>
</comp>

<comp id="1640" class="1005" name="debugip_read_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="1" slack="14"/>
<pin id="1642" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="debugip_read "/>
</bind>
</comp>

<comp id="1644" class="1005" name="debug_dx_read_reg_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="32" slack="16"/>
<pin id="1646" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="debug_dx_read "/>
</bind>
</comp>

<comp id="1649" class="1005" name="debug_x_read_reg_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="32" slack="16"/>
<pin id="1651" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="debug_x_read "/>
</bind>
</comp>

<comp id="1654" class="1005" name="b_read_reg_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="32" slack="4"/>
<pin id="1656" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="1659" class="1005" name="dwt_read_reg_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="32" slack="20"/>
<pin id="1661" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opset="dwt_read "/>
</bind>
</comp>

<comp id="1665" class="1005" name="wt_read_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="32" slack="20"/>
<pin id="1667" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opset="wt_read "/>
</bind>
</comp>

<comp id="1670" class="1005" name="tmp_reg_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="1" slack="3"/>
<pin id="1672" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1676" class="1005" name="sext_ln41_reg_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="65" slack="1"/>
<pin id="1678" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln41 "/>
</bind>
</comp>

<comp id="1681" class="1005" name="mul_ln41_reg_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="65" slack="1"/>
<pin id="1683" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln41 "/>
</bind>
</comp>

<comp id="1686" class="1005" name="tmp_2_reg_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="27" slack="1"/>
<pin id="1688" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1692" class="1005" name="sub_ln41_1_reg_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="27" slack="1"/>
<pin id="1694" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln41_1 "/>
</bind>
</comp>

<comp id="1697" class="1005" name="icmp_ln43_reg_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="1" slack="1"/>
<pin id="1699" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln43 "/>
</bind>
</comp>

<comp id="1701" class="1005" name="num_iters_reg_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="27" slack="9"/>
<pin id="1703" dir="1" index="1" bw="27" slack="9"/>
</pin_list>
<bind>
<opset="num_iters "/>
</bind>
</comp>

<comp id="1706" class="1005" name="gmem_addr_reg_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="16" slack="1"/>
<pin id="1708" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1712" class="1005" name="trunc_ln43_reg_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="31" slack="1"/>
<pin id="1714" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln43 "/>
</bind>
</comp>

<comp id="1717" class="1005" name="add_ln43_reg_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="31" slack="0"/>
<pin id="1719" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln43 "/>
</bind>
</comp>

<comp id="1722" class="1005" name="icmp_ln43_1_reg_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="1" slack="1"/>
<pin id="1724" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln43_1 "/>
</bind>
</comp>

<comp id="1726" class="1005" name="trunc_ln44_reg_1726">
<pin_list>
<pin id="1727" dir="0" index="0" bw="10" slack="2"/>
<pin id="1728" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln44 "/>
</bind>
</comp>

<comp id="1731" class="1005" name="gmem_addr_read_reg_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="16" slack="1"/>
<pin id="1733" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="1736" class="1005" name="trunc_ln49_reg_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="31" slack="1"/>
<pin id="1738" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln49 "/>
</bind>
</comp>

<comp id="1744" class="1005" name="cmp37257_reg_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="1" slack="7"/>
<pin id="1746" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp37257 "/>
</bind>
</comp>

<comp id="1748" class="1005" name="sext_ln49_reg_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="39" slack="4"/>
<pin id="1750" dir="1" index="1" bw="39" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln49 "/>
</bind>
</comp>

<comp id="1753" class="1005" name="sext_ln49_1_reg_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="32" slack="1"/>
<pin id="1755" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln49_1 "/>
</bind>
</comp>

<comp id="1758" class="1005" name="mul_ln53_reg_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="31" slack="1"/>
<pin id="1760" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln53 "/>
</bind>
</comp>

<comp id="1763" class="1005" name="zext_ln92_reg_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="63" slack="5"/>
<pin id="1765" dir="1" index="1" bw="63" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln92 "/>
</bind>
</comp>

<comp id="1768" class="1005" name="add_ln53_reg_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="32" slack="0"/>
<pin id="1770" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln53 "/>
</bind>
</comp>

<comp id="1774" class="1005" name="add_ln49_reg_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="38" slack="0"/>
<pin id="1776" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opset="add_ln49 "/>
</bind>
</comp>

<comp id="1782" class="1005" name="trunc_ln49_1_reg_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="31" slack="1"/>
<pin id="1784" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln49_1 "/>
</bind>
</comp>

<comp id="1787" class="1005" name="mul_ln53_1_reg_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="31" slack="5"/>
<pin id="1789" dir="1" index="1" bw="31" slack="5"/>
</pin_list>
<bind>
<opset="mul_ln53_1 "/>
</bind>
</comp>

<comp id="1794" class="1005" name="zext_ln53_reg_1794">
<pin_list>
<pin id="1795" dir="0" index="0" bw="38" slack="1"/>
<pin id="1796" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln53 "/>
</bind>
</comp>

<comp id="1799" class="1005" name="mul_ln53_2_reg_1799">
<pin_list>
<pin id="1800" dir="0" index="0" bw="38" slack="1"/>
<pin id="1801" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln53_2 "/>
</bind>
</comp>

<comp id="1804" class="1005" name="trunc_ln54_reg_1804">
<pin_list>
<pin id="1805" dir="0" index="0" bw="10" slack="2"/>
<pin id="1806" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln54 "/>
</bind>
</comp>

<comp id="1810" class="1005" name="ub_reg_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="32" slack="6"/>
<pin id="1812" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="ub "/>
</bind>
</comp>

<comp id="1815" class="1005" name="cmp36262_reg_1815">
<pin_list>
<pin id="1816" dir="0" index="0" bw="1" slack="4"/>
<pin id="1817" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp36262 "/>
</bind>
</comp>

<comp id="1819" class="1005" name="trunc_ln86_reg_1819">
<pin_list>
<pin id="1820" dir="0" index="0" bw="31" slack="1"/>
<pin id="1821" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln86 "/>
</bind>
</comp>

<comp id="1825" class="1005" name="trunc_ln65_reg_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="31" slack="1"/>
<pin id="1827" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln65 "/>
</bind>
</comp>

<comp id="1831" class="1005" name="add_ln86_reg_1831">
<pin_list>
<pin id="1832" dir="0" index="0" bw="31" slack="0"/>
<pin id="1833" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln86 "/>
</bind>
</comp>

<comp id="1839" class="1005" name="zext_ln92_1_reg_1839">
<pin_list>
<pin id="1840" dir="0" index="0" bw="63" slack="1"/>
<pin id="1841" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln92_1 "/>
</bind>
</comp>

<comp id="1844" class="1005" name="empty_51_reg_1844">
<pin_list>
<pin id="1845" dir="0" index="0" bw="31" slack="1"/>
<pin id="1846" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_51 "/>
</bind>
</comp>

<comp id="1849" class="1005" name="gmem_addr_2_reg_1849">
<pin_list>
<pin id="1850" dir="0" index="0" bw="16" slack="1"/>
<pin id="1851" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="1855" class="1005" name="trunc_ln88_reg_1855">
<pin_list>
<pin id="1856" dir="0" index="0" bw="6" slack="7"/>
<pin id="1857" dir="1" index="1" bw="6" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln88 "/>
</bind>
</comp>

<comp id="1860" class="1005" name="tmp_9_reg_1860">
<pin_list>
<pin id="1861" dir="0" index="0" bw="16" slack="1"/>
<pin id="1862" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1865" class="1005" name="add_ln87_reg_1865">
<pin_list>
<pin id="1866" dir="0" index="0" bw="31" slack="0"/>
<pin id="1867" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln87 "/>
</bind>
</comp>

<comp id="1870" class="1005" name="icmp_ln87_reg_1870">
<pin_list>
<pin id="1871" dir="0" index="0" bw="1" slack="1"/>
<pin id="1872" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln87 "/>
</bind>
</comp>

<comp id="1874" class="1005" name="add_ln88_reg_1874">
<pin_list>
<pin id="1875" dir="0" index="0" bw="16" slack="2"/>
<pin id="1876" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln88 "/>
</bind>
</comp>

<comp id="1879" class="1005" name="gmem_addr_2_read_reg_1879">
<pin_list>
<pin id="1880" dir="0" index="0" bw="16" slack="1"/>
<pin id="1881" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="1884" class="1005" name="mul_ln92_reg_1884">
<pin_list>
<pin id="1885" dir="0" index="0" bw="63" slack="1"/>
<pin id="1886" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln92 "/>
</bind>
</comp>

<comp id="1889" class="1005" name="add_ln92_2_reg_1889">
<pin_list>
<pin id="1890" dir="0" index="0" bw="63" slack="0"/>
<pin id="1891" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="add_ln92_2 "/>
</bind>
</comp>

<comp id="1894" class="1005" name="icmp_ln92_reg_1894">
<pin_list>
<pin id="1895" dir="0" index="0" bw="1" slack="1"/>
<pin id="1896" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln92 "/>
</bind>
</comp>

<comp id="1898" class="1005" name="add_ln92_reg_1898">
<pin_list>
<pin id="1899" dir="0" index="0" bw="31" slack="1"/>
<pin id="1900" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln92 "/>
</bind>
</comp>

<comp id="1903" class="1005" name="icmp_ln93_reg_1903">
<pin_list>
<pin id="1904" dir="0" index="0" bw="1" slack="1"/>
<pin id="1905" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln93 "/>
</bind>
</comp>

<comp id="1908" class="1005" name="select_ln92_reg_1908">
<pin_list>
<pin id="1909" dir="0" index="0" bw="32" slack="1"/>
<pin id="1910" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln92 "/>
</bind>
</comp>

<comp id="1913" class="1005" name="dy_addr_reg_1913">
<pin_list>
<pin id="1914" dir="0" index="0" bw="10" slack="1"/>
<pin id="1915" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dy_addr "/>
</bind>
</comp>

<comp id="1918" class="1005" name="add_ln92_1_reg_1918">
<pin_list>
<pin id="1919" dir="0" index="0" bw="10" slack="1"/>
<pin id="1920" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln92_1 "/>
</bind>
</comp>

<comp id="1923" class="1005" name="zext_ln1118_reg_1923">
<pin_list>
<pin id="1924" dir="0" index="0" bw="32" slack="5"/>
<pin id="1925" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln1118 "/>
</bind>
</comp>

<comp id="1928" class="1005" name="add_ln1118_reg_1928">
<pin_list>
<pin id="1929" dir="0" index="0" bw="16" slack="1"/>
<pin id="1930" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1118 "/>
</bind>
</comp>

<comp id="1933" class="1005" name="x_addr_2_reg_1933">
<pin_list>
<pin id="1934" dir="0" index="0" bw="10" slack="1"/>
<pin id="1935" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_2 "/>
</bind>
</comp>

<comp id="1938" class="1005" name="dy_addr_1_reg_1938">
<pin_list>
<pin id="1939" dir="0" index="0" bw="10" slack="1"/>
<pin id="1940" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dy_addr_1 "/>
</bind>
</comp>

<comp id="1943" class="1005" name="select_ln92_2_reg_1943">
<pin_list>
<pin id="1944" dir="0" index="0" bw="31" slack="1"/>
<pin id="1945" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="select_ln92_2 "/>
</bind>
</comp>

<comp id="1948" class="1005" name="wbuf_V_addr_2_reg_1948">
<pin_list>
<pin id="1949" dir="0" index="0" bw="16" slack="1"/>
<pin id="1950" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wbuf_V_addr_2 "/>
</bind>
</comp>

<comp id="1953" class="1005" name="dwbuf_V_addr_1_reg_1953">
<pin_list>
<pin id="1954" dir="0" index="0" bw="16" slack="2"/>
<pin id="1955" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="dwbuf_V_addr_1 "/>
</bind>
</comp>

<comp id="1958" class="1005" name="add_ln93_reg_1958">
<pin_list>
<pin id="1959" dir="0" index="0" bw="32" slack="1"/>
<pin id="1960" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln93 "/>
</bind>
</comp>

<comp id="1963" class="1005" name="sext_ln92_reg_1963">
<pin_list>
<pin id="1964" dir="0" index="0" bw="29" slack="1"/>
<pin id="1965" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln92 "/>
</bind>
</comp>

<comp id="1968" class="1005" name="sext_ln1115_reg_1968">
<pin_list>
<pin id="1969" dir="0" index="0" bw="29" slack="1"/>
<pin id="1970" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1115 "/>
</bind>
</comp>

<comp id="1973" class="1005" name="sext_ln92_1_reg_1973">
<pin_list>
<pin id="1974" dir="0" index="0" bw="29" slack="1"/>
<pin id="1975" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln92_1 "/>
</bind>
</comp>

<comp id="1978" class="1005" name="sext_ln1192_reg_1978">
<pin_list>
<pin id="1979" dir="0" index="0" bw="29" slack="1"/>
<pin id="1980" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192 "/>
</bind>
</comp>

<comp id="1983" class="1005" name="lhs_1_reg_1983">
<pin_list>
<pin id="1984" dir="0" index="0" bw="29" slack="1"/>
<pin id="1985" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="lhs_1 "/>
</bind>
</comp>

<comp id="1988" class="1005" name="add_ln99_reg_1988">
<pin_list>
<pin id="1989" dir="0" index="0" bw="31" slack="0"/>
<pin id="1990" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln99 "/>
</bind>
</comp>

<comp id="1993" class="1005" name="icmp_ln99_reg_1993">
<pin_list>
<pin id="1994" dir="0" index="0" bw="1" slack="1"/>
<pin id="1995" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln99 "/>
</bind>
</comp>

<comp id="1997" class="1005" name="dbbuf_V_addr_reg_1997">
<pin_list>
<pin id="1998" dir="0" index="0" bw="10" slack="1"/>
<pin id="1999" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dbbuf_V_addr "/>
</bind>
</comp>

<comp id="2003" class="1005" name="dy_addr_2_reg_2003">
<pin_list>
<pin id="2004" dir="0" index="0" bw="10" slack="1"/>
<pin id="2005" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dy_addr_2 "/>
</bind>
</comp>

<comp id="2008" class="1005" name="dbbuf_V_load_reg_2008">
<pin_list>
<pin id="2009" dir="0" index="0" bw="16" slack="1"/>
<pin id="2010" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="dbbuf_V_load "/>
</bind>
</comp>

<comp id="2013" class="1005" name="trunc_ln103_reg_2013">
<pin_list>
<pin id="2014" dir="0" index="0" bw="31" slack="1"/>
<pin id="2015" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln103 "/>
</bind>
</comp>

<comp id="2018" class="1005" name="add_ln103_reg_2018">
<pin_list>
<pin id="2019" dir="0" index="0" bw="31" slack="0"/>
<pin id="2020" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln103 "/>
</bind>
</comp>

<comp id="2026" class="1005" name="empty_58_reg_2026">
<pin_list>
<pin id="2027" dir="0" index="0" bw="31" slack="1"/>
<pin id="2028" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_58 "/>
</bind>
</comp>

<comp id="2031" class="1005" name="gmem_addr_3_reg_2031">
<pin_list>
<pin id="2032" dir="0" index="0" bw="16" slack="1"/>
<pin id="2033" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="2037" class="1005" name="trunc_ln105_reg_2037">
<pin_list>
<pin id="2038" dir="0" index="0" bw="6" slack="1"/>
<pin id="2039" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln105 "/>
</bind>
</comp>

<comp id="2042" class="1005" name="tmp_6_reg_2042">
<pin_list>
<pin id="2043" dir="0" index="0" bw="16" slack="1"/>
<pin id="2044" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="2047" class="1005" name="add_ln104_reg_2047">
<pin_list>
<pin id="2048" dir="0" index="0" bw="31" slack="0"/>
<pin id="2049" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln104 "/>
</bind>
</comp>

<comp id="2052" class="1005" name="icmp_ln104_reg_2052">
<pin_list>
<pin id="2053" dir="0" index="0" bw="1" slack="1"/>
<pin id="2054" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln104 "/>
</bind>
</comp>

<comp id="2056" class="1005" name="dwbuf_V_addr_2_reg_2056">
<pin_list>
<pin id="2057" dir="0" index="0" bw="16" slack="1"/>
<pin id="2058" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="dwbuf_V_addr_2 "/>
</bind>
</comp>

<comp id="2061" class="1005" name="add_ln65_reg_2061">
<pin_list>
<pin id="2062" dir="0" index="0" bw="31" slack="0"/>
<pin id="2063" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln65 "/>
</bind>
</comp>

<comp id="2069" class="1005" name="empty_44_reg_2069">
<pin_list>
<pin id="2070" dir="0" index="0" bw="31" slack="1"/>
<pin id="2071" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_44 "/>
</bind>
</comp>

<comp id="2074" class="1005" name="gmem_addr_1_reg_2074">
<pin_list>
<pin id="2075" dir="0" index="0" bw="16" slack="1"/>
<pin id="2076" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="2080" class="1005" name="trunc_ln67_reg_2080">
<pin_list>
<pin id="2081" dir="0" index="0" bw="6" slack="7"/>
<pin id="2082" dir="1" index="1" bw="6" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln67 "/>
</bind>
</comp>

<comp id="2085" class="1005" name="tmp_7_reg_2085">
<pin_list>
<pin id="2086" dir="0" index="0" bw="16" slack="1"/>
<pin id="2087" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="2090" class="1005" name="add_ln66_reg_2090">
<pin_list>
<pin id="2091" dir="0" index="0" bw="31" slack="0"/>
<pin id="2092" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln66 "/>
</bind>
</comp>

<comp id="2095" class="1005" name="icmp_ln66_reg_2095">
<pin_list>
<pin id="2096" dir="0" index="0" bw="1" slack="1"/>
<pin id="2097" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln66 "/>
</bind>
</comp>

<comp id="2099" class="1005" name="add_ln67_reg_2099">
<pin_list>
<pin id="2100" dir="0" index="0" bw="16" slack="2"/>
<pin id="2101" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln67 "/>
</bind>
</comp>

<comp id="2104" class="1005" name="gmem_addr_1_read_reg_2104">
<pin_list>
<pin id="2105" dir="0" index="0" bw="16" slack="1"/>
<pin id="2106" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="2109" class="1005" name="add_ln72_reg_2109">
<pin_list>
<pin id="2110" dir="0" index="0" bw="31" slack="0"/>
<pin id="2111" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln72 "/>
</bind>
</comp>

<comp id="2117" class="1005" name="bbuf_V_addr_1_reg_2117">
<pin_list>
<pin id="2118" dir="0" index="0" bw="10" slack="1"/>
<pin id="2119" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="bbuf_V_addr_1 "/>
</bind>
</comp>

<comp id="2122" class="1005" name="y_addr_reg_2122">
<pin_list>
<pin id="2123" dir="0" index="0" bw="10" slack="1"/>
<pin id="2124" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_addr "/>
</bind>
</comp>

<comp id="2127" class="1005" name="trunc_ln1116_reg_2127">
<pin_list>
<pin id="2128" dir="0" index="0" bw="6" slack="1"/>
<pin id="2129" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1116 "/>
</bind>
</comp>

<comp id="2132" class="1005" name="bbuf_V_load_reg_2132">
<pin_list>
<pin id="2133" dir="0" index="0" bw="16" slack="5"/>
<pin id="2134" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="bbuf_V_load "/>
</bind>
</comp>

<comp id="2137" class="1005" name="tmp_s_reg_2137">
<pin_list>
<pin id="2138" dir="0" index="0" bw="16" slack="1"/>
<pin id="2139" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="2142" class="1005" name="add_ln76_reg_2142">
<pin_list>
<pin id="2143" dir="0" index="0" bw="32" slack="0"/>
<pin id="2144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln76 "/>
</bind>
</comp>

<comp id="2147" class="1005" name="icmp_ln76_reg_2147">
<pin_list>
<pin id="2148" dir="0" index="0" bw="1" slack="1"/>
<pin id="2149" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="2151" class="1005" name="add_ln1116_reg_2151">
<pin_list>
<pin id="2152" dir="0" index="0" bw="16" slack="1"/>
<pin id="2153" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1116 "/>
</bind>
</comp>

<comp id="2156" class="1005" name="x_addr_1_reg_2156">
<pin_list>
<pin id="2157" dir="0" index="0" bw="10" slack="1"/>
<pin id="2158" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_1 "/>
</bind>
</comp>

<comp id="2161" class="1005" name="wbuf_V_addr_1_reg_2161">
<pin_list>
<pin id="2162" dir="0" index="0" bw="16" slack="1"/>
<pin id="2163" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wbuf_V_addr_1 "/>
</bind>
</comp>

<comp id="2166" class="1005" name="sext_ln727_reg_2166">
<pin_list>
<pin id="2167" dir="0" index="0" bw="29" slack="1"/>
<pin id="2168" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln727 "/>
</bind>
</comp>

<comp id="2171" class="1005" name="sext_ln727_1_reg_2171">
<pin_list>
<pin id="2172" dir="0" index="0" bw="29" slack="1"/>
<pin id="2173" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln727_1 "/>
</bind>
</comp>

<comp id="2176" class="1005" name="rhs_1_reg_2176">
<pin_list>
<pin id="2177" dir="0" index="0" bw="29" slack="1"/>
<pin id="2178" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="rhs_1 "/>
</bind>
</comp>

<comp id="2181" class="1005" name="trunc_ln1_reg_2181">
<pin_list>
<pin id="2182" dir="0" index="0" bw="16" slack="1"/>
<pin id="2183" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="2186" class="1005" name="mul150_reg_2186">
<pin_list>
<pin id="2187" dir="0" index="0" bw="32" slack="1"/>
<pin id="2188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul150 "/>
</bind>
</comp>

<comp id="2192" class="1005" name="icmp_ln115_reg_2192">
<pin_list>
<pin id="2193" dir="0" index="0" bw="1" slack="1"/>
<pin id="2194" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln115 "/>
</bind>
</comp>

<comp id="2196" class="1005" name="trunc_ln115_reg_2196">
<pin_list>
<pin id="2197" dir="0" index="0" bw="31" slack="1"/>
<pin id="2198" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln115 "/>
</bind>
</comp>

<comp id="2201" class="1005" name="sext_ln115_reg_2201">
<pin_list>
<pin id="2202" dir="0" index="0" bw="32" slack="1"/>
<pin id="2203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln115 "/>
</bind>
</comp>

<comp id="2206" class="1005" name="sext_ln115_1_reg_2206">
<pin_list>
<pin id="2207" dir="0" index="0" bw="32" slack="1"/>
<pin id="2208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln115_1 "/>
</bind>
</comp>

<comp id="2211" class="1005" name="add_ln115_reg_2211">
<pin_list>
<pin id="2212" dir="0" index="0" bw="31" slack="0"/>
<pin id="2213" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln115 "/>
</bind>
</comp>

<comp id="2216" class="1005" name="icmp_ln115_1_reg_2216">
<pin_list>
<pin id="2217" dir="0" index="0" bw="1" slack="1"/>
<pin id="2218" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln115_1 "/>
</bind>
</comp>

<comp id="2220" class="1005" name="x_addr_reg_2220">
<pin_list>
<pin id="2221" dir="0" index="0" bw="10" slack="1"/>
<pin id="2222" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="2225" class="1005" name="gmem2_addr_reg_2225">
<pin_list>
<pin id="2226" dir="0" index="0" bw="16" slack="2"/>
<pin id="2227" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="2231" class="1005" name="dx_addr_reg_2231">
<pin_list>
<pin id="2232" dir="0" index="0" bw="10" slack="1"/>
<pin id="2233" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dx_addr "/>
</bind>
</comp>

<comp id="2236" class="1005" name="gmem2_addr_1_reg_2236">
<pin_list>
<pin id="2237" dir="0" index="0" bw="16" slack="3"/>
<pin id="2238" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="gmem2_addr_1 "/>
</bind>
</comp>

<comp id="2242" class="1005" name="dx_load_reg_2242">
<pin_list>
<pin id="2243" dir="0" index="0" bw="16" slack="2"/>
<pin id="2244" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="dx_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="219"><net_src comp="36" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="36" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="36" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="36" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="32" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="30" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="34" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="34" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="26" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="32" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="24" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="34" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="22" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="34" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="20" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="34" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="12" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="34" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="10" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="34" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="8" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="120" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="140" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="120" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="140" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="190" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="320"><net_src comp="194" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="196" pin="0"/><net_sink comp="314" pin=3"/></net>

<net id="322"><net_src comp="198" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="328"><net_src comp="120" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="140" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="208" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="36" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="347"><net_src comp="210" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="196" pin="0"/><net_sink comp="341" pin=3"/></net>

<net id="354"><net_src comp="208" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="36" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="356"><net_src comp="212" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="363"><net_src comp="210" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="196" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="365"><net_src comp="212" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="371"><net_src comp="54" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="377"><net_src comp="366" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="383"><net_src comp="54" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="389"><net_src comp="378" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="395"><net_src comp="18" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="54" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="402"><net_src comp="390" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="408"><net_src comp="4" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="54" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="415"><net_src comp="403" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="421"><net_src comp="18" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="54" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="416" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="429"><net_src comp="54" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="435"><net_src comp="54" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="441"><net_src comp="424" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="447"><net_src comp="6" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="54" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="454"><net_src comp="442" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="460"><net_src comp="54" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="470"><net_src comp="455" pin="3"/><net_sink comp="461" pin=2"/></net>

<net id="476"><net_src comp="18" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="54" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="471" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="484"><net_src comp="54" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="485"><net_src comp="479" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="491"><net_src comp="54" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="492"><net_src comp="486" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="498"><net_src comp="54" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="499"><net_src comp="493" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="505"><net_src comp="16" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="54" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="512"><net_src comp="372" pin="3"/><net_sink comp="507" pin=1"/></net>

<net id="518"><net_src comp="4" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="54" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="513" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="526"><net_src comp="54" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="527"><net_src comp="521" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="533"><net_src comp="4" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="54" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="528" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="541"><net_src comp="6" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="54" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="536" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="547"><net_src comp="122" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="554"><net_src comp="544" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="558"><net_src comp="54" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="565"><net_src comp="555" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="569"><net_src comp="148" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="576"><net_src comp="566" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="570" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="581"><net_src comp="122" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="588"><net_src comp="578" pin="1"/><net_sink comp="582" pin=2"/></net>

<net id="589"><net_src comp="582" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="593"><net_src comp="122" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="600"><net_src comp="590" pin="1"/><net_sink comp="594" pin=2"/></net>

<net id="604"><net_src comp="168" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="611"><net_src comp="601" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="615"><net_src comp="122" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="622"><net_src comp="612" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="616" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="627"><net_src comp="54" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="634"><net_src comp="624" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="638"><net_src comp="122" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="645"><net_src comp="635" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="649"><net_src comp="122" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="656"><net_src comp="646" pin="1"/><net_sink comp="650" pin=2"/></net>

<net id="657"><net_src comp="650" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="661"><net_src comp="122" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="668"><net_src comp="658" pin="1"/><net_sink comp="662" pin=2"/></net>

<net id="672"><net_src comp="122" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="679"><net_src comp="669" pin="1"/><net_sink comp="673" pin=2"/></net>

<net id="680"><net_src comp="673" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="684"><net_src comp="122" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="691"><net_src comp="681" pin="1"/><net_sink comp="685" pin=2"/></net>

<net id="695"><net_src comp="122" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="702"><net_src comp="692" pin="1"/><net_sink comp="696" pin=2"/></net>

<net id="706"><net_src comp="54" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="713"><net_src comp="703" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="726"><net_src comp="122" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="733"><net_src comp="723" pin="1"/><net_sink comp="727" pin=2"/></net>

<net id="739"><net_src comp="616" pin="4"/><net_sink comp="734" pin=2"/></net>

<net id="740"><net_src comp="612" pin="1"/><net_sink comp="734" pin=2"/></net>

<net id="744"><net_src comp="410" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="749"><net_src comp="384" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="756"><net_src comp="38" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="757"><net_src comp="238" pin="2"/><net_sink comp="751" pin=1"/></net>

<net id="758"><net_src comp="40" pin="0"/><net_sink comp="751" pin=2"/></net>

<net id="766"><net_src comp="759" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="42" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="774"><net_src comp="44" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="775"><net_src comp="762" pin="2"/><net_sink comp="768" pin=1"/></net>

<net id="776"><net_src comp="46" pin="0"/><net_sink comp="768" pin=2"/></net>

<net id="777"><net_src comp="48" pin="0"/><net_sink comp="768" pin=3"/></net>

<net id="782"><net_src comp="50" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="789"><net_src comp="44" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="790"><net_src comp="778" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="791"><net_src comp="46" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="792"><net_src comp="48" pin="0"/><net_sink comp="783" pin=3"/></net>

<net id="798"><net_src comp="783" pin="4"/><net_sink comp="793" pin=1"/></net>

<net id="803"><net_src comp="52" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="793" pin="3"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="54" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="819"><net_src comp="810" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="116" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="827"><net_src comp="118" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="828"><net_src comp="36" pin="0"/><net_sink comp="821" pin=2"/></net>

<net id="829"><net_src comp="40" pin="0"/><net_sink comp="821" pin=3"/></net>

<net id="833"><net_src comp="821" pin="4"/><net_sink comp="830" pin=0"/></net>

<net id="838"><net_src comp="0" pin="0"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="830" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="840"><net_src comp="834" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="848"><net_src comp="548" pin="4"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="124" pin="0"/><net_sink comp="844" pin=1"/></net>

<net id="854"><net_src comp="548" pin="4"/><net_sink comp="850" pin=0"/></net>

<net id="858"><net_src comp="548" pin="4"/><net_sink comp="855" pin=0"/></net>

<net id="862"><net_src comp="859" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="870"><net_src comp="863" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="146" pin="0"/><net_sink comp="866" pin=1"/></net>

<net id="876"><net_src comp="54" pin="0"/><net_sink comp="872" pin=1"/></net>

<net id="890"><net_src comp="559" pin="4"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="36" pin="0"/><net_sink comp="886" pin=1"/></net>

<net id="896"><net_src comp="570" pin="4"/><net_sink comp="892" pin=0"/></net>

<net id="897"><net_src comp="150" pin="0"/><net_sink comp="892" pin=1"/></net>

<net id="902"><net_src comp="559" pin="4"/><net_sink comp="898" pin=0"/></net>

<net id="906"><net_src comp="559" pin="4"/><net_sink comp="903" pin=0"/></net>

<net id="911"><net_src comp="903" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="923"><net_src comp="916" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="150" pin="0"/><net_sink comp="919" pin=1"/></net>

<net id="932"><net_src comp="925" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="936"><net_src comp="566" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="940"><net_src comp="566" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="945"><net_src comp="937" pin="1"/><net_sink comp="941" pin=1"/></net>

<net id="951"><net_src comp="928" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="952"><net_src comp="941" pin="2"/><net_sink comp="946" pin=1"/></net>

<net id="953"><net_src comp="154" pin="0"/><net_sink comp="946" pin=2"/></net>

<net id="958"><net_src comp="946" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="959"><net_src comp="54" pin="0"/><net_sink comp="954" pin=1"/></net>

<net id="963"><net_src comp="946" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="967"><net_src comp="946" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="972"><net_src comp="582" pin="4"/><net_sink comp="968" pin=0"/></net>

<net id="973"><net_src comp="124" pin="0"/><net_sink comp="968" pin=1"/></net>

<net id="978"><net_src comp="582" pin="4"/><net_sink comp="974" pin=0"/></net>

<net id="983"><net_src comp="582" pin="4"/><net_sink comp="979" pin=0"/></net>

<net id="991"><net_src comp="984" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="1001"><net_src comp="158" pin="0"/><net_sink comp="996" pin=0"/></net>

<net id="1002"><net_src comp="992" pin="2"/><net_sink comp="996" pin=1"/></net>

<net id="1003"><net_src comp="160" pin="0"/><net_sink comp="996" pin=2"/></net>

<net id="1008"><net_src comp="996" pin="3"/><net_sink comp="1004" pin=0"/></net>

<net id="1015"><net_src comp="118" pin="0"/><net_sink comp="1009" pin=0"/></net>

<net id="1016"><net_src comp="1004" pin="2"/><net_sink comp="1009" pin=1"/></net>

<net id="1017"><net_src comp="36" pin="0"/><net_sink comp="1009" pin=2"/></net>

<net id="1018"><net_src comp="40" pin="0"/><net_sink comp="1009" pin=3"/></net>

<net id="1022"><net_src comp="1009" pin="4"/><net_sink comp="1019" pin=0"/></net>

<net id="1027"><net_src comp="0" pin="0"/><net_sink comp="1023" pin=0"/></net>

<net id="1028"><net_src comp="1019" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="1032"><net_src comp="578" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1038"><net_src comp="162" pin="0"/><net_sink comp="1033" pin=0"/></net>

<net id="1039"><net_src comp="164" pin="0"/><net_sink comp="1033" pin=2"/></net>

<net id="1044"><net_src comp="594" pin="4"/><net_sink comp="1040" pin=0"/></net>

<net id="1045"><net_src comp="124" pin="0"/><net_sink comp="1040" pin=1"/></net>

<net id="1049"><net_src comp="594" pin="4"/><net_sink comp="1046" pin=0"/></net>

<net id="1054"><net_src comp="1046" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1058"><net_src comp="594" pin="4"/><net_sink comp="1055" pin=0"/></net>

<net id="1063"><net_src comp="1055" pin="1"/><net_sink comp="1059" pin=1"/></net>

<net id="1067"><net_src comp="1064" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="1072"><net_src comp="605" pin="4"/><net_sink comp="1068" pin=0"/></net>

<net id="1073"><net_src comp="170" pin="0"/><net_sink comp="1068" pin=1"/></net>

<net id="1078"><net_src comp="605" pin="4"/><net_sink comp="1074" pin=0"/></net>

<net id="1083"><net_src comp="616" pin="4"/><net_sink comp="1079" pin=0"/></net>

<net id="1084"><net_src comp="124" pin="0"/><net_sink comp="1079" pin=1"/></net>

<net id="1085"><net_src comp="1079" pin="2"/><net_sink comp="734" pin=1"/></net>

<net id="1090"><net_src comp="628" pin="4"/><net_sink comp="1086" pin=0"/></net>

<net id="1091"><net_src comp="1086" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="1097"><net_src comp="1086" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1098"><net_src comp="54" pin="0"/><net_sink comp="1092" pin=1"/></net>

<net id="1099"><net_src comp="628" pin="4"/><net_sink comp="1092" pin=2"/></net>

<net id="1103"><net_src comp="734" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1107"><net_src comp="734" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1113"><net_src comp="162" pin="0"/><net_sink comp="1108" pin=0"/></net>

<net id="1114"><net_src comp="1104" pin="1"/><net_sink comp="1108" pin=1"/></net>

<net id="1115"><net_src comp="164" pin="0"/><net_sink comp="1108" pin=2"/></net>

<net id="1119"><net_src comp="1100" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="1125"><net_src comp="1100" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1129"><net_src comp="1092" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1133"><net_src comp="1126" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="1139"><net_src comp="1108" pin="3"/><net_sink comp="1135" pin=0"/></net>

<net id="1140"><net_src comp="1126" pin="1"/><net_sink comp="1135" pin=1"/></net>

<net id="1144"><net_src comp="1141" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="1148"><net_src comp="1145" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="1154"><net_src comp="36" pin="0"/><net_sink comp="1150" pin=1"/></net>

<net id="1158"><net_src comp="397" pin="3"/><net_sink comp="1155" pin=0"/></net>

<net id="1162"><net_src comp="436" pin="3"/><net_sink comp="1159" pin=0"/></net>

<net id="1166"><net_src comp="397" pin="3"/><net_sink comp="1163" pin=0"/></net>

<net id="1170"><net_src comp="741" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1177"><net_src comp="172" pin="0"/><net_sink comp="1171" pin=0"/></net>

<net id="1178"><net_src comp="174" pin="0"/><net_sink comp="1171" pin=2"/></net>

<net id="1179"><net_src comp="176" pin="0"/><net_sink comp="1171" pin=3"/></net>

<net id="1180"><net_src comp="1171" pin="4"/><net_sink comp="449" pin=1"/></net>

<net id="1186"><net_src comp="178" pin="0"/><net_sink comp="1181" pin=0"/></net>

<net id="1187"><net_src comp="746" pin="1"/><net_sink comp="1181" pin=1"/></net>

<net id="1188"><net_src comp="180" pin="0"/><net_sink comp="1181" pin=2"/></net>

<net id="1195"><net_src comp="172" pin="0"/><net_sink comp="1189" pin=0"/></net>

<net id="1196"><net_src comp="174" pin="0"/><net_sink comp="1189" pin=2"/></net>

<net id="1197"><net_src comp="176" pin="0"/><net_sink comp="1189" pin=3"/></net>

<net id="1198"><net_src comp="1189" pin="4"/><net_sink comp="384" pin=1"/></net>

<net id="1203"><net_src comp="639" pin="4"/><net_sink comp="1199" pin=0"/></net>

<net id="1204"><net_src comp="124" pin="0"/><net_sink comp="1199" pin=1"/></net>

<net id="1208"><net_src comp="639" pin="4"/><net_sink comp="1205" pin=0"/></net>

<net id="1213"><net_src comp="1205" pin="1"/><net_sink comp="1209" pin=0"/></net>

<net id="1217"><net_src comp="639" pin="4"/><net_sink comp="1214" pin=0"/></net>

<net id="1221"><net_src comp="1214" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="1223"><net_src comp="1218" pin="1"/><net_sink comp="471" pin=2"/></net>

<net id="1228"><net_src comp="397" pin="3"/><net_sink comp="1224" pin=0"/></net>

<net id="1229"><net_src comp="1224" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="1237"><net_src comp="650" pin="4"/><net_sink comp="1233" pin=0"/></net>

<net id="1238"><net_src comp="124" pin="0"/><net_sink comp="1233" pin=1"/></net>

<net id="1243"><net_src comp="650" pin="4"/><net_sink comp="1239" pin=0"/></net>

<net id="1248"><net_src comp="650" pin="4"/><net_sink comp="1244" pin=0"/></net>

<net id="1258"><net_src comp="158" pin="0"/><net_sink comp="1253" pin=0"/></net>

<net id="1259"><net_src comp="1249" pin="2"/><net_sink comp="1253" pin=1"/></net>

<net id="1260"><net_src comp="160" pin="0"/><net_sink comp="1253" pin=2"/></net>

<net id="1265"><net_src comp="1253" pin="3"/><net_sink comp="1261" pin=0"/></net>

<net id="1272"><net_src comp="118" pin="0"/><net_sink comp="1266" pin=0"/></net>

<net id="1273"><net_src comp="1261" pin="2"/><net_sink comp="1266" pin=1"/></net>

<net id="1274"><net_src comp="36" pin="0"/><net_sink comp="1266" pin=2"/></net>

<net id="1275"><net_src comp="40" pin="0"/><net_sink comp="1266" pin=3"/></net>

<net id="1279"><net_src comp="1266" pin="4"/><net_sink comp="1276" pin=0"/></net>

<net id="1284"><net_src comp="0" pin="0"/><net_sink comp="1280" pin=0"/></net>

<net id="1285"><net_src comp="1276" pin="1"/><net_sink comp="1280" pin=1"/></net>

<net id="1289"><net_src comp="646" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="1295"><net_src comp="162" pin="0"/><net_sink comp="1290" pin=0"/></net>

<net id="1296"><net_src comp="164" pin="0"/><net_sink comp="1290" pin=2"/></net>

<net id="1301"><net_src comp="662" pin="4"/><net_sink comp="1297" pin=0"/></net>

<net id="1302"><net_src comp="124" pin="0"/><net_sink comp="1297" pin=1"/></net>

<net id="1306"><net_src comp="662" pin="4"/><net_sink comp="1303" pin=0"/></net>

<net id="1311"><net_src comp="1303" pin="1"/><net_sink comp="1307" pin=0"/></net>

<net id="1315"><net_src comp="662" pin="4"/><net_sink comp="1312" pin=0"/></net>

<net id="1320"><net_src comp="1312" pin="1"/><net_sink comp="1316" pin=1"/></net>

<net id="1324"><net_src comp="1316" pin="2"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="1330"><net_src comp="673" pin="4"/><net_sink comp="1326" pin=0"/></net>

<net id="1331"><net_src comp="124" pin="0"/><net_sink comp="1326" pin=1"/></net>

<net id="1336"><net_src comp="673" pin="4"/><net_sink comp="1332" pin=0"/></net>

<net id="1341"><net_src comp="673" pin="4"/><net_sink comp="1337" pin=0"/></net>

<net id="1351"><net_src comp="158" pin="0"/><net_sink comp="1346" pin=0"/></net>

<net id="1352"><net_src comp="1342" pin="2"/><net_sink comp="1346" pin=1"/></net>

<net id="1353"><net_src comp="160" pin="0"/><net_sink comp="1346" pin=2"/></net>

<net id="1358"><net_src comp="1346" pin="3"/><net_sink comp="1354" pin=0"/></net>

<net id="1365"><net_src comp="118" pin="0"/><net_sink comp="1359" pin=0"/></net>

<net id="1366"><net_src comp="1354" pin="2"/><net_sink comp="1359" pin=1"/></net>

<net id="1367"><net_src comp="36" pin="0"/><net_sink comp="1359" pin=2"/></net>

<net id="1368"><net_src comp="40" pin="0"/><net_sink comp="1359" pin=3"/></net>

<net id="1372"><net_src comp="1359" pin="4"/><net_sink comp="1369" pin=0"/></net>

<net id="1377"><net_src comp="0" pin="0"/><net_sink comp="1373" pin=0"/></net>

<net id="1378"><net_src comp="1369" pin="1"/><net_sink comp="1373" pin=1"/></net>

<net id="1382"><net_src comp="669" pin="1"/><net_sink comp="1379" pin=0"/></net>

<net id="1388"><net_src comp="162" pin="0"/><net_sink comp="1383" pin=0"/></net>

<net id="1389"><net_src comp="164" pin="0"/><net_sink comp="1383" pin=2"/></net>

<net id="1394"><net_src comp="685" pin="4"/><net_sink comp="1390" pin=0"/></net>

<net id="1395"><net_src comp="124" pin="0"/><net_sink comp="1390" pin=1"/></net>

<net id="1399"><net_src comp="685" pin="4"/><net_sink comp="1396" pin=0"/></net>

<net id="1404"><net_src comp="1396" pin="1"/><net_sink comp="1400" pin=0"/></net>

<net id="1408"><net_src comp="685" pin="4"/><net_sink comp="1405" pin=0"/></net>

<net id="1413"><net_src comp="1405" pin="1"/><net_sink comp="1409" pin=1"/></net>

<net id="1417"><net_src comp="1414" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="1422"><net_src comp="696" pin="4"/><net_sink comp="1418" pin=0"/></net>

<net id="1423"><net_src comp="124" pin="0"/><net_sink comp="1418" pin=1"/></net>

<net id="1428"><net_src comp="696" pin="4"/><net_sink comp="1424" pin=0"/></net>

<net id="1432"><net_src comp="696" pin="4"/><net_sink comp="1429" pin=0"/></net>

<net id="1437"><net_src comp="1429" pin="1"/><net_sink comp="1433" pin=0"/></net>

<net id="1441"><net_src comp="1433" pin="2"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="493" pin=2"/></net>

<net id="1443"><net_src comp="1438" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="1447"><net_src comp="696" pin="4"/><net_sink comp="1444" pin=0"/></net>

<net id="1453"><net_src comp="162" pin="0"/><net_sink comp="1448" pin=0"/></net>

<net id="1454"><net_src comp="164" pin="0"/><net_sink comp="1448" pin=2"/></net>

<net id="1459"><net_src comp="707" pin="4"/><net_sink comp="1455" pin=0"/></net>

<net id="1460"><net_src comp="36" pin="0"/><net_sink comp="1455" pin=1"/></net>

<net id="1465"><net_src comp="707" pin="4"/><net_sink comp="1461" pin=0"/></net>

<net id="1469"><net_src comp="707" pin="4"/><net_sink comp="1466" pin=0"/></net>

<net id="1473"><net_src comp="1466" pin="1"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="1479"><net_src comp="1466" pin="1"/><net_sink comp="1475" pin=1"/></net>

<net id="1483"><net_src comp="1480" pin="1"/><net_sink comp="521" pin=2"/></net>

<net id="1487"><net_src comp="436" pin="3"/><net_sink comp="1484" pin=0"/></net>

<net id="1491"><net_src comp="410" pin="3"/><net_sink comp="1488" pin=0"/></net>

<net id="1497"><net_src comp="178" pin="0"/><net_sink comp="1492" pin=0"/></net>

<net id="1498"><net_src comp="717" pin="4"/><net_sink comp="1492" pin=1"/></net>

<net id="1499"><net_src comp="180" pin="0"/><net_sink comp="1492" pin=2"/></net>

<net id="1506"><net_src comp="172" pin="0"/><net_sink comp="1500" pin=0"/></net>

<net id="1507"><net_src comp="174" pin="0"/><net_sink comp="1500" pin=2"/></net>

<net id="1508"><net_src comp="176" pin="0"/><net_sink comp="1500" pin=3"/></net>

<net id="1509"><net_src comp="1500" pin="4"/><net_sink comp="507" pin=1"/></net>

<net id="1514"><net_src comp="54" pin="0"/><net_sink comp="1510" pin=1"/></net>

<net id="1524"><net_src comp="118" pin="0"/><net_sink comp="1518" pin=0"/></net>

<net id="1525"><net_src comp="36" pin="0"/><net_sink comp="1518" pin=2"/></net>

<net id="1526"><net_src comp="40" pin="0"/><net_sink comp="1518" pin=3"/></net>

<net id="1530"><net_src comp="1518" pin="4"/><net_sink comp="1527" pin=0"/></net>

<net id="1537"><net_src comp="118" pin="0"/><net_sink comp="1531" pin=0"/></net>

<net id="1538"><net_src comp="36" pin="0"/><net_sink comp="1531" pin=2"/></net>

<net id="1539"><net_src comp="40" pin="0"/><net_sink comp="1531" pin=3"/></net>

<net id="1543"><net_src comp="1531" pin="4"/><net_sink comp="1540" pin=0"/></net>

<net id="1548"><net_src comp="727" pin="4"/><net_sink comp="1544" pin=0"/></net>

<net id="1549"><net_src comp="124" pin="0"/><net_sink comp="1544" pin=1"/></net>

<net id="1554"><net_src comp="727" pin="4"/><net_sink comp="1550" pin=0"/></net>

<net id="1558"><net_src comp="727" pin="4"/><net_sink comp="1555" pin=0"/></net>

<net id="1559"><net_src comp="1555" pin="1"/><net_sink comp="528" pin=2"/></net>

<net id="1560"><net_src comp="1555" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="1565"><net_src comp="1555" pin="1"/><net_sink comp="1561" pin=0"/></net>

<net id="1570"><net_src comp="2" pin="0"/><net_sink comp="1566" pin=0"/></net>

<net id="1571"><net_src comp="1561" pin="2"/><net_sink comp="1566" pin=1"/></net>

<net id="1576"><net_src comp="1555" pin="1"/><net_sink comp="1572" pin=0"/></net>

<net id="1581"><net_src comp="2" pin="0"/><net_sink comp="1577" pin=0"/></net>

<net id="1582"><net_src comp="1572" pin="2"/><net_sink comp="1577" pin=1"/></net>

<net id="1587"><net_src comp="1159" pin="1"/><net_sink comp="1583" pin=0"/></net>

<net id="1588"><net_src comp="1155" pin="1"/><net_sink comp="1583" pin=1"/></net>

<net id="1589"><net_src comp="1583" pin="2"/><net_sink comp="1171" pin=1"/></net>

<net id="1595"><net_src comp="1167" pin="1"/><net_sink comp="1590" pin=0"/></net>

<net id="1596"><net_src comp="1163" pin="1"/><net_sink comp="1590" pin=1"/></net>

<net id="1597"><net_src comp="1181" pin="3"/><net_sink comp="1590" pin=2"/></net>

<net id="1598"><net_src comp="1590" pin="3"/><net_sink comp="1189" pin=1"/></net>

<net id="1604"><net_src comp="1488" pin="1"/><net_sink comp="1599" pin=0"/></net>

<net id="1605"><net_src comp="1484" pin="1"/><net_sink comp="1599" pin=1"/></net>

<net id="1606"><net_src comp="1492" pin="3"/><net_sink comp="1599" pin=2"/></net>

<net id="1607"><net_src comp="1599" pin="3"/><net_sink comp="1500" pin=1"/></net>

<net id="1611"><net_src comp="232" pin="2"/><net_sink comp="1608" pin=0"/></net>

<net id="1615"><net_src comp="238" pin="2"/><net_sink comp="1612" pin=0"/></net>

<net id="1616"><net_src comp="1612" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="1617"><net_src comp="1612" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1618"><net_src comp="1612" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="1619"><net_src comp="1612" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="1620"><net_src comp="1612" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1621"><net_src comp="1612" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="1622"><net_src comp="1612" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="1623"><net_src comp="1612" pin="1"/><net_sink comp="1209" pin=1"/></net>

<net id="1627"><net_src comp="244" pin="2"/><net_sink comp="1624" pin=0"/></net>

<net id="1628"><net_src comp="1624" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="1629"><net_src comp="1624" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="1630"><net_src comp="1624" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="1631"><net_src comp="1624" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="1632"><net_src comp="1624" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="1633"><net_src comp="1624" pin="1"/><net_sink comp="1050" pin=1"/></net>

<net id="1634"><net_src comp="1624" pin="1"/><net_sink comp="1086" pin=1"/></net>

<net id="1635"><net_src comp="1624" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="1636"><net_src comp="1624" pin="1"/><net_sink comp="1307" pin=1"/></net>

<net id="1637"><net_src comp="1624" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="1638"><net_src comp="1624" pin="1"/><net_sink comp="1400" pin=1"/></net>

<net id="1639"><net_src comp="1624" pin="1"/><net_sink comp="1461" pin=1"/></net>

<net id="1643"><net_src comp="250" pin="2"/><net_sink comp="1640" pin=0"/></net>

<net id="1647"><net_src comp="256" pin="2"/><net_sink comp="1644" pin=0"/></net>

<net id="1648"><net_src comp="1644" pin="1"/><net_sink comp="1531" pin=1"/></net>

<net id="1652"><net_src comp="262" pin="2"/><net_sink comp="1649" pin=0"/></net>

<net id="1653"><net_src comp="1649" pin="1"/><net_sink comp="1518" pin=1"/></net>

<net id="1657"><net_src comp="268" pin="2"/><net_sink comp="1654" pin=0"/></net>

<net id="1658"><net_src comp="1654" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="1662"><net_src comp="274" pin="2"/><net_sink comp="1659" pin=0"/></net>

<net id="1663"><net_src comp="1659" pin="1"/><net_sink comp="1004" pin=1"/></net>

<net id="1664"><net_src comp="1659" pin="1"/><net_sink comp="1261" pin=1"/></net>

<net id="1668"><net_src comp="280" pin="2"/><net_sink comp="1665" pin=0"/></net>

<net id="1669"><net_src comp="1665" pin="1"/><net_sink comp="1354" pin=1"/></net>

<net id="1673"><net_src comp="751" pin="3"/><net_sink comp="1670" pin=0"/></net>

<net id="1674"><net_src comp="1670" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="1675"><net_src comp="1670" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="1679"><net_src comp="759" pin="1"/><net_sink comp="1676" pin=0"/></net>

<net id="1680"><net_src comp="1676" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1684"><net_src comp="762" pin="2"/><net_sink comp="1681" pin=0"/></net>

<net id="1685"><net_src comp="1681" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="1689"><net_src comp="768" pin="4"/><net_sink comp="1686" pin=0"/></net>

<net id="1690"><net_src comp="1686" pin="1"/><net_sink comp="793" pin=2"/></net>

<net id="1691"><net_src comp="1686" pin="1"/><net_sink comp="810" pin=2"/></net>

<net id="1695"><net_src comp="799" pin="2"/><net_sink comp="1692" pin=0"/></net>

<net id="1696"><net_src comp="1692" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="1700"><net_src comp="805" pin="2"/><net_sink comp="1697" pin=0"/></net>

<net id="1704"><net_src comp="815" pin="2"/><net_sink comp="1701" pin=0"/></net>

<net id="1705"><net_src comp="1701" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="1709"><net_src comp="834" pin="2"/><net_sink comp="1706" pin=0"/></net>

<net id="1710"><net_src comp="1706" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="1711"><net_src comp="1706" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="1715"><net_src comp="841" pin="1"/><net_sink comp="1712" pin=0"/></net>

<net id="1716"><net_src comp="1712" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="1720"><net_src comp="844" pin="2"/><net_sink comp="1717" pin=0"/></net>

<net id="1721"><net_src comp="1717" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="1725"><net_src comp="850" pin="2"/><net_sink comp="1722" pin=0"/></net>

<net id="1729"><net_src comp="855" pin="1"/><net_sink comp="1726" pin=0"/></net>

<net id="1730"><net_src comp="1726" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="1734"><net_src comp="292" pin="2"/><net_sink comp="1731" pin=0"/></net>

<net id="1735"><net_src comp="1731" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="1739"><net_src comp="863" pin="1"/><net_sink comp="1736" pin=0"/></net>

<net id="1740"><net_src comp="1736" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1741"><net_src comp="1736" pin="1"/><net_sink comp="979" pin=1"/></net>

<net id="1742"><net_src comp="1736" pin="1"/><net_sink comp="1244" pin=1"/></net>

<net id="1743"><net_src comp="1736" pin="1"/><net_sink comp="1337" pin=1"/></net>

<net id="1747"><net_src comp="872" pin="2"/><net_sink comp="1744" pin=0"/></net>

<net id="1751"><net_src comp="877" pin="1"/><net_sink comp="1748" pin=0"/></net>

<net id="1752"><net_src comp="1748" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="1756"><net_src comp="880" pin="1"/><net_sink comp="1753" pin=0"/></net>

<net id="1757"><net_src comp="1753" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="1761"><net_src comp="866" pin="2"/><net_sink comp="1758" pin=0"/></net>

<net id="1762"><net_src comp="1758" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1766"><net_src comp="883" pin="1"/><net_sink comp="1763" pin=0"/></net>

<net id="1767"><net_src comp="1763" pin="1"/><net_sink comp="987" pin=1"/></net>

<net id="1771"><net_src comp="886" pin="2"/><net_sink comp="1768" pin=0"/></net>

<net id="1772"><net_src comp="1768" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="1773"><net_src comp="1768" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1777"><net_src comp="892" pin="2"/><net_sink comp="1774" pin=0"/></net>

<net id="1778"><net_src comp="1774" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="1785"><net_src comp="903" pin="1"/><net_sink comp="1782" pin=0"/></net>

<net id="1786"><net_src comp="1782" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="1790"><net_src comp="907" pin="2"/><net_sink comp="1787" pin=0"/></net>

<net id="1791"><net_src comp="1787" pin="1"/><net_sink comp="992" pin=1"/></net>

<net id="1792"><net_src comp="1787" pin="1"/><net_sink comp="1249" pin=1"/></net>

<net id="1793"><net_src comp="1787" pin="1"/><net_sink comp="1342" pin=1"/></net>

<net id="1797"><net_src comp="916" pin="1"/><net_sink comp="1794" pin=0"/></net>

<net id="1798"><net_src comp="1794" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="1802"><net_src comp="919" pin="2"/><net_sink comp="1799" pin=0"/></net>

<net id="1803"><net_src comp="1799" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="1807"><net_src comp="933" pin="1"/><net_sink comp="1804" pin=0"/></net>

<net id="1808"><net_src comp="1804" pin="1"/><net_sink comp="1121" pin=1"/></net>

<net id="1809"><net_src comp="1804" pin="1"/><net_sink comp="1433" pin=1"/></net>

<net id="1813"><net_src comp="946" pin="3"/><net_sink comp="1810" pin=0"/></net>

<net id="1814"><net_src comp="1810" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1818"><net_src comp="954" pin="2"/><net_sink comp="1815" pin=0"/></net>

<net id="1822"><net_src comp="960" pin="1"/><net_sink comp="1819" pin=0"/></net>

<net id="1823"><net_src comp="1819" pin="1"/><net_sink comp="974" pin=1"/></net>

<net id="1824"><net_src comp="1819" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="1828"><net_src comp="964" pin="1"/><net_sink comp="1825" pin=0"/></net>

<net id="1829"><net_src comp="1825" pin="1"/><net_sink comp="1332" pin=1"/></net>

<net id="1830"><net_src comp="1825" pin="1"/><net_sink comp="1424" pin=1"/></net>

<net id="1834"><net_src comp="968" pin="2"/><net_sink comp="1831" pin=0"/></net>

<net id="1835"><net_src comp="1831" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="1842"><net_src comp="984" pin="1"/><net_sink comp="1839" pin=0"/></net>

<net id="1843"><net_src comp="1839" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="1847"><net_src comp="979" pin="2"/><net_sink comp="1844" pin=0"/></net>

<net id="1848"><net_src comp="1844" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="1852"><net_src comp="1023" pin="2"/><net_sink comp="1849" pin=0"/></net>

<net id="1853"><net_src comp="1849" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="1854"><net_src comp="1849" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="1858"><net_src comp="1029" pin="1"/><net_sink comp="1855" pin=0"/></net>

<net id="1859"><net_src comp="1855" pin="1"/><net_sink comp="1033" pin=1"/></net>

<net id="1863"><net_src comp="1033" pin="3"/><net_sink comp="1860" pin=0"/></net>

<net id="1864"><net_src comp="1860" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1868"><net_src comp="1040" pin="2"/><net_sink comp="1865" pin=0"/></net>

<net id="1869"><net_src comp="1865" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="1873"><net_src comp="1050" pin="2"/><net_sink comp="1870" pin=0"/></net>

<net id="1877"><net_src comp="1059" pin="2"/><net_sink comp="1874" pin=0"/></net>

<net id="1878"><net_src comp="1874" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1882"><net_src comp="303" pin="2"/><net_sink comp="1879" pin=0"/></net>

<net id="1883"><net_src comp="1879" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="1887"><net_src comp="987" pin="2"/><net_sink comp="1884" pin=0"/></net>

<net id="1888"><net_src comp="1884" pin="1"/><net_sink comp="1074" pin=1"/></net>

<net id="1892"><net_src comp="1068" pin="2"/><net_sink comp="1889" pin=0"/></net>

<net id="1893"><net_src comp="1889" pin="1"/><net_sink comp="605" pin=2"/></net>

<net id="1897"><net_src comp="1074" pin="2"/><net_sink comp="1894" pin=0"/></net>

<net id="1901"><net_src comp="1079" pin="2"/><net_sink comp="1898" pin=0"/></net>

<net id="1902"><net_src comp="1898" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="1906"><net_src comp="1086" pin="2"/><net_sink comp="1903" pin=0"/></net>

<net id="1907"><net_src comp="1903" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="1911"><net_src comp="1092" pin="3"/><net_sink comp="1908" pin=0"/></net>

<net id="1912"><net_src comp="1908" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1916"><net_src comp="390" pin="3"/><net_sink comp="1913" pin=0"/></net>

<net id="1917"><net_src comp="1913" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="1921"><net_src comp="1121" pin="2"/><net_sink comp="1918" pin=0"/></net>

<net id="1922"><net_src comp="1918" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1926"><net_src comp="1130" pin="1"/><net_sink comp="1923" pin=0"/></net>

<net id="1927"><net_src comp="1923" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="1931"><net_src comp="1135" pin="2"/><net_sink comp="1928" pin=0"/></net>

<net id="1932"><net_src comp="1928" pin="1"/><net_sink comp="1145" pin=0"/></net>

<net id="1936"><net_src comp="403" pin="3"/><net_sink comp="1933" pin=0"/></net>

<net id="1937"><net_src comp="1933" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1941"><net_src comp="416" pin="3"/><net_sink comp="1938" pin=0"/></net>

<net id="1942"><net_src comp="1938" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="1946"><net_src comp="734" pin="3"/><net_sink comp="1943" pin=0"/></net>

<net id="1947"><net_src comp="1943" pin="1"/><net_sink comp="616" pin=2"/></net>

<net id="1951"><net_src comp="424" pin="3"/><net_sink comp="1948" pin=0"/></net>

<net id="1952"><net_src comp="1948" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="1956"><net_src comp="430" pin="3"/><net_sink comp="1953" pin=0"/></net>

<net id="1957"><net_src comp="1953" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="1961"><net_src comp="1150" pin="2"/><net_sink comp="1958" pin=0"/></net>

<net id="1962"><net_src comp="1958" pin="1"/><net_sink comp="628" pin=2"/></net>

<net id="1966"><net_src comp="1155" pin="1"/><net_sink comp="1963" pin=0"/></net>

<net id="1967"><net_src comp="1963" pin="1"/><net_sink comp="1583" pin=1"/></net>

<net id="1971"><net_src comp="1159" pin="1"/><net_sink comp="1968" pin=0"/></net>

<net id="1972"><net_src comp="1968" pin="1"/><net_sink comp="1583" pin=0"/></net>

<net id="1976"><net_src comp="1163" pin="1"/><net_sink comp="1973" pin=0"/></net>

<net id="1977"><net_src comp="1973" pin="1"/><net_sink comp="1590" pin=1"/></net>

<net id="1981"><net_src comp="1167" pin="1"/><net_sink comp="1978" pin=0"/></net>

<net id="1982"><net_src comp="1978" pin="1"/><net_sink comp="1590" pin=0"/></net>

<net id="1986"><net_src comp="1181" pin="3"/><net_sink comp="1983" pin=0"/></net>

<net id="1987"><net_src comp="1983" pin="1"/><net_sink comp="1590" pin=0"/></net>

<net id="1991"><net_src comp="1199" pin="2"/><net_sink comp="1988" pin=0"/></net>

<net id="1992"><net_src comp="1988" pin="1"/><net_sink comp="639" pin=2"/></net>

<net id="1996"><net_src comp="1209" pin="2"/><net_sink comp="1993" pin=0"/></net>

<net id="2000"><net_src comp="455" pin="3"/><net_sink comp="1997" pin=0"/></net>

<net id="2001"><net_src comp="1997" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="2002"><net_src comp="1997" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="2006"><net_src comp="471" pin="3"/><net_sink comp="2003" pin=0"/></net>

<net id="2007"><net_src comp="2003" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="2011"><net_src comp="461" pin="7"/><net_sink comp="2008" pin=0"/></net>

<net id="2012"><net_src comp="2008" pin="1"/><net_sink comp="1224" pin=1"/></net>

<net id="2016"><net_src comp="1230" pin="1"/><net_sink comp="2013" pin=0"/></net>

<net id="2017"><net_src comp="2013" pin="1"/><net_sink comp="1239" pin=1"/></net>

<net id="2021"><net_src comp="1233" pin="2"/><net_sink comp="2018" pin=0"/></net>

<net id="2022"><net_src comp="2018" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="2029"><net_src comp="1244" pin="2"/><net_sink comp="2026" pin=0"/></net>

<net id="2030"><net_src comp="2026" pin="1"/><net_sink comp="1249" pin=0"/></net>

<net id="2034"><net_src comp="1280" pin="2"/><net_sink comp="2031" pin=0"/></net>

<net id="2035"><net_src comp="2031" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="2036"><net_src comp="2031" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="2040"><net_src comp="1286" pin="1"/><net_sink comp="2037" pin=0"/></net>

<net id="2041"><net_src comp="2037" pin="1"/><net_sink comp="1290" pin=1"/></net>

<net id="2045"><net_src comp="1290" pin="3"/><net_sink comp="2042" pin=0"/></net>

<net id="2046"><net_src comp="2042" pin="1"/><net_sink comp="1316" pin=0"/></net>

<net id="2050"><net_src comp="1297" pin="2"/><net_sink comp="2047" pin=0"/></net>

<net id="2051"><net_src comp="2047" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="2055"><net_src comp="1307" pin="2"/><net_sink comp="2052" pin=0"/></net>

<net id="2059"><net_src comp="479" pin="3"/><net_sink comp="2056" pin=0"/></net>

<net id="2060"><net_src comp="2056" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="2064"><net_src comp="1326" pin="2"/><net_sink comp="2061" pin=0"/></net>

<net id="2065"><net_src comp="2061" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="2072"><net_src comp="1337" pin="2"/><net_sink comp="2069" pin=0"/></net>

<net id="2073"><net_src comp="2069" pin="1"/><net_sink comp="1342" pin=0"/></net>

<net id="2077"><net_src comp="1373" pin="2"/><net_sink comp="2074" pin=0"/></net>

<net id="2078"><net_src comp="2074" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="2079"><net_src comp="2074" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="2083"><net_src comp="1379" pin="1"/><net_sink comp="2080" pin=0"/></net>

<net id="2084"><net_src comp="2080" pin="1"/><net_sink comp="1383" pin=1"/></net>

<net id="2088"><net_src comp="1383" pin="3"/><net_sink comp="2085" pin=0"/></net>

<net id="2089"><net_src comp="2085" pin="1"/><net_sink comp="1409" pin=0"/></net>

<net id="2093"><net_src comp="1390" pin="2"/><net_sink comp="2090" pin=0"/></net>

<net id="2094"><net_src comp="2090" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="2098"><net_src comp="1400" pin="2"/><net_sink comp="2095" pin=0"/></net>

<net id="2102"><net_src comp="1409" pin="2"/><net_sink comp="2099" pin=0"/></net>

<net id="2103"><net_src comp="2099" pin="1"/><net_sink comp="1414" pin=0"/></net>

<net id="2107"><net_src comp="329" pin="2"/><net_sink comp="2104" pin=0"/></net>

<net id="2108"><net_src comp="2104" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="2112"><net_src comp="1418" pin="2"/><net_sink comp="2109" pin=0"/></net>

<net id="2113"><net_src comp="2109" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="2120"><net_src comp="493" pin="3"/><net_sink comp="2117" pin=0"/></net>

<net id="2121"><net_src comp="2117" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="2125"><net_src comp="500" pin="3"/><net_sink comp="2122" pin=0"/></net>

<net id="2126"><net_src comp="2122" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="2130"><net_src comp="1444" pin="1"/><net_sink comp="2127" pin=0"/></net>

<net id="2131"><net_src comp="2127" pin="1"/><net_sink comp="1448" pin=1"/></net>

<net id="2135"><net_src comp="372" pin="3"/><net_sink comp="2132" pin=0"/></net>

<net id="2136"><net_src comp="2132" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="2140"><net_src comp="1448" pin="3"/><net_sink comp="2137" pin=0"/></net>

<net id="2141"><net_src comp="2137" pin="1"/><net_sink comp="1475" pin=0"/></net>

<net id="2145"><net_src comp="1455" pin="2"/><net_sink comp="2142" pin=0"/></net>

<net id="2146"><net_src comp="2142" pin="1"/><net_sink comp="707" pin=2"/></net>

<net id="2150"><net_src comp="1461" pin="2"/><net_sink comp="2147" pin=0"/></net>

<net id="2154"><net_src comp="1475" pin="2"/><net_sink comp="2151" pin=0"/></net>

<net id="2155"><net_src comp="2151" pin="1"/><net_sink comp="1480" pin=0"/></net>

<net id="2159"><net_src comp="513" pin="3"/><net_sink comp="2156" pin=0"/></net>

<net id="2160"><net_src comp="2156" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="2164"><net_src comp="521" pin="3"/><net_sink comp="2161" pin=0"/></net>

<net id="2165"><net_src comp="2161" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="2169"><net_src comp="1484" pin="1"/><net_sink comp="2166" pin=0"/></net>

<net id="2170"><net_src comp="2166" pin="1"/><net_sink comp="1599" pin=1"/></net>

<net id="2174"><net_src comp="1488" pin="1"/><net_sink comp="2171" pin=0"/></net>

<net id="2175"><net_src comp="2171" pin="1"/><net_sink comp="1599" pin=0"/></net>

<net id="2179"><net_src comp="1492" pin="3"/><net_sink comp="2176" pin=0"/></net>

<net id="2180"><net_src comp="2176" pin="1"/><net_sink comp="1599" pin=0"/></net>

<net id="2184"><net_src comp="1500" pin="4"/><net_sink comp="2181" pin=0"/></net>

<net id="2185"><net_src comp="2181" pin="1"/><net_sink comp="717" pin=2"/></net>

<net id="2189"><net_src comp="912" pin="2"/><net_sink comp="2186" pin=0"/></net>

<net id="2190"><net_src comp="2186" pin="1"/><net_sink comp="1510" pin=0"/></net>

<net id="2191"><net_src comp="2186" pin="1"/><net_sink comp="1515" pin=0"/></net>

<net id="2195"><net_src comp="1510" pin="2"/><net_sink comp="2192" pin=0"/></net>

<net id="2199"><net_src comp="1515" pin="1"/><net_sink comp="2196" pin=0"/></net>

<net id="2200"><net_src comp="2196" pin="1"/><net_sink comp="1550" pin=1"/></net>

<net id="2204"><net_src comp="1527" pin="1"/><net_sink comp="2201" pin=0"/></net>

<net id="2205"><net_src comp="2201" pin="1"/><net_sink comp="1561" pin=1"/></net>

<net id="2209"><net_src comp="1540" pin="1"/><net_sink comp="2206" pin=0"/></net>

<net id="2210"><net_src comp="2206" pin="1"/><net_sink comp="1572" pin=1"/></net>

<net id="2214"><net_src comp="1544" pin="2"/><net_sink comp="2211" pin=0"/></net>

<net id="2215"><net_src comp="2211" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="2219"><net_src comp="1550" pin="2"/><net_sink comp="2216" pin=0"/></net>

<net id="2223"><net_src comp="528" pin="3"/><net_sink comp="2220" pin=0"/></net>

<net id="2224"><net_src comp="2220" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="2228"><net_src comp="1566" pin="2"/><net_sink comp="2225" pin=0"/></net>

<net id="2229"><net_src comp="2225" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="2230"><net_src comp="2225" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="2234"><net_src comp="536" pin="3"/><net_sink comp="2231" pin=0"/></net>

<net id="2235"><net_src comp="2231" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="2239"><net_src comp="1577" pin="2"/><net_sink comp="2236" pin=0"/></net>

<net id="2240"><net_src comp="2236" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="2241"><net_src comp="2236" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="2245"><net_src comp="449" pin="3"/><net_sink comp="2242" pin=0"/></net>

<net id="2246"><net_src comp="2242" pin="1"/><net_sink comp="357" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {51 54 55 56 57 58 59 }
	Port: gmem2 | {87 88 89 90 91 92 93 94 }
	Port: dx | {41 }
	Port: y | {75 81 }
 - Input state : 
	Port: fcc_combined : gmem | {5 6 7 8 9 10 11 13 24 25 26 27 28 29 30 32 63 64 65 66 67 68 69 71 }
	Port: fcc_combined : x | {36 37 38 76 77 78 85 86 87 }
	Port: fcc_combined : dx | {85 86 87 }
	Port: fcc_combined : wt | {1 }
	Port: fcc_combined : dwt | {1 }
	Port: fcc_combined : b | {1 }
	Port: fcc_combined : dy | {36 37 38 39 44 45 46 }
	Port: fcc_combined : debug_x | {1 }
	Port: fcc_combined : debug_dx | {1 }
	Port: fcc_combined : debugip | {1 }
	Port: fcc_combined : xdim | {1 }
	Port: fcc_combined : ydim | {1 }
	Port: fcc_combined : fwprop | {1 }
  - Chain level:
	State 1
	State 2
		mul_ln41 : 1
	State 3
		tmp_2 : 1
	State 4
		tmp_1 : 1
		select_ln41 : 2
		sub_ln41_1 : 3
	State 5
		num_iters : 1
		sext_ln43 : 1
		gmem_addr : 2
		empty : 3
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		add_ln43 : 1
		icmp_ln43_1 : 1
		br_ln43 : 2
		trunc_ln44 : 1
	State 13
	State 14
		bbuf_V_addr : 1
		store_ln44 : 2
	State 15
		mul_ln53 : 1
	State 16
	State 17
		add_ln53 : 1
		add_ln49 : 1
		icmp_ln49 : 1
		br_ln49 : 2
		trunc_ln49_1 : 1
		mul_ln53_1 : 2
	State 18
		mul_ln53_2 : 1
	State 19
	State 20
		icmp_ln53 : 1
		sub_ln53 : 1
		ub : 2
		cmp36262 : 3
		br_ln86 : 4
		trunc_ln86 : 3
		br_ln65 : 4
		trunc_ln65 : 3
	State 21
		add_ln86 : 1
		icmp_ln86 : 1
		br_ln86 : 2
		empty_51 : 1
		mul_ln92 : 1
	State 22
	State 23
		tmp_5 : 1
		empty_53 : 2
		trunc_ln9 : 3
		sext_ln87 : 4
		gmem_addr_2 : 5
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
		add_ln87 : 1
		j_1_cast : 1
		icmp_ln87 : 2
		br_ln87 : 3
		trunc_ln88_1 : 1
		add_ln88 : 2
	State 32
	State 33
		dwbuf_V_addr : 1
		store_ln88 : 2
	State 34
	State 35
	State 36
		add_ln92_2 : 1
		icmp_ln92 : 1
		br_ln92 : 2
		add_ln92 : 1
		icmp_ln93 : 1
		select_ln92 : 2
		select_ln92_1 : 2
		trunc_ln92 : 3
		trunc_ln1118 : 3
		tmp_14_cast : 4
		zext_ln92_2 : 4
		dy_addr : 5
		dy_load_1 : 6
		add_ln92_1 : 4
		trunc_ln1118_1 : 3
		zext_ln1118 : 4
		add_ln1118 : 5
		x_addr_2 : 5
		x_load_2 : 6
	State 37
		dy_addr_1 : 1
		dy_load_2 : 2
		wbuf_V_addr_2 : 1
		dwbuf_V_addr_1 : 1
		wbuf_V_load : 2
	State 38
		sext_ln92 : 1
		sext_ln1115 : 1
		mul_ln1115 : 2
	State 39
		sext_ln92_1 : 1
		mul_ln1192 : 2
	State 40
	State 41
		trunc_ln708_1 : 1
		store_ln94 : 2
		ret_V_1 : 1
	State 42
		trunc_ln708_2 : 1
		store_ln708 : 2
	State 43
	State 44
		add_ln99 : 1
		i_6_cast : 1
		icmp_ln99 : 2
		br_ln99 : 3
		trunc_ln703 : 1
		zext_ln703 : 2
		dbbuf_V_addr : 3
		dbbuf_V_load : 4
		dy_addr_2 : 3
		dy_load : 4
	State 45
	State 46
		add_ln703 : 1
		store_ln703 : 2
	State 47
	State 48
		add_ln103 : 1
		icmp_ln103 : 1
		br_ln103 : 2
		empty_58 : 1
	State 49
	State 50
		tmp_3 : 1
		empty_60 : 2
		trunc_ln2 : 3
		sext_ln104 : 4
		gmem_addr_3 : 5
	State 51
	State 52
		add_ln104 : 1
		j_4_cast : 1
		icmp_ln104 : 2
		br_ln104 : 3
		trunc_ln105_1 : 1
		add_ln105 : 2
		zext_ln105 : 3
		dwbuf_V_addr_2 : 4
		dwbuf_V_load : 5
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
		add_ln65 : 1
		icmp_ln65 : 1
		br_ln65 : 2
		empty_44 : 1
	State 61
	State 62
		tmp_4 : 1
		empty_46 : 2
		trunc_ln7 : 3
		sext_ln66 : 4
		gmem_addr_1 : 5
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
		add_ln66 : 1
		j_cast : 1
		icmp_ln66 : 2
		br_ln66 : 3
		trunc_ln67_1 : 1
		add_ln67 : 2
	State 71
	State 72
		wbuf_V_addr : 1
		store_ln67 : 2
	State 73
	State 74
		add_ln72 : 1
		icmp_ln72 : 1
		br_ln72 : 2
		trunc_ln72 : 1
		add_ln74 : 2
		zext_ln74 : 3
		bbuf_V_addr_1 : 4
		bbuf_V_load : 5
		y_addr : 4
		trunc_ln1116 : 1
	State 75
		store_ln74 : 1
	State 76
		add_ln76 : 1
		icmp_ln76 : 1
		br_ln76 : 2
		trunc_ln1116_1 : 1
		zext_ln1116 : 2
		add_ln1116 : 2
		x_addr_1 : 3
		x_load_1 : 4
	State 77
		wbuf_V_addr_1 : 1
		r_V : 2
	State 78
		sext_ln727 : 1
		sext_ln727_1 : 1
		mul_ln727 : 2
	State 79
	State 80
		rhs_1 : 1
		ret_V : 2
	State 81
		trunc_ln1 : 1
		store_ln77 : 2
	State 82
	State 83
	State 84
		br_ln115 : 1
		sext_ln115 : 1
		sext_ln115_1 : 1
	State 85
		add_ln115 : 1
		icmp_ln115_1 : 1
		br_ln115 : 2
		zext_ln116 : 1
		x_addr : 2
		x_load : 3
		add_ln116 : 2
		gmem2_addr : 3
		dx_addr : 2
		dx_load : 3
		add_ln117 : 2
		gmem2_addr_1 : 3
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_762          |    0    |   173   |    54   |
|          |          grp_fu_866          |    0    |   141   |    48   |
|          |          grp_fu_907          |    0    |   141   |    48   |
|          |          grp_fu_912          |    0    |   165   |    50   |
|    mul   |          grp_fu_919          |    0    |   165   |    50   |
|          |          grp_fu_979          |    0    |   141   |    48   |
|          |          grp_fu_987          |    0    |   165   |    50   |
|          |          grp_fu_1244         |    0    |   141   |    48   |
|          |          grp_fu_1337         |    0    |   141   |    48   |
|          |          grp_fu_1583         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       num_iters_fu_815       |    0    |    0    |    34   |
|          |        add_ln43_fu_844       |    0    |    0    |    38   |
|          |        add_ln53_fu_886       |    0    |    0    |    39   |
|          |        add_ln49_fu_892       |    0    |    0    |    45   |
|          |        add_ln86_fu_968       |    0    |    0    |    38   |
|          |        empty_52_fu_992       |    0    |    0    |    38   |
|          |       empty_53_fu_1004       |    0    |    0    |    39   |
|          |       add_ln87_fu_1040       |    0    |    0    |    38   |
|          |       add_ln88_fu_1059       |    0    |    0    |    23   |
|          |      add_ln92_2_fu_1068      |    0    |    0    |    70   |
|          |       add_ln92_fu_1079       |    0    |    0    |    38   |
|          |      add_ln92_1_fu_1121      |    0    |    0    |    13   |
|          |      add_ln1118_fu_1135      |    0    |    0    |    23   |
|          |       add_ln93_fu_1150       |    0    |    0    |    39   |
|          |       add_ln99_fu_1199       |    0    |    0    |    38   |
|          |       add_ln703_fu_1224      |    0    |    0    |    23   |
|    add   |       add_ln103_fu_1233      |    0    |    0    |    38   |
|          |       empty_59_fu_1249       |    0    |    0    |    38   |
|          |       empty_60_fu_1261       |    0    |    0    |    39   |
|          |       add_ln104_fu_1297      |    0    |    0    |    38   |
|          |       add_ln105_fu_1316      |    0    |    0    |    23   |
|          |       add_ln65_fu_1326       |    0    |    0    |    38   |
|          |       empty_45_fu_1342       |    0    |    0    |    38   |
|          |       empty_46_fu_1354       |    0    |    0    |    39   |
|          |       add_ln66_fu_1390       |    0    |    0    |    38   |
|          |       add_ln67_fu_1409       |    0    |    0    |    23   |
|          |       add_ln72_fu_1418       |    0    |    0    |    38   |
|          |       add_ln74_fu_1433       |    0    |    0    |    13   |
|          |       add_ln76_fu_1455       |    0    |    0    |    39   |
|          |      add_ln1116_fu_1475      |    0    |    0    |    23   |
|          |       add_ln115_fu_1544      |    0    |    0    |    38   |
|          |       add_ln116_fu_1561      |    0    |    0    |    38   |
|          |       add_ln117_fu_1572      |    0    |    0    |    38   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln43_fu_805       |    0    |    0    |    18   |
|          |      icmp_ln43_1_fu_850      |    0    |    0    |    17   |
|          |        cmp37257_fu_872       |    0    |    0    |    18   |
|          |       icmp_ln49_fu_898       |    0    |    0    |    18   |
|          |       icmp_ln53_fu_928       |    0    |    0    |    20   |
|          |        cmp36262_fu_954       |    0    |    0    |    18   |
|          |       icmp_ln86_fu_974       |    0    |    0    |    17   |
|          |       icmp_ln87_fu_1050      |    0    |    0    |    18   |
|          |       icmp_ln92_fu_1074      |    0    |    0    |    28   |
|   icmp   |       icmp_ln93_fu_1086      |    0    |    0    |    18   |
|          |       icmp_ln99_fu_1209      |    0    |    0    |    18   |
|          |      icmp_ln103_fu_1239      |    0    |    0    |    17   |
|          |      icmp_ln104_fu_1307      |    0    |    0    |    18   |
|          |       icmp_ln65_fu_1332      |    0    |    0    |    17   |
|          |       icmp_ln66_fu_1400      |    0    |    0    |    18   |
|          |       icmp_ln72_fu_1424      |    0    |    0    |    17   |
|          |       icmp_ln76_fu_1461      |    0    |    0    |    18   |
|          |      icmp_ln115_fu_1510      |    0    |    0    |    18   |
|          |     icmp_ln115_1_fu_1550     |    0    |    0    |    17   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_734          |    0    |    0    |    31   |
|          |      select_ln41_fu_793      |    0    |    0    |    27   |
|  select  |     select_ln41_1_fu_810     |    0    |    0    |    27   |
|          |           ub_fu_946          |    0    |    0    |    32   |
|          |      select_ln92_fu_1092     |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |        sub_ln41_fu_778       |    0    |    0    |    72   |
|    sub   |       sub_ln41_1_fu_799      |    0    |    0    |    34   |
|          |        sub_ln53_fu_941       |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_1590         |    1    |    0    |    0    |
|          |          grp_fu_1599         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    fwprop_read_read_fu_232   |    0    |    0    |    0    |
|          |     ydim_read_read_fu_238    |    0    |    0    |    0    |
|          |     xdim_read_read_fu_244    |    0    |    0    |    0    |
|          |   debugip_read_read_fu_250   |    0    |    0    |    0    |
|          |   debug_dx_read_read_fu_256  |    0    |    0    |    0    |
|   read   |   debug_x_read_read_fu_262   |    0    |    0    |    0    |
|          |      b_read_read_fu_268      |    0    |    0    |    0    |
|          |     dwt_read_read_fu_274     |    0    |    0    |    0    |
|          |      wt_read_read_fu_280     |    0    |    0    |    0    |
|          |  gmem_addr_read_read_fu_292  |    0    |    0    |    0    |
|          | gmem_addr_2_read_read_fu_303 |    0    |    0    |    0    |
|          | gmem_addr_1_read_read_fu_329 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      grp_readreq_fu_286      |    0    |    0    |    0    |
|  readreq |      grp_readreq_fu_297      |    0    |    0    |    0    |
|          |      grp_readreq_fu_323      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     grp_writeresp_fu_308     |    0    |    0    |    0    |
| writeresp|     grp_writeresp_fu_334     |    0    |    0    |    0    |
|          |     grp_writeresp_fu_349     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |   write_ln105_write_fu_314   |    0    |    0    |    0    |
|   write  |   write_ln116_write_fu_341   |    0    |    0    |    0    |
|          |   write_ln117_write_fu_357   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|          tmp_fu_751          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       sext_ln41_fu_759       |    0    |    0    |    0    |
|          |       sext_ln43_fu_830       |    0    |    0    |    0    |
|          |       sext_ln49_fu_877       |    0    |    0    |    0    |
|          |      sext_ln49_1_fu_880      |    0    |    0    |    0    |
|          |       sext_ln87_fu_1019      |    0    |    0    |    0    |
|          |       sext_ln92_fu_1155      |    0    |    0    |    0    |
|          |      sext_ln1115_fu_1159     |    0    |    0    |    0    |
|   sext   |      sext_ln92_1_fu_1163     |    0    |    0    |    0    |
|          |      sext_ln1192_fu_1167     |    0    |    0    |    0    |
|          |      sext_ln104_fu_1276      |    0    |    0    |    0    |
|          |       sext_ln66_fu_1369      |    0    |    0    |    0    |
|          |      sext_ln727_fu_1484      |    0    |    0    |    0    |
|          |     sext_ln727_1_fu_1488     |    0    |    0    |    0    |
|          |      sext_ln115_fu_1527      |    0    |    0    |    0    |
|          |     sext_ln115_1_fu_1540     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_2_fu_768         |    0    |    0    |    0    |
|          |         tmp_1_fu_783         |    0    |    0    |    0    |
|          |        trunc_ln_fu_821       |    0    |    0    |    0    |
|          |       trunc_ln9_fu_1009      |    0    |    0    |    0    |
|          |     trunc_ln708_1_fu_1171    |    0    |    0    |    0    |
|partselect|     trunc_ln708_2_fu_1189    |    0    |    0    |    0    |
|          |       trunc_ln2_fu_1266      |    0    |    0    |    0    |
|          |       trunc_ln7_fu_1359      |    0    |    0    |    0    |
|          |       trunc_ln1_fu_1500      |    0    |    0    |    0    |
|          |       trunc_ln4_fu_1518      |    0    |    0    |    0    |
|          |     trunc_ln115_1_fu_1531    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       trunc_ln43_fu_841      |    0    |    0    |    0    |
|          |       trunc_ln44_fu_855      |    0    |    0    |    0    |
|          |       trunc_ln49_fu_863      |    0    |    0    |    0    |
|          |      trunc_ln49_1_fu_903     |    0    |    0    |    0    |
|          |       trunc_ln54_fu_933      |    0    |    0    |    0    |
|          |      trunc_ln54_1_fu_937     |    0    |    0    |    0    |
|          |       trunc_ln86_fu_960      |    0    |    0    |    0    |
|          |       trunc_ln65_fu_964      |    0    |    0    |    0    |
|          |      trunc_ln88_fu_1029      |    0    |    0    |    0    |
|          |     trunc_ln88_1_fu_1055     |    0    |    0    |    0    |
|          |      trunc_ln92_fu_1100      |    0    |    0    |    0    |
|   trunc  |     trunc_ln1118_fu_1104     |    0    |    0    |    0    |
|          |    trunc_ln1118_1_fu_1126    |    0    |    0    |    0    |
|          |      trunc_ln703_fu_1214     |    0    |    0    |    0    |
|          |      trunc_ln103_fu_1230     |    0    |    0    |    0    |
|          |      trunc_ln105_fu_1286     |    0    |    0    |    0    |
|          |     trunc_ln105_1_fu_1312    |    0    |    0    |    0    |
|          |      trunc_ln67_fu_1379      |    0    |    0    |    0    |
|          |     trunc_ln67_1_fu_1405     |    0    |    0    |    0    |
|          |      trunc_ln72_fu_1429      |    0    |    0    |    0    |
|          |     trunc_ln1116_fu_1444     |    0    |    0    |    0    |
|          |    trunc_ln1116_1_fu_1466    |    0    |    0    |    0    |
|          |      trunc_ln115_fu_1515     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln44_fu_859       |    0    |    0    |    0    |
|          |       zext_ln92_fu_883       |    0    |    0    |    0    |
|          |       zext_ln53_fu_916       |    0    |    0    |    0    |
|          |      zext_ln53_1_fu_925      |    0    |    0    |    0    |
|          |      zext_ln92_1_fu_984      |    0    |    0    |    0    |
|          |       j_1_cast_fu_1046       |    0    |    0    |    0    |
|          |       zext_ln88_fu_1064      |    0    |    0    |    0    |
|          |      zext_ln92_2_fu_1116     |    0    |    0    |    0    |
|          |      zext_ln1118_fu_1130     |    0    |    0    |    0    |
|          |      zext_ln92_3_fu_1141     |    0    |    0    |    0    |
|   zext   |     zext_ln1118_1_fu_1145    |    0    |    0    |    0    |
|          |       i_6_cast_fu_1205       |    0    |    0    |    0    |
|          |      zext_ln703_fu_1218      |    0    |    0    |    0    |
|          |       j_4_cast_fu_1303       |    0    |    0    |    0    |
|          |      zext_ln105_fu_1321      |    0    |    0    |    0    |
|          |        j_cast_fu_1396        |    0    |    0    |    0    |
|          |       zext_ln67_fu_1414      |    0    |    0    |    0    |
|          |       zext_ln74_fu_1438      |    0    |    0    |    0    |
|          |      zext_ln1116_fu_1470     |    0    |    0    |    0    |
|          |     zext_ln1116_1_fu_1480    |    0    |    0    |    0    |
|          |      zext_ln116_fu_1555      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_5_fu_996         |    0    |    0    |    0    |
|          |         tmp_9_fu_1033        |    0    |    0    |    0    |
|          |      tmp_14_cast_fu_1108     |    0    |    0    |    0    |
|          |         lhs_1_fu_1181        |    0    |    0    |    0    |
|bitconcatenate|         tmp_3_fu_1253        |    0    |    0    |    0    |
|          |         tmp_6_fu_1290        |    0    |    0    |    0    |
|          |         tmp_4_fu_1346        |    0    |    0    |    0    |
|          |         tmp_7_fu_1383        |    0    |    0    |    0    |
|          |         tmp_s_fu_1448        |    0    |    0    |    0    |
|          |         rhs_1_fu_1492        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    3    |   1373  |   2241  |
|----------|------------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
| bbuf_V|    1   |    0   |    0   |
|dbbuf_V|    1   |    0   |    0   |
|dwbuf_V|   64   |    0   |    0   |
| wbuf_V|   64   |    0   |    0   |
+-------+--------+--------+--------+
| Total |   130  |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln103_reg_2018   |   31   |
|    add_ln104_reg_2047   |   31   |
|   add_ln1116_reg_2151   |   16   |
|   add_ln1118_reg_1928   |   16   |
|    add_ln115_reg_2211   |   31   |
|    add_ln43_reg_1717    |   31   |
|    add_ln49_reg_1774    |   38   |
|    add_ln53_reg_1768    |   32   |
|    add_ln65_reg_2061    |   31   |
|    add_ln66_reg_2090    |   31   |
|    add_ln67_reg_2099    |   16   |
|    add_ln72_reg_2109    |   31   |
|    add_ln76_reg_2142    |   32   |
|    add_ln86_reg_1831    |   31   |
|    add_ln87_reg_1865    |   31   |
|    add_ln88_reg_1874    |   16   |
|   add_ln92_1_reg_1918   |   10   |
|   add_ln92_2_reg_1889   |   63   |
|    add_ln92_reg_1898    |   31   |
|    add_ln93_reg_1958    |   32   |
|    add_ln99_reg_1988    |   31   |
|     b_read_reg_1654     |   32   |
|  bbuf_V_addr_1_reg_2117 |   10   |
|   bbuf_V_load_reg_2132  |   16   |
|    cmp36262_reg_1815    |    1   |
|    cmp37257_reg_1744    |    1   |
|  dbbuf_V_addr_reg_1997  |   10   |
|  dbbuf_V_load_reg_2008  |   16   |
|  debug_dx_read_reg_1644 |   32   |
|  debug_x_read_reg_1649  |   32   |
|  debugip_read_reg_1640  |    1   |
| dwbuf_V_addr_1_reg_1953 |   16   |
| dwbuf_V_addr_2_reg_2056 |   16   |
|    dwt_read_reg_1659    |   32   |
|     dx_addr_reg_2231    |   10   |
|     dx_load_reg_2242    |   16   |
|    dy_addr_1_reg_1938   |   10   |
|    dy_addr_2_reg_2003   |   10   |
|     dy_addr_reg_1913    |   10   |
|    empty_44_reg_2069    |   31   |
|    empty_51_reg_1844    |   31   |
|    empty_58_reg_2026    |   31   |
|   fwprop_read_reg_1608  |    1   |
|  gmem2_addr_1_reg_2236  |   16   |
|   gmem2_addr_reg_2225   |   16   |
|gmem_addr_1_read_reg_2104|   16   |
|   gmem_addr_1_reg_2074  |   16   |
|gmem_addr_2_read_reg_1879|   16   |
|   gmem_addr_2_reg_1849  |   16   |
|   gmem_addr_3_reg_2031  |   16   |
| gmem_addr_read_reg_1731 |   16   |
|    gmem_addr_reg_1706   |   16   |
|       i_1_reg_723       |   31   |
|       i_2_reg_669       |   31   |
|       i_3_reg_578       |   31   |
|       i_4_reg_692       |   31   |
|       i_5_reg_612       |   31   |
|       i_6_reg_635       |   31   |
|       i_7_reg_646       |   31   |
|        i_reg_544        |   31   |
|   icmp_ln104_reg_2052   |    1   |
|  icmp_ln115_1_reg_2216  |    1   |
|   icmp_ln115_reg_2192   |    1   |
|   icmp_ln43_1_reg_1722  |    1   |
|    icmp_ln43_reg_1697   |    1   |
|    icmp_ln66_reg_2095   |    1   |
|    icmp_ln76_reg_2147   |    1   |
|    icmp_ln87_reg_1870   |    1   |
|    icmp_ln92_reg_1894   |    1   |
|    icmp_ln93_reg_1903   |    1   |
|    icmp_ln99_reg_1993   |    1   |
|  indvar_flatten_reg_601 |   63   |
|       j_1_reg_590       |   31   |
|       j_2_reg_703       |   32   |
|       j_3_reg_624       |   32   |
|       j_4_reg_658       |   31   |
|        j_reg_681        |   31   |
|        k_reg_555        |   32   |
|      lhs_1_reg_1983     |   29   |
|     mul150_reg_2186     |   32   |
|    mul_ln41_reg_1681    |   65   |
|   mul_ln53_1_reg_1787   |   31   |
|   mul_ln53_2_reg_1799   |   38   |
|    mul_ln53_reg_1758    |   31   |
|    mul_ln92_reg_1884    |   63   |
|    num_iters_reg_1701   |   27   |
|     phi_mul_reg_566     |   38   |
|         reg_741         |   16   |
|         reg_746         |   16   |
|      rhs_1_reg_2176     |   29   |
|       rhs_reg_714       |   16   |
|  select_ln92_2_reg_1943 |   31   |
|   select_ln92_reg_1908  |   32   |
|   sext_ln1115_reg_1968  |   29   |
|  sext_ln115_1_reg_2206  |   32   |
|   sext_ln115_reg_2201   |   32   |
|   sext_ln1192_reg_1978  |   29   |
|    sext_ln41_reg_1676   |   65   |
|   sext_ln49_1_reg_1753  |   32   |
|    sext_ln49_reg_1748   |   39   |
|  sext_ln727_1_reg_2171  |   29   |
|   sext_ln727_reg_2166   |   29   |
|   sext_ln92_1_reg_1973  |   29   |
|    sext_ln92_reg_1963   |   29   |
|   sub_ln41_1_reg_1692   |   27   |
|      tmp_2_reg_1686     |   27   |
|      tmp_6_reg_2042     |   16   |
|      tmp_7_reg_2085     |   16   |
|      tmp_9_reg_1860     |   16   |
|       tmp_reg_1670      |    1   |
|      tmp_s_reg_2137     |   16   |
|   trunc_ln103_reg_2013  |   31   |
|   trunc_ln105_reg_2037  |    6   |
|  trunc_ln1116_reg_2127  |    6   |
|   trunc_ln115_reg_2196  |   31   |
|    trunc_ln1_reg_2181   |   16   |
|   trunc_ln43_reg_1712   |   31   |
|   trunc_ln44_reg_1726   |   10   |
|  trunc_ln49_1_reg_1782  |   31   |
|   trunc_ln49_reg_1736   |   31   |
|   trunc_ln54_reg_1804   |   10   |
|   trunc_ln65_reg_1825   |   31   |
|   trunc_ln67_reg_2080   |    6   |
|   trunc_ln86_reg_1819   |   31   |
|   trunc_ln88_reg_1855   |    6   |
|       ub_reg_1810       |   32   |
|  wbuf_V_addr_1_reg_2161 |   16   |
|  wbuf_V_addr_2_reg_1948 |   16   |
|     wt_read_reg_1665    |   32   |
|    x_addr_1_reg_2156    |   10   |
|    x_addr_2_reg_1933    |   10   |
|     x_addr_reg_2220     |   10   |
|    xdim_read_reg_1624   |   32   |
|     y_addr_reg_2122     |   10   |
|    ydim_read_reg_1612   |   32   |
|   zext_ln1118_reg_1923  |   32   |
|    zext_ln53_reg_1794   |   38   |
|   zext_ln92_1_reg_1839  |   63   |
|    zext_ln92_reg_1763   |   63   |
+-------------------------+--------+
|          Total          |  3292  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_286  |  p1  |   2  |  16  |   32   ||    9    |
| grp_writeresp_fu_308 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_334 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_349 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_372  |  p0  |   3  |  10  |   30   ||    14   |
|   grp_access_fu_384  |  p0  |   4  |  16  |   64   ||    20   |
|   grp_access_fu_384  |  p1  |   2  |  16  |   32   ||    9    |
|   grp_access_fu_397  |  p0  |   6  |  10  |   60   ||    31   |
|   grp_access_fu_410  |  p0  |   6  |  10  |   60   ||    31   |
|   grp_access_fu_436  |  p0  |   5  |  16  |   80   ||    25   |
|   grp_access_fu_449  |  p0  |   3  |  10  |   30   ||    14   |
|   grp_access_fu_461  |  p2  |   2  |   0  |    0   ||    9    |
|   grp_access_fu_507  |  p1  |   2  |  16  |   32   ||    9    |
|    phi_mul_reg_566   |  p0  |   2  |  38  |   76   ||    9    |
|      i_3_reg_578     |  p0  |   2  |  31  |   62   ||    9    |
|      i_5_reg_612     |  p0  |   2  |  31  |   62   ||    9    |
|      i_7_reg_646     |  p0  |   2  |  31  |   62   ||    9    |
|      i_2_reg_669     |  p0  |   2  |  31  |   62   ||    9    |
|      grp_fu_734      |  p0  |   2  |   1  |    2   ||    9    |
|      grp_fu_734      |  p1  |   2  |  31  |   62   ||    9    |
|      grp_fu_734      |  p2  |   2  |  31  |   62   ||    9    |
|      grp_fu_762      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_866      |  p0  |   2  |  31  |   62   ||    9    |
|      grp_fu_907      |  p1  |   2  |  31  |   62   ||    9    |
|      grp_fu_919      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_987      |  p0  |   2  |  31  |   62   ||    9    |
|      grp_fu_1583     |  p0  |   2  |  16  |   32   ||    9    |
|      grp_fu_1583     |  p1  |   2  |  16  |   32   ||    9    |
|      grp_fu_1590     |  p0  |   3  |  16  |   48   ||    14   |
|      grp_fu_1590     |  p1  |   2  |  16  |   32   ||    9    |
|      grp_fu_1599     |  p0  |   3  |  16  |   48   ||    14   |
|      grp_fu_1599     |  p1  |   2  |  16  |   32   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |  1414  || 52.8441 ||   352   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    -   |  1373  |  2241  |
|   Memory  |   130  |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   52   |    -   |   352  |
|  Register |    -   |    -   |    -   |  3292  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   130  |    3   |   52   |  4665  |  2593  |
+-----------+--------+--------+--------+--------+--------+
