.TH "gfx_v7_0_tiling_mode_table_init" 9 "gfx_v7_0_tiling_mode_table_init" "May 2021" "Kernel Hacker's Manual" LINUX
.SH NAME
gfx_v7_0_tiling_mode_table_init \- init the hw tiling table
.SH SYNOPSIS
.B "void" gfx_v7_0_tiling_mode_table_init
.BI "(struct amdgpu_device *adev "  ");"
.SH ARGUMENTS
.IP "adev" 12
amdgpu_device pointer
.SH "DESCRIPTION"
Starting with SI, the tiling setup is done globally in a
set of 32 tiling modes.  Rather than selecting each set of
parameters per surface as on older asics, we just select
which index in the tiling table we want to use, and the
surface uses those parameters (CIK).
