# == FOR ALTIUM ==

# Various Altium files
*.PrjPCBStructure
*.SchDocPreview
*.PcbDocPreview
__Previews
*.PrjPcbStructure
*.Dat
*.REP 
*.TLT
*.LOG
*.log
*.htm
*.$$$

#useless dirs
Project\ Outputs
Project\ Logs
Project Outputs for*

#History
History

#Exports, but not manual ones
exports/*
!exports/manual

#Python stuff
scripts/__pycache__/
*.bak
*.dwl
*.dwl2

# == FOR LTspice ==

# Logfile
*.log

# Simulation Outputs
*.raw
*.fft

# Netlist
*.net

genesys/.logger


*.log
*.vbs
*.aedtresults
*.aedt.lock
*.tmp
*.asol
*.sab
*.fct
examples/1_Dipole/tmpData1.m
examples/1_Dipole/tmpData.m
*.asv
private/