// Seed: 2684281269
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(*) #1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = 1 ? 1'b0 : id_3;
  wire id_6;
  wire id_7;
  assign id_2 = 1 == 1;
  assign {'b0, 1} = id_3;
  module_0(
      id_4, id_6, id_7, id_3, id_6, id_3, id_6, id_5, id_3, id_6, id_3, id_3, id_7
  );
endmodule
