# //  Questa Sim-64
# //  Version 10.2c_5 linux_x86_64 Nov 19 2013
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
project open /afs/tu-berlin.de/home/v/vincenthp2603/irb-ubuntu/HardwarePratikum/HardwarePRK-SoSe20/Blatt05/Vivado_WORK/Tutorial/project5
# Loading project project5
vcom -work ./work/ ./src/ArmCoarseInstructionDecoder.vhd
# QuestaSim-64 vcom 10.2c_5 Compiler 2013.11 Nov 19 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ArmTypes
# -- Compiling entity ArmCoarseInstructionDecoder
# -- Compiling architecture behave of ArmCoarseInstructionDecoder
vcom -work ./work/ ./src/ArmCoarseInstructionDecoder_tb.vhd
# QuestaSim-64 vcom 10.2c_5 Compiler 2013.11 Nov 19 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ArmTypes
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ArmConfiguration
# -- Loading package ArmFilePaths
# -- Loading package TB_Tools
# -- Compiling entity ArmCoarseInstructionDecoder_tb
# -- Compiling architecture testbench of ArmCoarseInstructionDecoder_tb
vcom -work ./work/ ./src/ArmConfiguration.vhd
# QuestaSim-64 vcom 10.2c_5 Compiler 2013.11 Nov 19 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ArmTypes
# -- Compiling package ArmConfiguration
vsim -voptargs=+acc work.armcoarseinstructiondecoder_tb
# vsim -voptargs=+acc work.armcoarseinstructiondecoder_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.armtypes(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.armconfiguration
# Loading work.armfilepaths(body)
# Loading work.tb_tools(body)
# Loading work.armcoarseinstructiondecoder_tb(testbench)
# Loading work.armcoarseinstructiondecoder(behave)
run -all
# ** Note: --------------------------------------------------------------------------------
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Simulationsbeginn
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Verfahren: Testvektoren aus der Testvektordatei werden an den Eingang des Moduls angelegt und nach ausreichender
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Verzoegerungszeit der Ausgang mit Referenzwerten, ebenfalls aus der Testvektordatei, verglichen.
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 1
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11110000||000000000000||0000||0000
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 2
#    Time: 50 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11110000||000000000000||0000||1111
#    Time: 50 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 3
#    Time: 75 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11110001||001000110100||0101||0110
#    Time: 75 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 4
#    Time: 100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11110000||000000000000||0000||0000
#    Time: 100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 5
#    Time: 125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1001||11110000||000000000000||1001||0000
#    Time: 125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 6
#    Time: 150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||11110000||000000000000||1111||0000
#    Time: 150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 7
#    Time: 175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11111111||111111111111||1111||1111
#    Time: 175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 8
#    Time: 200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||11110000||000000000000||0001||0000
#    Time: 200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 9
#    Time: 225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0010||11110000||000000000000||0000||0001
#    Time: 225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 10
#    Time: 250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11100000||000000000000||0000||0000
#    Time: 250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 11
#    Time: 275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||11100000||000000000000||0001||0000
#    Time: 275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 12
#    Time: 300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1010||11100001||001000111111||0001||0000
#    Time: 300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 13
#    Time: 325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11000000||000000000000||0000||0000
#    Time: 325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 14
#    Time: 350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1100||11000100||001000000000||1111||0111
#    Time: 350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 15
#    Time: 375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1100||11010100||001000000000||1111||0111
#    Time: 375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 16
#    Time: 400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11100000||000000000000||0000||0000
#    Time: 400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 17
#    Time: 425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11100001||000000000000||1110||0000
#    Time: 425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 18
#    Time: 450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||11101010||101111001101||1111||0010
#    Time: 450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 19
#    Time: 475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||11100001||001001110110||0001||0000
#    Time: 475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 20
#    Time: 500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11101111||111111111111||1111||1111
#    Time: 500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 21
#    Time: 525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11001111||111111111111||1111||1111
#    Time: 525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 22
#    Time: 550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11001110||000000000000||0000||0000
#    Time: 550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 23
#    Time: 575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||11010110||101010111100||1101||1110
#    Time: 575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 24
#    Time: 600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11011111||111111111111||1111||1111
#    Time: 600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 25
#    Time: 625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||10100000||000000000000||0000||0000
#    Time: 625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 26
#    Time: 650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||10111111||111111111111||1111||1111
#    Time: 650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 27
#    Time: 675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1100||10110000||000000000000||0100||0010
#    Time: 675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 28
#    Time: 700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1010||10100110||010101000011||0010||0001
#    Time: 700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 29
#    Time: 725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0010||10101000||100010001000||1000||1000
#    Time: 725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 30
#    Time: 750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0110||10100001||000100010001||0001||0001
#    Time: 750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 31
#    Time: 775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||10111111||111111111111||1111||1111
#    Time: 775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 32
#    Time: 800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1010||10110001||001000110100||0101||0110
#    Time: 800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 33
#    Time: 825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||10000000||000000000000||0000||0000
#    Time: 825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 34
#    Time: 850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10001111||000000000000||0000||0000
#    Time: 850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 35
#    Time: 875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||10001010||111101010101||0101||0101
#    Time: 875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 36
#    Time: 900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0111||10001100||000000000000||1111||1111
#    Time: 900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 37
#    Time: 925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||10000001||101110000000||0000||0000
#    Time: 925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 38
#    Time: 950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10011111||000100000000||0000||0001
#    Time: 950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 39
#    Time: 975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10010000||000000000000||0000||0000
#    Time: 975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 40
#    Time: 1 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10010001||000100000000||0000||0001
#    Time: 1 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 41
#    Time: 1025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10010011||000100000000||0000||0001
#    Time: 1025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 42
#    Time: 1050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10010101||000110101010||1010||1010
#    Time: 1050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 43
#    Time: 1075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10011001||000100100011||0100||0001
#    Time: 1075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 44
#    Time: 1100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01100000||000100100000||0000||0000
#    Time: 1100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 45
#    Time: 1125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||01100101||000100100001||1110||0011
#    Time: 1125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 46
#    Time: 1150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01101111||000100100001||0110||1001
#    Time: 1150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 47
#    Time: 1175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01110000||000100100001||1100||0011
#    Time: 1175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 48
#    Time: 1200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01110000||000100100000||1000||0000
#    Time: 1200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 49
#    Time: 1225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000000||000100100000||0000||0000
#    Time: 1225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 50
#    Time: 1250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000000||000000001111||1111||1111
#    Time: 1250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 51
#    Time: 1275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000000||000000000000||0000||0000
#    Time: 1275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 52
#    Time: 1300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000100||000000000000||0000||0000
#    Time: 1300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 53
#    Time: 1325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000101||000000000000||0000||0000
#    Time: 1325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 54
#    Time: 1350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01001001||000000000000||0000||0000
#    Time: 1350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 55
#    Time: 1375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01001111||111111111111||1111||1111
#    Time: 1375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 56
#    Time: 1400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||1011||0000
#    Time: 1400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 57
#    Time: 1425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001010||000000000000||1011||0000
#    Time: 1425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 58
#    Time: 1450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00001010||000000000000||1011||1111
#    Time: 1450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 59
#    Time: 1475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000001||000000000000||1011||1111
#    Time: 1475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 60
#    Time: 1500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0100||00000010||000000000000||1011||0000
#    Time: 1500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 61
#    Time: 1525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0100||00000011||000000000000||1101||0000
#    Time: 1525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 62
#    Time: 1550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||00000011||001000100000||1111||0000
#    Time: 1550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 63
#    Time: 1575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00001011||000000010000||1011||0000
#    Time: 1575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 64
#    Time: 1600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000100||000000000001||1011||0000
#    Time: 1600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 65
#    Time: 1625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001110||000000000010||1011||0000
#    Time: 1625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 66
#    Time: 1650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00001110||000000000011||1011||1111
#    Time: 1650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 67
#    Time: 1675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000101||000000000101||1011||1111
#    Time: 1675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 68
#    Time: 1700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0100||00000110||000000000110||1011||0000
#    Time: 1700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 69
#    Time: 1725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0100||00000111||000000001010||1101||0000
#    Time: 1725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 70
#    Time: 1750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||00000111||001000101011||1111||0000
#    Time: 1750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 71
#    Time: 1775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00001111||000000011111||1011||0000
#    Time: 1775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 72
#    Time: 1800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00100001||101010110001||1111||1111
#    Time: 1800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 73
#    Time: 1825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00101111||000000000000||0000||0000
#    Time: 1825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 74
#    Time: 1850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1110||00100111||000100100011||0010||0011
#    Time: 1850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 75
#    Time: 1875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00100101||000000000000||0000||0000
#    Time: 1875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 76
#    Time: 1900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00100011||000011111111||0000||0001
#    Time: 1900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 77
#    Time: 1925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1011||00100110||001001001001||0100||0010
#    Time: 1925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 78
#    Time: 1950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110001||101010110001||1111||1111
#    Time: 1950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 79
#    Time: 1975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110111||101010110001||1111||1111
#    Time: 1975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 80
#    Time: 2 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||0000||0000
#    Time: 2 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 80
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Decoderausgang und Referenzwert stimmen nicht ueberein.
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Datensatz: 
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||0000||0000
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Ermitteltets Resultat: 	0100000000000000 = CD_MULTIPLY				
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Erwartetes Resultat:   	0000001000000000 = CD_ARITH_REGISTER			
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 81
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000001||101010110001||1110||1111
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 82
#    Time: 2050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00001111||000000000111||0010||0000
#    Time: 2050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 83
#    Time: 2075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1110||00000111||000100100011||0010||0011
#    Time: 2075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 84
#    Time: 2100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000101||000000000000||0000||0000
#    Time: 2100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 85
#    Time: 2125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000011||000011111111||0000||0001
#    Time: 2125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 86
#    Time: 2150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1011||00000110||001001001001||0100||0010
#    Time: 2150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 87
#    Time: 2175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010001||101010110001||1110||1111
#    Time: 2175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 88
#    Time: 2200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010111||101010110001||1010||1111
#    Time: 2200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 89
#    Time: 2225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||0001||0000
#    Time: 2225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 89
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Decoderausgang und Referenzwert stimmen nicht ueberein.
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Datensatz: 
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||0001||0000
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Ermitteltets Resultat: 	0000001000000000 = CD_ARITH_REGISTER			
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Erwartetes Resultat:   	0000010000000000 = CD_ARITH_REGISTER_REGISTER		
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 90
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000001||101010110001||0111||1111
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 91
#    Time: 2275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00001111||000000000111||0011||0000
#    Time: 2275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 92
#    Time: 2300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1110||00000111||000100100011||0011||0011
#    Time: 2300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 93
#    Time: 2325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000101||000000000000||0001||0000
#    Time: 2325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 94
#    Time: 2350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000011||000011111111||0001||0001
#    Time: 2350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 95
#    Time: 2375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1011||00000110||001001001001||0101||0010
#    Time: 2375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 96
#    Time: 2400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010001||101010110001||0111||1111
#    Time: 2400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 97
#    Time: 2425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010111||101010110001||0011||1111
#    Time: 2425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 98
#    Time: 2450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110010||000011110000||0000||0000
#    Time: 2450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 99
#    Time: 2475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00110010||111111110001||0010||0011
#    Time: 2475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 100
#    Time: 2500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00110010||101111110001||0111||0011
#    Time: 2500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 101
#    Time: 2525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110110||000011110000||0000||0000
#    Time: 2525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 102
#    Time: 2550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000000010000||0000||0000
#    Time: 2550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 103
#    Time: 2575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000011110000||0000||0000
#    Time: 2575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 104
#    Time: 2600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00010010||111111110000||0000||0011
#    Time: 2600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 105
#    Time: 2625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00010010||101111110000||0000||0011
#    Time: 2625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 106
#    Time: 2650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010110||000011110000||0000||0000
#    Time: 2650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 107
#    Time: 2675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||111100000000||0000||0000
#    Time: 2675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 108
#    Time: 2700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1100||00010000||111110110000||0000||0000
#    Time: 2700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 109
#    Time: 2725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010100||111111110000||0000||0000
#    Time: 2725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 110
#    Time: 2750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00010100||111101000000||0000||0000
#    Time: 2750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 111
#    Time: 2775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00010100||111101010000||0000||0000
#    Time: 2775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 112
#    Time: 2800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||1001||0000
#    Time: 2800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 112
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Decoderausgang und Referenzwert stimmen nicht ueberein.
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Datensatz: 
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||1001||0000
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Ermitteltets Resultat: 	0000001000000000 = CD_ARITH_REGISTER			
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Erwartetes Resultat:   	0100000000000000 = CD_MULTIPLY				
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 113
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000001||001100000001||1001||0010
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 114
#    Time: 2850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000011||001100000001||1001||0010
#    Time: 2850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 115
#    Time: 2875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1010||00000010||001000110000||1001||0101
#    Time: 2875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 116
#    Time: 2900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000100||000100010000||1001||0001
#    Time: 2900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 117
#    Time: 2925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000110||011110001001||1001||1010
#    Time: 2925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 118
#    Time: 2950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00001000||011110001001||1001||1010
#    Time: 2950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 119
#    Time: 2975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||00001010||001001000110||1001||1000
#    Time: 2975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 120
#    Time: 3 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001100||000000000000||1001||0000
#    Time: 3 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 121
#    Time: 3025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001110||000000000000||1001||0000
#    Time: 3025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 122
#    Time: 3050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000001||011110001001||1001||1010
#    Time: 3050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 123
#    Time: 3075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000011||011110001001||1001||1010
#    Time: 3075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 124
#    Time: 3100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||00000101||001001000110||1001||1000
#    Time: 3100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 125
#    Time: 3125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000111||000000000000||1001||0000
#    Time: 3125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 126
#    Time: 3150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001001||000000000000||1001||0000
#    Time: 3150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 127
#    Time: 3175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00001011||011110001001||1001||1010
#    Time: 3175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 128
#    Time: 3200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00001101||011110001001||1001||1010
#    Time: 3200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 129
#    Time: 3225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00001111||011110001001||1001||1010
#    Time: 3225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 130
#    Time: 3250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||1001||0000
#    Time: 3250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 130
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Decoderausgang und Referenzwert stimmen nicht ueberein.
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Datensatz: 
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||1001||0000
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Ermitteltets Resultat: 	0000000000000000 = CD_UNDEFINED				
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Erwartetes Resultat:   	1000000000000000 = CD_SWAP				
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 131
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010100||000100100000||1001||0000
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 132
#    Time: 3300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01100000||000000000000||0001||0000
#    Time: 3300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 133
#    Time: 3325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01101111||000100100011||0001||0000
#    Time: 3325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 134
#    Time: 3350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01110000||000000000000||0001||0000
#    Time: 3350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 135
#    Time: 3375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110000||000000000000||0000||0000
#    Time: 3375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 136
#    Time: 3400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010001||000000000000||1001||0000
#    Time: 3400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 136
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Decoderausgang und Referenzwert stimmen nicht ueberein.
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Datensatz: 
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010001||000000000000||1001||0000
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Ermitteltets Resultat: 	0000001000000000 = CD_ARITH_REGISTER			
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Erwartetes Resultat:   	0000000000000000 = CD_UNDEFINED				
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 137
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000000000000||1001||0000
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 138
#    Time: 3450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010011||000000000000||1001||0000
#    Time: 3450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 139
#    Time: 3475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010101||000000000000||1001||0000
#    Time: 3475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 140
#    Time: 3500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010110||000000000000||1001||0000
#    Time: 3500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 141
#    Time: 3525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010111||000000000000||1001||0000
#    Time: 3525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 142
#    Time: 3550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011000||000000000000||1001||0000
#    Time: 3550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 143
#    Time: 3575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011001||000000000000||1001||0000
#    Time: 3575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 144
#    Time: 3600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011010||000000000000||1001||0000
#    Time: 3600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 145
#    Time: 3625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011011||000000000000||1001||0000
#    Time: 3625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 146
#    Time: 3650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011100||000000000000||1001||0000
#    Time: 3650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 147
#    Time: 3675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011101||000000000000||1001||0000
#    Time: 3675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 148
#    Time: 3700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011110||000000000000||1001||0000
#    Time: 3700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 149
#    Time: 3725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011111||000000000000||1001||0000
#    Time: 3725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 150
#    Time: 3750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011110||000000000000||1101||0000
#    Time: 3750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 150
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Decoderausgang und Referenzwert stimmen nicht ueberein.
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Datensatz: 
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011110||000000000000||1101||0000
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Ermitteltets Resultat: 	0000000001000000 = CD_LOAD_STORE_SIGNED_IMMEDIATE		
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Erwartetes Resultat:   	0000000000000000 = CD_UNDEFINED				
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 151
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011110||000000000000||1111||0000
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 152
#    Time: 3800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001110||000000000000||1101||0000
#    Time: 3800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 153
#    Time: 3825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001110||000000000000||1111||0000
#    Time: 3825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 154
#    Time: 3850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||1000||0000
#    Time: 3850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 155
#    Time: 3875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000000000000||1000||0000
#    Time: 3875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 156
#    Time: 3900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||1010||0000
#    Time: 3900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 157
#    Time: 3925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||001000110100||1110||0000
#    Time: 3925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 158
#    Time: 3950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||001000110100||0001||0000
#    Time: 3950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 159
#    Time: 3975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000000000000||0001||0000
#    Time: 3975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 160
#    Time: 4 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||0111||0000
#    Time: 4 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Simulation beendet.
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Gesamtzahl der Fehler: 6
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Funktionstest nicht bestanden.
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Funktionstest nicht bestanden.
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Abdeckung der Instruktionsgruppen durch die Testvektoren und jeweils aufgetretene Fehler:
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 29	 x  	CD_UNDEFINED				 : 2 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 9	 x  	CD_SWI					 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 15	 x  	CD_COPROCESSOR			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 8	 x  	CD_BRANCH				 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 11	 x  	CD_LOAD_STORE_MULTIPLE			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 7	 x  	CD_LOAD_STORE_UNSIGNED_IMMEDIATE	 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 5	 x  	CD_LOAD_STORE_UNSIGNED_REGISTER	 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 8	 x  	CD_LOAD_STORE_SIGNED_IMMEDIATE		 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 8	 x  	CD_LOAD_STORE_SIGNED_REGISTER		 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 8	 x  	CD_ARITH_IMMEDIATE			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 9	 x  	CD_ARITH_REGISTER			 : 1 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 9	 x  	CD_ARITH_REGISTER_REGISTER		 : 1 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 4	 x  	CD_MSR_IMMEDIATE			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 5	 x  	CD_MSR_REGISTER			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 5	 x  	CD_MRS					 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 18	 x  	CD_MULTIPLY				 : 1 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 2	 x  	CD_SWAP				 : 1 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 0	 x  	Fehlerhafte Codes innerhalb der Testvektordatei  : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Punkte: 0/3
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Failure:  EOT (END OF TEST) - Diese Fehlermeldung stoppt den Simulator unabhaengig von tatsaechlich aufgetretenen Fehlern!
#    Time: 4025 ns  Iteration: 0  Process: /armcoarseinstructiondecoder_tb/TB File: ./src/ArmCoarseInstructionDecoder_tb.vhd
# Break in Process TB at ./src/ArmCoarseInstructionDecoder_tb.vhd line 216
vcom -work ./work/ ./src/ArmCoarseInstructionDecoder.vhd
# QuestaSim-64 vcom 10.2c_5 Compiler 2013.11 Nov 19 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ArmTypes
# -- Compiling entity ArmCoarseInstructionDecoder
# -- Compiling architecture behave of ArmCoarseInstructionDecoder
vsim -voptargs=+acc work.armcoarseinstructiondecoder_tb
# vsim -voptargs=+acc work.armcoarseinstructiondecoder_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.armtypes(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.armconfiguration
# Loading work.armfilepaths(body)
# Loading work.tb_tools(body)
# Loading work.armcoarseinstructiondecoder_tb(testbench)
# Loading work.armcoarseinstructiondecoder(behave)
run -all
# ** Note: --------------------------------------------------------------------------------
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Simulationsbeginn
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Verfahren: Testvektoren aus der Testvektordatei werden an den Eingang des Moduls angelegt und nach ausreichender
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Verzoegerungszeit der Ausgang mit Referenzwerten, ebenfalls aus der Testvektordatei, verglichen.
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 1
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11110000||000000000000||0000||0000
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 2
#    Time: 50 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11110000||000000000000||0000||1111
#    Time: 50 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 3
#    Time: 75 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11110001||001000110100||0101||0110
#    Time: 75 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 4
#    Time: 100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11110000||000000000000||0000||0000
#    Time: 100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 5
#    Time: 125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1001||11110000||000000000000||1001||0000
#    Time: 125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 6
#    Time: 150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||11110000||000000000000||1111||0000
#    Time: 150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 7
#    Time: 175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11111111||111111111111||1111||1111
#    Time: 175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 8
#    Time: 200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||11110000||000000000000||0001||0000
#    Time: 200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 9
#    Time: 225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0010||11110000||000000000000||0000||0001
#    Time: 225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 10
#    Time: 250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11100000||000000000000||0000||0000
#    Time: 250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 11
#    Time: 275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||11100000||000000000000||0001||0000
#    Time: 275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 12
#    Time: 300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1010||11100001||001000111111||0001||0000
#    Time: 300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 13
#    Time: 325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11000000||000000000000||0000||0000
#    Time: 325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 14
#    Time: 350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1100||11000100||001000000000||1111||0111
#    Time: 350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 15
#    Time: 375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1100||11010100||001000000000||1111||0111
#    Time: 375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 16
#    Time: 400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11100000||000000000000||0000||0000
#    Time: 400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 17
#    Time: 425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11100001||000000000000||1110||0000
#    Time: 425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 18
#    Time: 450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||11101010||101111001101||1111||0010
#    Time: 450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 19
#    Time: 475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||11100001||001001110110||0001||0000
#    Time: 475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 20
#    Time: 500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11101111||111111111111||1111||1111
#    Time: 500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 21
#    Time: 525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11001111||111111111111||1111||1111
#    Time: 525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 22
#    Time: 550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11001110||000000000000||0000||0000
#    Time: 550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 23
#    Time: 575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||11010110||101010111100||1101||1110
#    Time: 575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 24
#    Time: 600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11011111||111111111111||1111||1111
#    Time: 600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 25
#    Time: 625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||10100000||000000000000||0000||0000
#    Time: 625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 26
#    Time: 650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||10111111||111111111111||1111||1111
#    Time: 650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 27
#    Time: 675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1100||10110000||000000000000||0100||0010
#    Time: 675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 28
#    Time: 700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1010||10100110||010101000011||0010||0001
#    Time: 700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 29
#    Time: 725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0010||10101000||100010001000||1000||1000
#    Time: 725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 30
#    Time: 750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0110||10100001||000100010001||0001||0001
#    Time: 750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 31
#    Time: 775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||10111111||111111111111||1111||1111
#    Time: 775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 32
#    Time: 800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1010||10110001||001000110100||0101||0110
#    Time: 800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 33
#    Time: 825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||10000000||000000000000||0000||0000
#    Time: 825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 34
#    Time: 850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10001111||000000000000||0000||0000
#    Time: 850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 35
#    Time: 875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||10001010||111101010101||0101||0101
#    Time: 875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 36
#    Time: 900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0111||10001100||000000000000||1111||1111
#    Time: 900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 37
#    Time: 925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||10000001||101110000000||0000||0000
#    Time: 925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 38
#    Time: 950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10011111||000100000000||0000||0001
#    Time: 950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 39
#    Time: 975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10010000||000000000000||0000||0000
#    Time: 975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 40
#    Time: 1 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10010001||000100000000||0000||0001
#    Time: 1 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 41
#    Time: 1025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10010011||000100000000||0000||0001
#    Time: 1025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 42
#    Time: 1050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10010101||000110101010||1010||1010
#    Time: 1050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 43
#    Time: 1075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10011001||000100100011||0100||0001
#    Time: 1075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 44
#    Time: 1100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01100000||000100100000||0000||0000
#    Time: 1100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 45
#    Time: 1125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||01100101||000100100001||1110||0011
#    Time: 1125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 46
#    Time: 1150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01101111||000100100001||0110||1001
#    Time: 1150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 47
#    Time: 1175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01110000||000100100001||1100||0011
#    Time: 1175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 48
#    Time: 1200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01110000||000100100000||1000||0000
#    Time: 1200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 49
#    Time: 1225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000000||000100100000||0000||0000
#    Time: 1225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 50
#    Time: 1250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000000||000000001111||1111||1111
#    Time: 1250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 51
#    Time: 1275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000000||000000000000||0000||0000
#    Time: 1275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 52
#    Time: 1300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000100||000000000000||0000||0000
#    Time: 1300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 53
#    Time: 1325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000101||000000000000||0000||0000
#    Time: 1325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 54
#    Time: 1350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01001001||000000000000||0000||0000
#    Time: 1350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 55
#    Time: 1375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01001111||111111111111||1111||1111
#    Time: 1375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 56
#    Time: 1400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||1011||0000
#    Time: 1400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 57
#    Time: 1425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001010||000000000000||1011||0000
#    Time: 1425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 58
#    Time: 1450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00001010||000000000000||1011||1111
#    Time: 1450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 59
#    Time: 1475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000001||000000000000||1011||1111
#    Time: 1475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 60
#    Time: 1500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0100||00000010||000000000000||1011||0000
#    Time: 1500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 61
#    Time: 1525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0100||00000011||000000000000||1101||0000
#    Time: 1525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 62
#    Time: 1550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||00000011||001000100000||1111||0000
#    Time: 1550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 63
#    Time: 1575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00001011||000000010000||1011||0000
#    Time: 1575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 64
#    Time: 1600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000100||000000000001||1011||0000
#    Time: 1600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 65
#    Time: 1625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001110||000000000010||1011||0000
#    Time: 1625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 66
#    Time: 1650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00001110||000000000011||1011||1111
#    Time: 1650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 67
#    Time: 1675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000101||000000000101||1011||1111
#    Time: 1675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 68
#    Time: 1700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0100||00000110||000000000110||1011||0000
#    Time: 1700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 69
#    Time: 1725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0100||00000111||000000001010||1101||0000
#    Time: 1725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 70
#    Time: 1750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||00000111||001000101011||1111||0000
#    Time: 1750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 71
#    Time: 1775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00001111||000000011111||1011||0000
#    Time: 1775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 72
#    Time: 1800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00100001||101010110001||1111||1111
#    Time: 1800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 73
#    Time: 1825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00101111||000000000000||0000||0000
#    Time: 1825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 74
#    Time: 1850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1110||00100111||000100100011||0010||0011
#    Time: 1850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 75
#    Time: 1875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00100101||000000000000||0000||0000
#    Time: 1875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 76
#    Time: 1900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00100011||000011111111||0000||0001
#    Time: 1900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 77
#    Time: 1925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1011||00100110||001001001001||0100||0010
#    Time: 1925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 78
#    Time: 1950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110001||101010110001||1111||1111
#    Time: 1950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 79
#    Time: 1975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110111||101010110001||1111||1111
#    Time: 1975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 80
#    Time: 2 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||0000||0000
#    Time: 2 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 80
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Decoderausgang und Referenzwert stimmen nicht ueberein.
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Datensatz: 
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||0000||0000
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Ermitteltets Resultat: 	0100000000000000 = CD_MULTIPLY				
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Erwartetes Resultat:   	0000001000000000 = CD_ARITH_REGISTER			
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 81
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000001||101010110001||1110||1111
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 82
#    Time: 2050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00001111||000000000111||0010||0000
#    Time: 2050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 83
#    Time: 2075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1110||00000111||000100100011||0010||0011
#    Time: 2075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 84
#    Time: 2100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000101||000000000000||0000||0000
#    Time: 2100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 85
#    Time: 2125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000011||000011111111||0000||0001
#    Time: 2125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 86
#    Time: 2150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1011||00000110||001001001001||0100||0010
#    Time: 2150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 87
#    Time: 2175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010001||101010110001||1110||1111
#    Time: 2175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 88
#    Time: 2200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010111||101010110001||1010||1111
#    Time: 2200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 89
#    Time: 2225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||0001||0000
#    Time: 2225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 89
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Decoderausgang und Referenzwert stimmen nicht ueberein.
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Datensatz: 
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||0001||0000
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Ermitteltets Resultat: 	0000001000000000 = CD_ARITH_REGISTER			
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Erwartetes Resultat:   	0000010000000000 = CD_ARITH_REGISTER_REGISTER		
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 90
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000001||101010110001||0111||1111
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 91
#    Time: 2275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00001111||000000000111||0011||0000
#    Time: 2275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 92
#    Time: 2300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1110||00000111||000100100011||0011||0011
#    Time: 2300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 93
#    Time: 2325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000101||000000000000||0001||0000
#    Time: 2325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 94
#    Time: 2350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000011||000011111111||0001||0001
#    Time: 2350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 95
#    Time: 2375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1011||00000110||001001001001||0101||0010
#    Time: 2375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 96
#    Time: 2400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010001||101010110001||0111||1111
#    Time: 2400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 97
#    Time: 2425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010111||101010110001||0011||1111
#    Time: 2425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 98
#    Time: 2450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110010||000011110000||0000||0000
#    Time: 2450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 99
#    Time: 2475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00110010||111111110001||0010||0011
#    Time: 2475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 100
#    Time: 2500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00110010||101111110001||0111||0011
#    Time: 2500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 101
#    Time: 2525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110110||000011110000||0000||0000
#    Time: 2525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 102
#    Time: 2550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000000010000||0000||0000
#    Time: 2550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 103
#    Time: 2575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000011110000||0000||0000
#    Time: 2575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 104
#    Time: 2600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00010010||111111110000||0000||0011
#    Time: 2600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 105
#    Time: 2625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00010010||101111110000||0000||0011
#    Time: 2625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 106
#    Time: 2650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010110||000011110000||0000||0000
#    Time: 2650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 107
#    Time: 2675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||111100000000||0000||0000
#    Time: 2675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 108
#    Time: 2700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1100||00010000||111110110000||0000||0000
#    Time: 2700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 109
#    Time: 2725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010100||111111110000||0000||0000
#    Time: 2725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 110
#    Time: 2750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00010100||111101000000||0000||0000
#    Time: 2750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 111
#    Time: 2775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00010100||111101010000||0000||0000
#    Time: 2775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 112
#    Time: 2800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||1001||0000
#    Time: 2800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 112
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Decoderausgang und Referenzwert stimmen nicht ueberein.
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Datensatz: 
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||1001||0000
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Ermitteltets Resultat: 	0000001000000000 = CD_ARITH_REGISTER			
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Erwartetes Resultat:   	0100000000000000 = CD_MULTIPLY				
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 113
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000001||001100000001||1001||0010
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 114
#    Time: 2850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000011||001100000001||1001||0010
#    Time: 2850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 115
#    Time: 2875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1010||00000010||001000110000||1001||0101
#    Time: 2875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 116
#    Time: 2900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000100||000100010000||1001||0001
#    Time: 2900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 117
#    Time: 2925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000110||011110001001||1001||1010
#    Time: 2925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 118
#    Time: 2950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00001000||011110001001||1001||1010
#    Time: 2950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 119
#    Time: 2975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||00001010||001001000110||1001||1000
#    Time: 2975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 120
#    Time: 3 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001100||000000000000||1001||0000
#    Time: 3 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 121
#    Time: 3025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001110||000000000000||1001||0000
#    Time: 3025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 122
#    Time: 3050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000001||011110001001||1001||1010
#    Time: 3050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 123
#    Time: 3075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000011||011110001001||1001||1010
#    Time: 3075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 124
#    Time: 3100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||00000101||001001000110||1001||1000
#    Time: 3100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 125
#    Time: 3125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000111||000000000000||1001||0000
#    Time: 3125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 126
#    Time: 3150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001001||000000000000||1001||0000
#    Time: 3150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 127
#    Time: 3175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00001011||011110001001||1001||1010
#    Time: 3175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 128
#    Time: 3200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00001101||011110001001||1001||1010
#    Time: 3200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 129
#    Time: 3225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00001111||011110001001||1001||1010
#    Time: 3225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 130
#    Time: 3250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||1001||0000
#    Time: 3250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 130
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Decoderausgang und Referenzwert stimmen nicht ueberein.
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Datensatz: 
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||1001||0000
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Ermitteltets Resultat: 	0000000000000000 = CD_UNDEFINED				
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Erwartetes Resultat:   	1000000000000000 = CD_SWAP				
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 131
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010100||000100100000||1001||0000
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 132
#    Time: 3300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01100000||000000000000||0001||0000
#    Time: 3300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 133
#    Time: 3325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01101111||000100100011||0001||0000
#    Time: 3325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 134
#    Time: 3350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01110000||000000000000||0001||0000
#    Time: 3350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 135
#    Time: 3375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110000||000000000000||0000||0000
#    Time: 3375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 136
#    Time: 3400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010001||000000000000||1001||0000
#    Time: 3400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 136
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Decoderausgang und Referenzwert stimmen nicht ueberein.
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Datensatz: 
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010001||000000000000||1001||0000
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Ermitteltets Resultat: 	0000001000000000 = CD_ARITH_REGISTER			
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Erwartetes Resultat:   	0000000000000000 = CD_UNDEFINED				
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 137
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000000000000||1001||0000
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 138
#    Time: 3450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010011||000000000000||1001||0000
#    Time: 3450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 139
#    Time: 3475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010101||000000000000||1001||0000
#    Time: 3475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 140
#    Time: 3500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010110||000000000000||1001||0000
#    Time: 3500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 141
#    Time: 3525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010111||000000000000||1001||0000
#    Time: 3525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 142
#    Time: 3550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011000||000000000000||1001||0000
#    Time: 3550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 143
#    Time: 3575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011001||000000000000||1001||0000
#    Time: 3575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 144
#    Time: 3600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011010||000000000000||1001||0000
#    Time: 3600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 145
#    Time: 3625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011011||000000000000||1001||0000
#    Time: 3625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 146
#    Time: 3650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011100||000000000000||1001||0000
#    Time: 3650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 147
#    Time: 3675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011101||000000000000||1001||0000
#    Time: 3675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 148
#    Time: 3700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011110||000000000000||1001||0000
#    Time: 3700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 149
#    Time: 3725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011111||000000000000||1001||0000
#    Time: 3725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 150
#    Time: 3750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011110||000000000000||1101||0000
#    Time: 3750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 150
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Decoderausgang und Referenzwert stimmen nicht ueberein.
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Datensatz: 
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011110||000000000000||1101||0000
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Ermitteltets Resultat: 	0000000001000000 = CD_LOAD_STORE_SIGNED_IMMEDIATE		
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Erwartetes Resultat:   	0000000000000000 = CD_UNDEFINED				
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 151
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011110||000000000000||1111||0000
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 152
#    Time: 3800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001110||000000000000||1101||0000
#    Time: 3800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 153
#    Time: 3825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001110||000000000000||1111||0000
#    Time: 3825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 154
#    Time: 3850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||1000||0000
#    Time: 3850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 155
#    Time: 3875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000000000000||1000||0000
#    Time: 3875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 156
#    Time: 3900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||1010||0000
#    Time: 3900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 157
#    Time: 3925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||001000110100||1110||0000
#    Time: 3925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 158
#    Time: 3950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||001000110100||0001||0000
#    Time: 3950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 159
#    Time: 3975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000000000000||0001||0000
#    Time: 3975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 160
#    Time: 4 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||0111||0000
#    Time: 4 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Simulation beendet.
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Gesamtzahl der Fehler: 6
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Funktionstest nicht bestanden.
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Funktionstest nicht bestanden.
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Abdeckung der Instruktionsgruppen durch die Testvektoren und jeweils aufgetretene Fehler:
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 29	 x  	CD_UNDEFINED				 : 2 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 9	 x  	CD_SWI					 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 15	 x  	CD_COPROCESSOR			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 8	 x  	CD_BRANCH				 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 11	 x  	CD_LOAD_STORE_MULTIPLE			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 7	 x  	CD_LOAD_STORE_UNSIGNED_IMMEDIATE	 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 5	 x  	CD_LOAD_STORE_UNSIGNED_REGISTER	 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 8	 x  	CD_LOAD_STORE_SIGNED_IMMEDIATE		 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 8	 x  	CD_LOAD_STORE_SIGNED_REGISTER		 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 8	 x  	CD_ARITH_IMMEDIATE			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 9	 x  	CD_ARITH_REGISTER			 : 1 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 9	 x  	CD_ARITH_REGISTER_REGISTER		 : 1 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 4	 x  	CD_MSR_IMMEDIATE			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 5	 x  	CD_MSR_REGISTER			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 5	 x  	CD_MRS					 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 18	 x  	CD_MULTIPLY				 : 1 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 2	 x  	CD_SWAP				 : 1 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 0	 x  	Fehlerhafte Codes innerhalb der Testvektordatei  : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Punkte: 0/3
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Failure:  EOT (END OF TEST) - Diese Fehlermeldung stoppt den Simulator unabhaengig von tatsaechlich aufgetretenen Fehlern!
#    Time: 4025 ns  Iteration: 0  Process: /armcoarseinstructiondecoder_tb/TB File: ./src/ArmCoarseInstructionDecoder_tb.vhd
# Break in Process TB at ./src/ArmCoarseInstructionDecoder_tb.vhd line 216
vsim -voptargs=+acc work.armcoarseinstructiondecoder_tb
# vsim -voptargs=+acc work.armcoarseinstructiondecoder_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.armtypes(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.armconfiguration
# Loading work.armfilepaths(body)
# Loading work.tb_tools(body)
# Loading work.armcoarseinstructiondecoder_tb(testbench)
# Loading work.armcoarseinstructiondecoder(behave)
run -all
# ** Note: --------------------------------------------------------------------------------
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Simulationsbeginn
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Verfahren: Testvektoren aus der Testvektordatei werden an den Eingang des Moduls angelegt und nach ausreichender
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Verzoegerungszeit der Ausgang mit Referenzwerten, ebenfalls aus der Testvektordatei, verglichen.
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 1
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11110000||000000000000||0000||0000
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 2
#    Time: 50 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11110000||000000000000||0000||1111
#    Time: 50 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 3
#    Time: 75 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11110001||001000110100||0101||0110
#    Time: 75 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 4
#    Time: 100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11110000||000000000000||0000||0000
#    Time: 100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 5
#    Time: 125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1001||11110000||000000000000||1001||0000
#    Time: 125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 6
#    Time: 150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||11110000||000000000000||1111||0000
#    Time: 150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 7
#    Time: 175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11111111||111111111111||1111||1111
#    Time: 175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 8
#    Time: 200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||11110000||000000000000||0001||0000
#    Time: 200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 9
#    Time: 225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0010||11110000||000000000000||0000||0001
#    Time: 225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 10
#    Time: 250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11100000||000000000000||0000||0000
#    Time: 250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 11
#    Time: 275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||11100000||000000000000||0001||0000
#    Time: 275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 12
#    Time: 300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1010||11100001||001000111111||0001||0000
#    Time: 300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 13
#    Time: 325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11000000||000000000000||0000||0000
#    Time: 325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 14
#    Time: 350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1100||11000100||001000000000||1111||0111
#    Time: 350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 15
#    Time: 375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1100||11010100||001000000000||1111||0111
#    Time: 375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 16
#    Time: 400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11100000||000000000000||0000||0000
#    Time: 400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 17
#    Time: 425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11100001||000000000000||1110||0000
#    Time: 425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 18
#    Time: 450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||11101010||101111001101||1111||0010
#    Time: 450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 19
#    Time: 475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||11100001||001001110110||0001||0000
#    Time: 475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 20
#    Time: 500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11101111||111111111111||1111||1111
#    Time: 500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 21
#    Time: 525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11001111||111111111111||1111||1111
#    Time: 525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 22
#    Time: 550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11001110||000000000000||0000||0000
#    Time: 550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 23
#    Time: 575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||11010110||101010111100||1101||1110
#    Time: 575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 24
#    Time: 600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11011111||111111111111||1111||1111
#    Time: 600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 25
#    Time: 625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||10100000||000000000000||0000||0000
#    Time: 625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 26
#    Time: 650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||10111111||111111111111||1111||1111
#    Time: 650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 27
#    Time: 675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1100||10110000||000000000000||0100||0010
#    Time: 675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 28
#    Time: 700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1010||10100110||010101000011||0010||0001
#    Time: 700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 29
#    Time: 725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0010||10101000||100010001000||1000||1000
#    Time: 725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 30
#    Time: 750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0110||10100001||000100010001||0001||0001
#    Time: 750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 31
#    Time: 775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||10111111||111111111111||1111||1111
#    Time: 775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 32
#    Time: 800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1010||10110001||001000110100||0101||0110
#    Time: 800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 33
#    Time: 825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||10000000||000000000000||0000||0000
#    Time: 825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 34
#    Time: 850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10001111||000000000000||0000||0000
#    Time: 850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 35
#    Time: 875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||10001010||111101010101||0101||0101
#    Time: 875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 36
#    Time: 900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0111||10001100||000000000000||1111||1111
#    Time: 900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 37
#    Time: 925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||10000001||101110000000||0000||0000
#    Time: 925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 38
#    Time: 950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10011111||000100000000||0000||0001
#    Time: 950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 39
#    Time: 975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10010000||000000000000||0000||0000
#    Time: 975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 40
#    Time: 1 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10010001||000100000000||0000||0001
#    Time: 1 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 41
#    Time: 1025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10010011||000100000000||0000||0001
#    Time: 1025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 42
#    Time: 1050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10010101||000110101010||1010||1010
#    Time: 1050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 43
#    Time: 1075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10011001||000100100011||0100||0001
#    Time: 1075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 44
#    Time: 1100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01100000||000100100000||0000||0000
#    Time: 1100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 45
#    Time: 1125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||01100101||000100100001||1110||0011
#    Time: 1125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 46
#    Time: 1150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01101111||000100100001||0110||1001
#    Time: 1150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 47
#    Time: 1175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01110000||000100100001||1100||0011
#    Time: 1175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 48
#    Time: 1200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01110000||000100100000||1000||0000
#    Time: 1200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 49
#    Time: 1225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000000||000100100000||0000||0000
#    Time: 1225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 50
#    Time: 1250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000000||000000001111||1111||1111
#    Time: 1250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 51
#    Time: 1275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000000||000000000000||0000||0000
#    Time: 1275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 52
#    Time: 1300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000100||000000000000||0000||0000
#    Time: 1300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 53
#    Time: 1325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000101||000000000000||0000||0000
#    Time: 1325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 54
#    Time: 1350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01001001||000000000000||0000||0000
#    Time: 1350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 55
#    Time: 1375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01001111||111111111111||1111||1111
#    Time: 1375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 56
#    Time: 1400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||1011||0000
#    Time: 1400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 57
#    Time: 1425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001010||000000000000||1011||0000
#    Time: 1425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 58
#    Time: 1450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00001010||000000000000||1011||1111
#    Time: 1450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 59
#    Time: 1475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000001||000000000000||1011||1111
#    Time: 1475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 60
#    Time: 1500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0100||00000010||000000000000||1011||0000
#    Time: 1500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 61
#    Time: 1525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0100||00000011||000000000000||1101||0000
#    Time: 1525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 62
#    Time: 1550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||00000011||001000100000||1111||0000
#    Time: 1550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 63
#    Time: 1575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00001011||000000010000||1011||0000
#    Time: 1575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 64
#    Time: 1600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000100||000000000001||1011||0000
#    Time: 1600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 65
#    Time: 1625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001110||000000000010||1011||0000
#    Time: 1625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 66
#    Time: 1650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00001110||000000000011||1011||1111
#    Time: 1650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 67
#    Time: 1675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000101||000000000101||1011||1111
#    Time: 1675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 68
#    Time: 1700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0100||00000110||000000000110||1011||0000
#    Time: 1700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 69
#    Time: 1725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0100||00000111||000000001010||1101||0000
#    Time: 1725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 70
#    Time: 1750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||00000111||001000101011||1111||0000
#    Time: 1750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 71
#    Time: 1775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00001111||000000011111||1011||0000
#    Time: 1775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 72
#    Time: 1800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00100001||101010110001||1111||1111
#    Time: 1800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 73
#    Time: 1825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00101111||000000000000||0000||0000
#    Time: 1825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 74
#    Time: 1850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1110||00100111||000100100011||0010||0011
#    Time: 1850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 75
#    Time: 1875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00100101||000000000000||0000||0000
#    Time: 1875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 76
#    Time: 1900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00100011||000011111111||0000||0001
#    Time: 1900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 77
#    Time: 1925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1011||00100110||001001001001||0100||0010
#    Time: 1925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 78
#    Time: 1950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110001||101010110001||1111||1111
#    Time: 1950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 79
#    Time: 1975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110111||101010110001||1111||1111
#    Time: 1975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 80
#    Time: 2 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||0000||0000
#    Time: 2 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 80
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Decoderausgang und Referenzwert stimmen nicht ueberein.
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Datensatz: 
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||0000||0000
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Ermitteltets Resultat: 	0100000000000000 = CD_MULTIPLY				
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Erwartetes Resultat:   	0000001000000000 = CD_ARITH_REGISTER			
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 81
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000001||101010110001||1110||1111
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 82
#    Time: 2050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00001111||000000000111||0010||0000
#    Time: 2050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 83
#    Time: 2075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1110||00000111||000100100011||0010||0011
#    Time: 2075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 84
#    Time: 2100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000101||000000000000||0000||0000
#    Time: 2100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 85
#    Time: 2125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000011||000011111111||0000||0001
#    Time: 2125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 86
#    Time: 2150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1011||00000110||001001001001||0100||0010
#    Time: 2150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 87
#    Time: 2175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010001||101010110001||1110||1111
#    Time: 2175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 88
#    Time: 2200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010111||101010110001||1010||1111
#    Time: 2200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 89
#    Time: 2225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||0001||0000
#    Time: 2225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 89
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Decoderausgang und Referenzwert stimmen nicht ueberein.
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Datensatz: 
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||0001||0000
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Ermitteltets Resultat: 	0000001000000000 = CD_ARITH_REGISTER			
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Erwartetes Resultat:   	0000010000000000 = CD_ARITH_REGISTER_REGISTER		
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 90
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000001||101010110001||0111||1111
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 91
#    Time: 2275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00001111||000000000111||0011||0000
#    Time: 2275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 92
#    Time: 2300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1110||00000111||000100100011||0011||0011
#    Time: 2300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 93
#    Time: 2325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000101||000000000000||0001||0000
#    Time: 2325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 94
#    Time: 2350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000011||000011111111||0001||0001
#    Time: 2350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 95
#    Time: 2375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1011||00000110||001001001001||0101||0010
#    Time: 2375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 96
#    Time: 2400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010001||101010110001||0111||1111
#    Time: 2400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 97
#    Time: 2425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010111||101010110001||0011||1111
#    Time: 2425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 98
#    Time: 2450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110010||000011110000||0000||0000
#    Time: 2450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 99
#    Time: 2475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00110010||111111110001||0010||0011
#    Time: 2475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 100
#    Time: 2500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00110010||101111110001||0111||0011
#    Time: 2500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 101
#    Time: 2525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110110||000011110000||0000||0000
#    Time: 2525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 102
#    Time: 2550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000000010000||0000||0000
#    Time: 2550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 103
#    Time: 2575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000011110000||0000||0000
#    Time: 2575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 104
#    Time: 2600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00010010||111111110000||0000||0011
#    Time: 2600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 105
#    Time: 2625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00010010||101111110000||0000||0011
#    Time: 2625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 106
#    Time: 2650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010110||000011110000||0000||0000
#    Time: 2650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 107
#    Time: 2675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||111100000000||0000||0000
#    Time: 2675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 108
#    Time: 2700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1100||00010000||111110110000||0000||0000
#    Time: 2700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 109
#    Time: 2725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010100||111111110000||0000||0000
#    Time: 2725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 110
#    Time: 2750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00010100||111101000000||0000||0000
#    Time: 2750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 111
#    Time: 2775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00010100||111101010000||0000||0000
#    Time: 2775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 112
#    Time: 2800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||1001||0000
#    Time: 2800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 112
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Decoderausgang und Referenzwert stimmen nicht ueberein.
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Datensatz: 
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||1001||0000
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Ermitteltets Resultat: 	0000001000000000 = CD_ARITH_REGISTER			
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Erwartetes Resultat:   	0100000000000000 = CD_MULTIPLY				
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 113
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000001||001100000001||1001||0010
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 114
#    Time: 2850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000011||001100000001||1001||0010
#    Time: 2850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 115
#    Time: 2875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1010||00000010||001000110000||1001||0101
#    Time: 2875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 116
#    Time: 2900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000100||000100010000||1001||0001
#    Time: 2900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 117
#    Time: 2925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000110||011110001001||1001||1010
#    Time: 2925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 118
#    Time: 2950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00001000||011110001001||1001||1010
#    Time: 2950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 119
#    Time: 2975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||00001010||001001000110||1001||1000
#    Time: 2975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 120
#    Time: 3 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001100||000000000000||1001||0000
#    Time: 3 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 121
#    Time: 3025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001110||000000000000||1001||0000
#    Time: 3025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 122
#    Time: 3050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000001||011110001001||1001||1010
#    Time: 3050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 123
#    Time: 3075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000011||011110001001||1001||1010
#    Time: 3075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 124
#    Time: 3100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||00000101||001001000110||1001||1000
#    Time: 3100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 125
#    Time: 3125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000111||000000000000||1001||0000
#    Time: 3125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 126
#    Time: 3150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001001||000000000000||1001||0000
#    Time: 3150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 127
#    Time: 3175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00001011||011110001001||1001||1010
#    Time: 3175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 128
#    Time: 3200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00001101||011110001001||1001||1010
#    Time: 3200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 129
#    Time: 3225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00001111||011110001001||1001||1010
#    Time: 3225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 130
#    Time: 3250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||1001||0000
#    Time: 3250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 130
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Decoderausgang und Referenzwert stimmen nicht ueberein.
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Datensatz: 
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||1001||0000
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Ermitteltets Resultat: 	0000000000000000 = CD_UNDEFINED				
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Erwartetes Resultat:   	1000000000000000 = CD_SWAP				
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 131
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010100||000100100000||1001||0000
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 132
#    Time: 3300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01100000||000000000000||0001||0000
#    Time: 3300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 133
#    Time: 3325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01101111||000100100011||0001||0000
#    Time: 3325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 134
#    Time: 3350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01110000||000000000000||0001||0000
#    Time: 3350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 135
#    Time: 3375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110000||000000000000||0000||0000
#    Time: 3375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 136
#    Time: 3400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010001||000000000000||1001||0000
#    Time: 3400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 136
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Decoderausgang und Referenzwert stimmen nicht ueberein.
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Datensatz: 
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010001||000000000000||1001||0000
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Ermitteltets Resultat: 	0000001000000000 = CD_ARITH_REGISTER			
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Erwartetes Resultat:   	0000000000000000 = CD_UNDEFINED				
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 137
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000000000000||1001||0000
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 138
#    Time: 3450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010011||000000000000||1001||0000
#    Time: 3450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 139
#    Time: 3475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010101||000000000000||1001||0000
#    Time: 3475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 140
#    Time: 3500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010110||000000000000||1001||0000
#    Time: 3500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 141
#    Time: 3525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010111||000000000000||1001||0000
#    Time: 3525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 142
#    Time: 3550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011000||000000000000||1001||0000
#    Time: 3550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 143
#    Time: 3575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011001||000000000000||1001||0000
#    Time: 3575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 144
#    Time: 3600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011010||000000000000||1001||0000
#    Time: 3600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 145
#    Time: 3625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011011||000000000000||1001||0000
#    Time: 3625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 146
#    Time: 3650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011100||000000000000||1001||0000
#    Time: 3650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 147
#    Time: 3675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011101||000000000000||1001||0000
#    Time: 3675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 148
#    Time: 3700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011110||000000000000||1001||0000
#    Time: 3700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 149
#    Time: 3725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011111||000000000000||1001||0000
#    Time: 3725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 150
#    Time: 3750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011110||000000000000||1101||0000
#    Time: 3750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 150
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Decoderausgang und Referenzwert stimmen nicht ueberein.
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Datensatz: 
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011110||000000000000||1101||0000
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Ermitteltets Resultat: 	0000000001000000 = CD_LOAD_STORE_SIGNED_IMMEDIATE		
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Erwartetes Resultat:   	0000000000000000 = CD_UNDEFINED				
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 151
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011110||000000000000||1111||0000
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 152
#    Time: 3800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001110||000000000000||1101||0000
#    Time: 3800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 153
#    Time: 3825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001110||000000000000||1111||0000
#    Time: 3825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 154
#    Time: 3850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||1000||0000
#    Time: 3850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 155
#    Time: 3875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000000000000||1000||0000
#    Time: 3875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 156
#    Time: 3900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||1010||0000
#    Time: 3900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 157
#    Time: 3925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||001000110100||1110||0000
#    Time: 3925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 158
#    Time: 3950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||001000110100||0001||0000
#    Time: 3950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 159
#    Time: 3975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000000000000||0001||0000
#    Time: 3975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 160
#    Time: 4 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||0111||0000
#    Time: 4 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Simulation beendet.
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Gesamtzahl der Fehler: 6
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Funktionstest nicht bestanden.
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Funktionstest nicht bestanden.
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Abdeckung der Instruktionsgruppen durch die Testvektoren und jeweils aufgetretene Fehler:
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 29	 x  	CD_UNDEFINED				 : 2 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 9	 x  	CD_SWI					 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 15	 x  	CD_COPROCESSOR			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 8	 x  	CD_BRANCH				 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 11	 x  	CD_LOAD_STORE_MULTIPLE			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 7	 x  	CD_LOAD_STORE_UNSIGNED_IMMEDIATE	 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 5	 x  	CD_LOAD_STORE_UNSIGNED_REGISTER	 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 8	 x  	CD_LOAD_STORE_SIGNED_IMMEDIATE		 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 8	 x  	CD_LOAD_STORE_SIGNED_REGISTER		 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 8	 x  	CD_ARITH_IMMEDIATE			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 9	 x  	CD_ARITH_REGISTER			 : 1 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 9	 x  	CD_ARITH_REGISTER_REGISTER		 : 1 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 4	 x  	CD_MSR_IMMEDIATE			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 5	 x  	CD_MSR_REGISTER			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 5	 x  	CD_MRS					 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 18	 x  	CD_MULTIPLY				 : 1 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 2	 x  	CD_SWAP				 : 1 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 0	 x  	Fehlerhafte Codes innerhalb der Testvektordatei  : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Punkte: 0/3
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Failure:  EOT (END OF TEST) - Diese Fehlermeldung stoppt den Simulator unabhaengig von tatsaechlich aufgetretenen Fehlern!
#    Time: 4025 ns  Iteration: 0  Process: /armcoarseinstructiondecoder_tb/TB File: ./src/ArmCoarseInstructionDecoder_tb.vhd
# Break in Process TB at ./src/ArmCoarseInstructionDecoder_tb.vhd line 216
vcom -work ./work/ ./src/ArmCoarseInstructionDecoder.vhd
# QuestaSim-64 vcom 10.2c_5 Compiler 2013.11 Nov 19 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ArmTypes
# -- Compiling entity ArmCoarseInstructionDecoder
# -- Compiling architecture behave of ArmCoarseInstructionDecoder
vsim -voptargs=+acc work.armcoarseinstructiondecoder_tb
# vsim -voptargs=+acc work.armcoarseinstructiondecoder_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.armtypes(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.armconfiguration
# Loading work.armfilepaths(body)
# Loading work.tb_tools(body)
# Loading work.armcoarseinstructiondecoder_tb(testbench)
# Loading work.armcoarseinstructiondecoder(behave)
run -all
# ** Note: --------------------------------------------------------------------------------
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Simulationsbeginn
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Verfahren: Testvektoren aus der Testvektordatei werden an den Eingang des Moduls angelegt und nach ausreichender
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Verzoegerungszeit der Ausgang mit Referenzwerten, ebenfalls aus der Testvektordatei, verglichen.
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 1
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11110000||000000000000||0000||0000
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 2
#    Time: 50 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11110000||000000000000||0000||1111
#    Time: 50 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 3
#    Time: 75 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11110001||001000110100||0101||0110
#    Time: 75 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 4
#    Time: 100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11110000||000000000000||0000||0000
#    Time: 100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 5
#    Time: 125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1001||11110000||000000000000||1001||0000
#    Time: 125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 6
#    Time: 150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||11110000||000000000000||1111||0000
#    Time: 150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 7
#    Time: 175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11111111||111111111111||1111||1111
#    Time: 175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 8
#    Time: 200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||11110000||000000000000||0001||0000
#    Time: 200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 9
#    Time: 225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0010||11110000||000000000000||0000||0001
#    Time: 225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 10
#    Time: 250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11100000||000000000000||0000||0000
#    Time: 250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 11
#    Time: 275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||11100000||000000000000||0001||0000
#    Time: 275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 12
#    Time: 300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1010||11100001||001000111111||0001||0000
#    Time: 300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 13
#    Time: 325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11000000||000000000000||0000||0000
#    Time: 325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 14
#    Time: 350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1100||11000100||001000000000||1111||0111
#    Time: 350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 15
#    Time: 375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1100||11010100||001000000000||1111||0111
#    Time: 375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 16
#    Time: 400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11100000||000000000000||0000||0000
#    Time: 400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 17
#    Time: 425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11100001||000000000000||1110||0000
#    Time: 425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 18
#    Time: 450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||11101010||101111001101||1111||0010
#    Time: 450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 19
#    Time: 475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||11100001||001001110110||0001||0000
#    Time: 475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 20
#    Time: 500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11101111||111111111111||1111||1111
#    Time: 500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 21
#    Time: 525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11001111||111111111111||1111||1111
#    Time: 525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 22
#    Time: 550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11001110||000000000000||0000||0000
#    Time: 550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 23
#    Time: 575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||11010110||101010111100||1101||1110
#    Time: 575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 24
#    Time: 600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11011111||111111111111||1111||1111
#    Time: 600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 25
#    Time: 625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||10100000||000000000000||0000||0000
#    Time: 625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 26
#    Time: 650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||10111111||111111111111||1111||1111
#    Time: 650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 27
#    Time: 675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1100||10110000||000000000000||0100||0010
#    Time: 675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 28
#    Time: 700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1010||10100110||010101000011||0010||0001
#    Time: 700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 29
#    Time: 725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0010||10101000||100010001000||1000||1000
#    Time: 725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 30
#    Time: 750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0110||10100001||000100010001||0001||0001
#    Time: 750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 31
#    Time: 775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||10111111||111111111111||1111||1111
#    Time: 775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 32
#    Time: 800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1010||10110001||001000110100||0101||0110
#    Time: 800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 33
#    Time: 825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||10000000||000000000000||0000||0000
#    Time: 825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 34
#    Time: 850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10001111||000000000000||0000||0000
#    Time: 850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 35
#    Time: 875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||10001010||111101010101||0101||0101
#    Time: 875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 36
#    Time: 900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0111||10001100||000000000000||1111||1111
#    Time: 900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 37
#    Time: 925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||10000001||101110000000||0000||0000
#    Time: 925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 38
#    Time: 950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10011111||000100000000||0000||0001
#    Time: 950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 39
#    Time: 975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10010000||000000000000||0000||0000
#    Time: 975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 40
#    Time: 1 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10010001||000100000000||0000||0001
#    Time: 1 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 41
#    Time: 1025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10010011||000100000000||0000||0001
#    Time: 1025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 42
#    Time: 1050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10010101||000110101010||1010||1010
#    Time: 1050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 43
#    Time: 1075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10011001||000100100011||0100||0001
#    Time: 1075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 44
#    Time: 1100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01100000||000100100000||0000||0000
#    Time: 1100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 45
#    Time: 1125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||01100101||000100100001||1110||0011
#    Time: 1125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 46
#    Time: 1150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01101111||000100100001||0110||1001
#    Time: 1150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 47
#    Time: 1175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01110000||000100100001||1100||0011
#    Time: 1175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 48
#    Time: 1200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01110000||000100100000||1000||0000
#    Time: 1200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 49
#    Time: 1225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000000||000100100000||0000||0000
#    Time: 1225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 50
#    Time: 1250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000000||000000001111||1111||1111
#    Time: 1250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 51
#    Time: 1275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000000||000000000000||0000||0000
#    Time: 1275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 52
#    Time: 1300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000100||000000000000||0000||0000
#    Time: 1300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 53
#    Time: 1325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000101||000000000000||0000||0000
#    Time: 1325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 54
#    Time: 1350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01001001||000000000000||0000||0000
#    Time: 1350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 55
#    Time: 1375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01001111||111111111111||1111||1111
#    Time: 1375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 56
#    Time: 1400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||1011||0000
#    Time: 1400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 57
#    Time: 1425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001010||000000000000||1011||0000
#    Time: 1425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 58
#    Time: 1450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00001010||000000000000||1011||1111
#    Time: 1450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 59
#    Time: 1475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000001||000000000000||1011||1111
#    Time: 1475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 60
#    Time: 1500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0100||00000010||000000000000||1011||0000
#    Time: 1500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 61
#    Time: 1525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0100||00000011||000000000000||1101||0000
#    Time: 1525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 62
#    Time: 1550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||00000011||001000100000||1111||0000
#    Time: 1550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 63
#    Time: 1575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00001011||000000010000||1011||0000
#    Time: 1575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 64
#    Time: 1600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000100||000000000001||1011||0000
#    Time: 1600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 65
#    Time: 1625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001110||000000000010||1011||0000
#    Time: 1625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 66
#    Time: 1650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00001110||000000000011||1011||1111
#    Time: 1650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 67
#    Time: 1675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000101||000000000101||1011||1111
#    Time: 1675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 68
#    Time: 1700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0100||00000110||000000000110||1011||0000
#    Time: 1700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 69
#    Time: 1725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0100||00000111||000000001010||1101||0000
#    Time: 1725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 70
#    Time: 1750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||00000111||001000101011||1111||0000
#    Time: 1750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 71
#    Time: 1775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00001111||000000011111||1011||0000
#    Time: 1775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 72
#    Time: 1800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00100001||101010110001||1111||1111
#    Time: 1800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 73
#    Time: 1825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00101111||000000000000||0000||0000
#    Time: 1825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 74
#    Time: 1850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1110||00100111||000100100011||0010||0011
#    Time: 1850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 75
#    Time: 1875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00100101||000000000000||0000||0000
#    Time: 1875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 76
#    Time: 1900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00100011||000011111111||0000||0001
#    Time: 1900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 77
#    Time: 1925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1011||00100110||001001001001||0100||0010
#    Time: 1925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 78
#    Time: 1950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110001||101010110001||1111||1111
#    Time: 1950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 79
#    Time: 1975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110111||101010110001||1111||1111
#    Time: 1975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 80
#    Time: 2 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||0000||0000
#    Time: 2 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 80
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Decoderausgang und Referenzwert stimmen nicht ueberein.
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Datensatz: 
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||0000||0000
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Ermitteltets Resultat: 	0100000000000000 = CD_MULTIPLY				
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Erwartetes Resultat:   	0000001000000000 = CD_ARITH_REGISTER			
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 81
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000001||101010110001||1110||1111
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 82
#    Time: 2050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00001111||000000000111||0010||0000
#    Time: 2050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 83
#    Time: 2075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1110||00000111||000100100011||0010||0011
#    Time: 2075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 84
#    Time: 2100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000101||000000000000||0000||0000
#    Time: 2100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 85
#    Time: 2125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000011||000011111111||0000||0001
#    Time: 2125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 86
#    Time: 2150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1011||00000110||001001001001||0100||0010
#    Time: 2150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 87
#    Time: 2175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010001||101010110001||1110||1111
#    Time: 2175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 88
#    Time: 2200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010111||101010110001||1010||1111
#    Time: 2200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 89
#    Time: 2225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||0001||0000
#    Time: 2225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 89
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Decoderausgang und Referenzwert stimmen nicht ueberein.
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Datensatz: 
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||0001||0000
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Ermitteltets Resultat: 	0000001000000000 = CD_ARITH_REGISTER			
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Erwartetes Resultat:   	0000010000000000 = CD_ARITH_REGISTER_REGISTER		
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 90
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000001||101010110001||0111||1111
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 91
#    Time: 2275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00001111||000000000111||0011||0000
#    Time: 2275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 92
#    Time: 2300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1110||00000111||000100100011||0011||0011
#    Time: 2300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 93
#    Time: 2325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000101||000000000000||0001||0000
#    Time: 2325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 94
#    Time: 2350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000011||000011111111||0001||0001
#    Time: 2350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 95
#    Time: 2375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1011||00000110||001001001001||0101||0010
#    Time: 2375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 96
#    Time: 2400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010001||101010110001||0111||1111
#    Time: 2400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 97
#    Time: 2425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010111||101010110001||0011||1111
#    Time: 2425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 98
#    Time: 2450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110010||000011110000||0000||0000
#    Time: 2450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 99
#    Time: 2475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00110010||111111110001||0010||0011
#    Time: 2475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 100
#    Time: 2500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00110010||101111110001||0111||0011
#    Time: 2500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 101
#    Time: 2525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110110||000011110000||0000||0000
#    Time: 2525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 102
#    Time: 2550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000000010000||0000||0000
#    Time: 2550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 103
#    Time: 2575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000011110000||0000||0000
#    Time: 2575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 104
#    Time: 2600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00010010||111111110000||0000||0011
#    Time: 2600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 105
#    Time: 2625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00010010||101111110000||0000||0011
#    Time: 2625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 106
#    Time: 2650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010110||000011110000||0000||0000
#    Time: 2650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 107
#    Time: 2675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||111100000000||0000||0000
#    Time: 2675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 108
#    Time: 2700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1100||00010000||111110110000||0000||0000
#    Time: 2700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 109
#    Time: 2725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010100||111111110000||0000||0000
#    Time: 2725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 110
#    Time: 2750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00010100||111101000000||0000||0000
#    Time: 2750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 111
#    Time: 2775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00010100||111101010000||0000||0000
#    Time: 2775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 112
#    Time: 2800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||1001||0000
#    Time: 2800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 112
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Decoderausgang und Referenzwert stimmen nicht ueberein.
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Datensatz: 
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||1001||0000
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Ermitteltets Resultat: 	0000001000000000 = CD_ARITH_REGISTER			
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Erwartetes Resultat:   	0100000000000000 = CD_MULTIPLY				
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 113
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000001||001100000001||1001||0010
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 114
#    Time: 2850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000011||001100000001||1001||0010
#    Time: 2850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 115
#    Time: 2875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1010||00000010||001000110000||1001||0101
#    Time: 2875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 116
#    Time: 2900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000100||000100010000||1001||0001
#    Time: 2900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 117
#    Time: 2925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000110||011110001001||1001||1010
#    Time: 2925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 118
#    Time: 2950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00001000||011110001001||1001||1010
#    Time: 2950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 119
#    Time: 2975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||00001010||001001000110||1001||1000
#    Time: 2975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 120
#    Time: 3 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001100||000000000000||1001||0000
#    Time: 3 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 121
#    Time: 3025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001110||000000000000||1001||0000
#    Time: 3025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 122
#    Time: 3050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000001||011110001001||1001||1010
#    Time: 3050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 123
#    Time: 3075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000011||011110001001||1001||1010
#    Time: 3075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 124
#    Time: 3100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||00000101||001001000110||1001||1000
#    Time: 3100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 125
#    Time: 3125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000111||000000000000||1001||0000
#    Time: 3125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 126
#    Time: 3150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001001||000000000000||1001||0000
#    Time: 3150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 127
#    Time: 3175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00001011||011110001001||1001||1010
#    Time: 3175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 128
#    Time: 3200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00001101||011110001001||1001||1010
#    Time: 3200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 129
#    Time: 3225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00001111||011110001001||1001||1010
#    Time: 3225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 130
#    Time: 3250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||1001||0000
#    Time: 3250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 130
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Decoderausgang und Referenzwert stimmen nicht ueberein.
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Datensatz: 
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||1001||0000
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Ermitteltets Resultat: 	0000000000000000 = CD_UNDEFINED				
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Erwartetes Resultat:   	1000000000000000 = CD_SWAP				
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 131
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010100||000100100000||1001||0000
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 132
#    Time: 3300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01100000||000000000000||0001||0000
#    Time: 3300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 133
#    Time: 3325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01101111||000100100011||0001||0000
#    Time: 3325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 134
#    Time: 3350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01110000||000000000000||0001||0000
#    Time: 3350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 135
#    Time: 3375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110000||000000000000||0000||0000
#    Time: 3375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 136
#    Time: 3400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010001||000000000000||1001||0000
#    Time: 3400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 136
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Decoderausgang und Referenzwert stimmen nicht ueberein.
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Datensatz: 
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010001||000000000000||1001||0000
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Ermitteltets Resultat: 	0000001000000000 = CD_ARITH_REGISTER			
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Erwartetes Resultat:   	0000000000000000 = CD_UNDEFINED				
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 137
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000000000000||1001||0000
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 138
#    Time: 3450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010011||000000000000||1001||0000
#    Time: 3450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 139
#    Time: 3475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010101||000000000000||1001||0000
#    Time: 3475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 140
#    Time: 3500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010110||000000000000||1001||0000
#    Time: 3500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 141
#    Time: 3525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010111||000000000000||1001||0000
#    Time: 3525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 142
#    Time: 3550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011000||000000000000||1001||0000
#    Time: 3550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 143
#    Time: 3575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011001||000000000000||1001||0000
#    Time: 3575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 144
#    Time: 3600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011010||000000000000||1001||0000
#    Time: 3600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 145
#    Time: 3625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011011||000000000000||1001||0000
#    Time: 3625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 146
#    Time: 3650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011100||000000000000||1001||0000
#    Time: 3650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 147
#    Time: 3675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011101||000000000000||1001||0000
#    Time: 3675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 148
#    Time: 3700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011110||000000000000||1001||0000
#    Time: 3700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 149
#    Time: 3725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011111||000000000000||1001||0000
#    Time: 3725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 150
#    Time: 3750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011110||000000000000||1101||0000
#    Time: 3750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 150
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Decoderausgang und Referenzwert stimmen nicht ueberein.
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Datensatz: 
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011110||000000000000||1101||0000
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Ermitteltets Resultat: 	0000000001000000 = CD_LOAD_STORE_SIGNED_IMMEDIATE		
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Erwartetes Resultat:   	0000000000000000 = CD_UNDEFINED				
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 151
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011110||000000000000||1111||0000
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 152
#    Time: 3800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001110||000000000000||1101||0000
#    Time: 3800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 153
#    Time: 3825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001110||000000000000||1111||0000
#    Time: 3825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 154
#    Time: 3850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||1000||0000
#    Time: 3850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 155
#    Time: 3875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000000000000||1000||0000
#    Time: 3875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 156
#    Time: 3900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||1010||0000
#    Time: 3900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 157
#    Time: 3925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||001000110100||1110||0000
#    Time: 3925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 158
#    Time: 3950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||001000110100||0001||0000
#    Time: 3950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 159
#    Time: 3975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000000000000||0001||0000
#    Time: 3975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 160
#    Time: 4 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||0111||0000
#    Time: 4 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Simulation beendet.
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Gesamtzahl der Fehler: 6
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Funktionstest nicht bestanden.
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Funktionstest nicht bestanden.
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Abdeckung der Instruktionsgruppen durch die Testvektoren und jeweils aufgetretene Fehler:
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 29	 x  	CD_UNDEFINED				 : 2 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 9	 x  	CD_SWI					 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 15	 x  	CD_COPROCESSOR			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 8	 x  	CD_BRANCH				 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 11	 x  	CD_LOAD_STORE_MULTIPLE			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 7	 x  	CD_LOAD_STORE_UNSIGNED_IMMEDIATE	 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 5	 x  	CD_LOAD_STORE_UNSIGNED_REGISTER	 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 8	 x  	CD_LOAD_STORE_SIGNED_IMMEDIATE		 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 8	 x  	CD_LOAD_STORE_SIGNED_REGISTER		 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 8	 x  	CD_ARITH_IMMEDIATE			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 9	 x  	CD_ARITH_REGISTER			 : 1 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 9	 x  	CD_ARITH_REGISTER_REGISTER		 : 1 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 4	 x  	CD_MSR_IMMEDIATE			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 5	 x  	CD_MSR_REGISTER			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 5	 x  	CD_MRS					 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 18	 x  	CD_MULTIPLY				 : 1 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 2	 x  	CD_SWAP				 : 1 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 0	 x  	Fehlerhafte Codes innerhalb der Testvektordatei  : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Punkte: 0/3
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Failure:  EOT (END OF TEST) - Diese Fehlermeldung stoppt den Simulator unabhaengig von tatsaechlich aufgetretenen Fehlern!
#    Time: 4025 ns  Iteration: 0  Process: /armcoarseinstructiondecoder_tb/TB File: ./src/ArmCoarseInstructionDecoder_tb.vhd
# Break in Process TB at ./src/ArmCoarseInstructionDecoder_tb.vhd line 216
vcom -work ./work/ ./src/ArmFilePaths.vhd
# QuestaSim-64 vcom 10.2c_5 Compiler 2013.11 Nov 19 2013
# -- Loading package STANDARD
# -- Compiling package ArmFilePaths
# ** Error: ./src/ArmFilePaths.vhd(6): near "end": expecting ';'
# /afs/tu-berlin.de/units/Fak_IV/aes/tools/mentor/questasim/linux_x86_64/vcom failed.
vcom -work ./work/ ./src/ArmFilePaths.vhd
# QuestaSim-64 vcom 10.2c_5 Compiler 2013.11 Nov 19 2013
# -- Loading package STANDARD
# -- Compiling package ArmFilePaths
# -- Compiling package body ArmFilePaths
# -- Loading package ArmFilePaths
vcom -work ./work/ ./src/ArmCoarseInstructionDecoder_tb.vhd
# QuestaSim-64 vcom 10.2c_5 Compiler 2013.11 Nov 19 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ArmTypes
# ** Error: (vcom-13) Recompile work.tb_tools because work.armfilepaths has changed.
# ** Error: ./src/ArmCoarseInstructionDecoder_tb.vhd(17): (vcom-1195) Cannot find expanded name "work.TB_TOOLS".
# ** Error: ./src/ArmCoarseInstructionDecoder_tb.vhd(17): Unknown expanded name.
# -- Loading package NUMERIC_STD
# -- Loading package ArmConfiguration
# ** Error: ./src/ArmCoarseInstructionDecoder_tb.vhd(20): VHDL Compiler exiting
# /afs/tu-berlin.de/units/Fak_IV/aes/tools/mentor/questasim/linux_x86_64/vcom failed.
vcom -work ./work/ ./src/TB_Tools.vhd
# QuestaSim-64 vcom 10.2c_5 Compiler 2013.11 Nov 19 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ArmTypes
# -- Loading package ArmConfiguration
# -- Loading package ArmFilePaths
# -- Compiling package TB_Tools
# ** Warning: ./src/TB_Tools.vhd(152): (vcom-1236) Shared variables must be of a protected type.
# ** Warning: ./src/TB_Tools.vhd(153): (vcom-1236) Shared variables must be of a protected type.
# -- Compiling package body TB_Tools
# -- Loading package TB_Tools
vcom -work ./work/ ./src/ArmCoarseInstructionDecoder_tb.vhd
# QuestaSim-64 vcom 10.2c_5 Compiler 2013.11 Nov 19 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ArmTypes
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ArmConfiguration
# -- Loading package ArmFilePaths
# -- Loading package TB_Tools
# -- Compiling entity ArmCoarseInstructionDecoder_tb
# -- Compiling architecture testbench of ArmCoarseInstructionDecoder_tb
# ** Warning: [9] ./src/ArmCoarseInstructionDecoder_tb.vhd(26): (vcom-1013) Initial value of "TESTDATA_PATH" depends on value of signal "TESTDATA_FOLDER_PATH".
vsim -voptargs=+acc work.armcoarseinstructiondecoder_tb
# vsim -voptargs=+acc work.armcoarseinstructiondecoder_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.armtypes(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.armconfiguration
# Loading work.armfilepaths(body)
# Loading work.tb_tools(body)
# Loading work.armcoarseinstructiondecoder_tb(testbench)
# Loading work.armcoarseinstructiondecoder(behave)
vcom -work ./work/ ./src/ArmCoarseInstructionDecoder_tb.vhd
# QuestaSim-64 vcom 10.2c_5 Compiler 2013.11 Nov 19 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ArmTypes
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ArmConfiguration
# -- Loading package ArmFilePaths
# -- Loading package TB_Tools
# -- Compiling entity ArmCoarseInstructionDecoder_tb
# -- Compiling architecture testbench of ArmCoarseInstructionDecoder_tb
# ** Warning: [9] ./src/ArmCoarseInstructionDecoder_tb.vhd(26): (vcom-1013) Initial value of "TESTDATA_PATH" depends on value of signal "TESTDATA_FOLDER_PATH".
run -all
# ** Note: --------------------------------------------------------------------------------
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Simulationsbeginn
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Verfahren: Testvektoren aus der Testvektordatei werden an den Eingang des Moduls angelegt und nach ausreichender
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Verzoegerungszeit der Ausgang mit Referenzwerten, ebenfalls aus der Testvektordatei, verglichen.
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 1
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11110000||000000000000||0000||0000
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 2
#    Time: 50 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11110000||000000000000||0000||1111
#    Time: 50 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 3
#    Time: 75 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11110001||001000110100||0101||0110
#    Time: 75 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 4
#    Time: 100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11110000||000000000000||0000||0000
#    Time: 100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 5
#    Time: 125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1001||11110000||000000000000||1001||0000
#    Time: 125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 6
#    Time: 150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||11110000||000000000000||1111||0000
#    Time: 150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 7
#    Time: 175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11111111||111111111111||1111||1111
#    Time: 175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 8
#    Time: 200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||11110000||000000000000||0001||0000
#    Time: 200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 9
#    Time: 225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0010||11110000||000000000000||0000||0001
#    Time: 225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 10
#    Time: 250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11100000||000000000000||0000||0000
#    Time: 250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 11
#    Time: 275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||11100000||000000000000||0001||0000
#    Time: 275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 12
#    Time: 300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1010||11100001||001000111111||0001||0000
#    Time: 300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 13
#    Time: 325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11000000||000000000000||0000||0000
#    Time: 325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 14
#    Time: 350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1100||11000100||001000000000||1111||0111
#    Time: 350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 15
#    Time: 375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1100||11010100||001000000000||1111||0111
#    Time: 375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 16
#    Time: 400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11100000||000000000000||0000||0000
#    Time: 400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 17
#    Time: 425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11100001||000000000000||1110||0000
#    Time: 425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 18
#    Time: 450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||11101010||101111001101||1111||0010
#    Time: 450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 19
#    Time: 475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||11100001||001001110110||0001||0000
#    Time: 475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 20
#    Time: 500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11101111||111111111111||1111||1111
#    Time: 500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 21
#    Time: 525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11001111||111111111111||1111||1111
#    Time: 525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 22
#    Time: 550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11001110||000000000000||0000||0000
#    Time: 550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 23
#    Time: 575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||11010110||101010111100||1101||1110
#    Time: 575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 24
#    Time: 600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11011111||111111111111||1111||1111
#    Time: 600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 25
#    Time: 625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||10100000||000000000000||0000||0000
#    Time: 625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 26
#    Time: 650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||10111111||111111111111||1111||1111
#    Time: 650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 27
#    Time: 675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1100||10110000||000000000000||0100||0010
#    Time: 675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 28
#    Time: 700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1010||10100110||010101000011||0010||0001
#    Time: 700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 29
#    Time: 725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0010||10101000||100010001000||1000||1000
#    Time: 725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 30
#    Time: 750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0110||10100001||000100010001||0001||0001
#    Time: 750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 31
#    Time: 775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||10111111||111111111111||1111||1111
#    Time: 775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 32
#    Time: 800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1010||10110001||001000110100||0101||0110
#    Time: 800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 33
#    Time: 825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||10000000||000000000000||0000||0000
#    Time: 825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 34
#    Time: 850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10001111||000000000000||0000||0000
#    Time: 850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 35
#    Time: 875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||10001010||111101010101||0101||0101
#    Time: 875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 36
#    Time: 900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0111||10001100||000000000000||1111||1111
#    Time: 900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 37
#    Time: 925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||10000001||101110000000||0000||0000
#    Time: 925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 38
#    Time: 950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10011111||000100000000||0000||0001
#    Time: 950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 39
#    Time: 975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10010000||000000000000||0000||0000
#    Time: 975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 40
#    Time: 1 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10010001||000100000000||0000||0001
#    Time: 1 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 41
#    Time: 1025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10010011||000100000000||0000||0001
#    Time: 1025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 42
#    Time: 1050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10010101||000110101010||1010||1010
#    Time: 1050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 43
#    Time: 1075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10011001||000100100011||0100||0001
#    Time: 1075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 44
#    Time: 1100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01100000||000100100000||0000||0000
#    Time: 1100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 45
#    Time: 1125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||01100101||000100100001||1110||0011
#    Time: 1125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 46
#    Time: 1150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01101111||000100100001||0110||1001
#    Time: 1150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 47
#    Time: 1175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01110000||000100100001||1100||0011
#    Time: 1175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 48
#    Time: 1200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01110000||000100100000||1000||0000
#    Time: 1200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 49
#    Time: 1225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000000||000100100000||0000||0000
#    Time: 1225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 50
#    Time: 1250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000000||000000001111||1111||1111
#    Time: 1250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 51
#    Time: 1275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000000||000000000000||0000||0000
#    Time: 1275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 52
#    Time: 1300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000100||000000000000||0000||0000
#    Time: 1300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 53
#    Time: 1325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000101||000000000000||0000||0000
#    Time: 1325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 54
#    Time: 1350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01001001||000000000000||0000||0000
#    Time: 1350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 55
#    Time: 1375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01001111||111111111111||1111||1111
#    Time: 1375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 56
#    Time: 1400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||1011||0000
#    Time: 1400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 57
#    Time: 1425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001010||000000000000||1011||0000
#    Time: 1425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 58
#    Time: 1450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00001010||000000000000||1011||1111
#    Time: 1450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 59
#    Time: 1475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000001||000000000000||1011||1111
#    Time: 1475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 60
#    Time: 1500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0100||00000010||000000000000||1011||0000
#    Time: 1500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 61
#    Time: 1525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0100||00000011||000000000000||1101||0000
#    Time: 1525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 62
#    Time: 1550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||00000011||001000100000||1111||0000
#    Time: 1550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 63
#    Time: 1575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00001011||000000010000||1011||0000
#    Time: 1575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 64
#    Time: 1600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000100||000000000001||1011||0000
#    Time: 1600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 65
#    Time: 1625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001110||000000000010||1011||0000
#    Time: 1625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 66
#    Time: 1650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00001110||000000000011||1011||1111
#    Time: 1650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 67
#    Time: 1675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000101||000000000101||1011||1111
#    Time: 1675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 68
#    Time: 1700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0100||00000110||000000000110||1011||0000
#    Time: 1700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 69
#    Time: 1725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0100||00000111||000000001010||1101||0000
#    Time: 1725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 70
#    Time: 1750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||00000111||001000101011||1111||0000
#    Time: 1750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 71
#    Time: 1775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00001111||000000011111||1011||0000
#    Time: 1775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 72
#    Time: 1800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00100001||101010110001||1111||1111
#    Time: 1800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 73
#    Time: 1825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00101111||000000000000||0000||0000
#    Time: 1825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 74
#    Time: 1850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1110||00100111||000100100011||0010||0011
#    Time: 1850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 75
#    Time: 1875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00100101||000000000000||0000||0000
#    Time: 1875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 76
#    Time: 1900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00100011||000011111111||0000||0001
#    Time: 1900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 77
#    Time: 1925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1011||00100110||001001001001||0100||0010
#    Time: 1925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 78
#    Time: 1950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110001||101010110001||1111||1111
#    Time: 1950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 79
#    Time: 1975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110111||101010110001||1111||1111
#    Time: 1975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 80
#    Time: 2 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||0000||0000
#    Time: 2 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 80
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Decoderausgang und Referenzwert stimmen nicht ueberein.
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Datensatz: 
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||0000||0000
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Ermitteltets Resultat: 	0100000000000000 = CD_MULTIPLY				
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Erwartetes Resultat:   	0000001000000000 = CD_ARITH_REGISTER			
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 81
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000001||101010110001||1110||1111
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 82
#    Time: 2050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00001111||000000000111||0010||0000
#    Time: 2050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 83
#    Time: 2075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1110||00000111||000100100011||0010||0011
#    Time: 2075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 84
#    Time: 2100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000101||000000000000||0000||0000
#    Time: 2100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 85
#    Time: 2125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000011||000011111111||0000||0001
#    Time: 2125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 86
#    Time: 2150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1011||00000110||001001001001||0100||0010
#    Time: 2150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 87
#    Time: 2175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010001||101010110001||1110||1111
#    Time: 2175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 88
#    Time: 2200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010111||101010110001||1010||1111
#    Time: 2200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 89
#    Time: 2225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||0001||0000
#    Time: 2225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 89
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Decoderausgang und Referenzwert stimmen nicht ueberein.
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Datensatz: 
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||0001||0000
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Ermitteltets Resultat: 	0000001000000000 = CD_ARITH_REGISTER			
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Erwartetes Resultat:   	0000010000000000 = CD_ARITH_REGISTER_REGISTER		
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 90
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000001||101010110001||0111||1111
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 91
#    Time: 2275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00001111||000000000111||0011||0000
#    Time: 2275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 92
#    Time: 2300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1110||00000111||000100100011||0011||0011
#    Time: 2300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 93
#    Time: 2325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000101||000000000000||0001||0000
#    Time: 2325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 94
#    Time: 2350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000011||000011111111||0001||0001
#    Time: 2350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 95
#    Time: 2375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1011||00000110||001001001001||0101||0010
#    Time: 2375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 96
#    Time: 2400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010001||101010110001||0111||1111
#    Time: 2400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 97
#    Time: 2425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010111||101010110001||0011||1111
#    Time: 2425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 98
#    Time: 2450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110010||000011110000||0000||0000
#    Time: 2450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 99
#    Time: 2475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00110010||111111110001||0010||0011
#    Time: 2475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 100
#    Time: 2500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00110010||101111110001||0111||0011
#    Time: 2500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 101
#    Time: 2525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110110||000011110000||0000||0000
#    Time: 2525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 102
#    Time: 2550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000000010000||0000||0000
#    Time: 2550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 103
#    Time: 2575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000011110000||0000||0000
#    Time: 2575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 104
#    Time: 2600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00010010||111111110000||0000||0011
#    Time: 2600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 105
#    Time: 2625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00010010||101111110000||0000||0011
#    Time: 2625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 106
#    Time: 2650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010110||000011110000||0000||0000
#    Time: 2650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 107
#    Time: 2675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||111100000000||0000||0000
#    Time: 2675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 108
#    Time: 2700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1100||00010000||111110110000||0000||0000
#    Time: 2700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 109
#    Time: 2725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010100||111111110000||0000||0000
#    Time: 2725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 110
#    Time: 2750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00010100||111101000000||0000||0000
#    Time: 2750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 111
#    Time: 2775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00010100||111101010000||0000||0000
#    Time: 2775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 112
#    Time: 2800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||1001||0000
#    Time: 2800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 112
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Decoderausgang und Referenzwert stimmen nicht ueberein.
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Datensatz: 
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||1001||0000
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Ermitteltets Resultat: 	0000001000000000 = CD_ARITH_REGISTER			
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Erwartetes Resultat:   	0100000000000000 = CD_MULTIPLY				
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 113
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000001||001100000001||1001||0010
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 114
#    Time: 2850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000011||001100000001||1001||0010
#    Time: 2850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 115
#    Time: 2875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1010||00000010||001000110000||1001||0101
#    Time: 2875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 116
#    Time: 2900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000100||000100010000||1001||0001
#    Time: 2900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 117
#    Time: 2925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000110||011110001001||1001||1010
#    Time: 2925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 118
#    Time: 2950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00001000||011110001001||1001||1010
#    Time: 2950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 119
#    Time: 2975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||00001010||001001000110||1001||1000
#    Time: 2975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 120
#    Time: 3 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001100||000000000000||1001||0000
#    Time: 3 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 121
#    Time: 3025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001110||000000000000||1001||0000
#    Time: 3025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 122
#    Time: 3050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000001||011110001001||1001||1010
#    Time: 3050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 123
#    Time: 3075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000011||011110001001||1001||1010
#    Time: 3075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 124
#    Time: 3100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||00000101||001001000110||1001||1000
#    Time: 3100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 125
#    Time: 3125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000111||000000000000||1001||0000
#    Time: 3125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 126
#    Time: 3150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001001||000000000000||1001||0000
#    Time: 3150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 127
#    Time: 3175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00001011||011110001001||1001||1010
#    Time: 3175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 128
#    Time: 3200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00001101||011110001001||1001||1010
#    Time: 3200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 129
#    Time: 3225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00001111||011110001001||1001||1010
#    Time: 3225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 130
#    Time: 3250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||1001||0000
#    Time: 3250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 130
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Decoderausgang und Referenzwert stimmen nicht ueberein.
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Datensatz: 
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||1001||0000
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Ermitteltets Resultat: 	0000000000000000 = CD_UNDEFINED				
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Erwartetes Resultat:   	1000000000000000 = CD_SWAP				
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 131
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010100||000100100000||1001||0000
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 132
#    Time: 3300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01100000||000000000000||0001||0000
#    Time: 3300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 133
#    Time: 3325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01101111||000100100011||0001||0000
#    Time: 3325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 134
#    Time: 3350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01110000||000000000000||0001||0000
#    Time: 3350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 135
#    Time: 3375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110000||000000000000||0000||0000
#    Time: 3375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 136
#    Time: 3400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010001||000000000000||1001||0000
#    Time: 3400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 136
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Decoderausgang und Referenzwert stimmen nicht ueberein.
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Datensatz: 
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010001||000000000000||1001||0000
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Ermitteltets Resultat: 	0000001000000000 = CD_ARITH_REGISTER			
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Erwartetes Resultat:   	0000000000000000 = CD_UNDEFINED				
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 137
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000000000000||1001||0000
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 138
#    Time: 3450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010011||000000000000||1001||0000
#    Time: 3450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 139
#    Time: 3475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010101||000000000000||1001||0000
#    Time: 3475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 140
#    Time: 3500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010110||000000000000||1001||0000
#    Time: 3500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 141
#    Time: 3525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010111||000000000000||1001||0000
#    Time: 3525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 142
#    Time: 3550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011000||000000000000||1001||0000
#    Time: 3550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 143
#    Time: 3575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011001||000000000000||1001||0000
#    Time: 3575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 144
#    Time: 3600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011010||000000000000||1001||0000
#    Time: 3600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 145
#    Time: 3625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011011||000000000000||1001||0000
#    Time: 3625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 146
#    Time: 3650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011100||000000000000||1001||0000
#    Time: 3650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 147
#    Time: 3675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011101||000000000000||1001||0000
#    Time: 3675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 148
#    Time: 3700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011110||000000000000||1001||0000
#    Time: 3700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 149
#    Time: 3725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011111||000000000000||1001||0000
#    Time: 3725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 150
#    Time: 3750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011110||000000000000||1101||0000
#    Time: 3750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 150
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Decoderausgang und Referenzwert stimmen nicht ueberein.
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Datensatz: 
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011110||000000000000||1101||0000
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Ermitteltets Resultat: 	0000000001000000 = CD_LOAD_STORE_SIGNED_IMMEDIATE		
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Erwartetes Resultat:   	0000000000000000 = CD_UNDEFINED				
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 151
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011110||000000000000||1111||0000
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 152
#    Time: 3800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001110||000000000000||1101||0000
#    Time: 3800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 153
#    Time: 3825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001110||000000000000||1111||0000
#    Time: 3825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 154
#    Time: 3850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||1000||0000
#    Time: 3850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 155
#    Time: 3875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000000000000||1000||0000
#    Time: 3875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 156
#    Time: 3900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||1010||0000
#    Time: 3900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 157
#    Time: 3925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||001000110100||1110||0000
#    Time: 3925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 158
#    Time: 3950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||001000110100||0001||0000
#    Time: 3950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 159
#    Time: 3975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000000000000||0001||0000
#    Time: 3975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 160
#    Time: 4 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||0111||0000
#    Time: 4 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Simulation beendet.
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Gesamtzahl der Fehler: 6
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Funktionstest nicht bestanden.
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Funktionstest nicht bestanden.
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Abdeckung der Instruktionsgruppen durch die Testvektoren und jeweils aufgetretene Fehler:
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 29	 x  	CD_UNDEFINED				 : 2 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 9	 x  	CD_SWI					 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 15	 x  	CD_COPROCESSOR			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 8	 x  	CD_BRANCH				 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 11	 x  	CD_LOAD_STORE_MULTIPLE			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 7	 x  	CD_LOAD_STORE_UNSIGNED_IMMEDIATE	 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 5	 x  	CD_LOAD_STORE_UNSIGNED_REGISTER	 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 8	 x  	CD_LOAD_STORE_SIGNED_IMMEDIATE		 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 8	 x  	CD_LOAD_STORE_SIGNED_REGISTER		 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 8	 x  	CD_ARITH_IMMEDIATE			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 9	 x  	CD_ARITH_REGISTER			 : 1 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 9	 x  	CD_ARITH_REGISTER_REGISTER		 : 1 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 4	 x  	CD_MSR_IMMEDIATE			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 5	 x  	CD_MSR_REGISTER			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 5	 x  	CD_MRS					 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 18	 x  	CD_MULTIPLY				 : 1 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 2	 x  	CD_SWAP				 : 1 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 0	 x  	Fehlerhafte Codes innerhalb der Testvektordatei  : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Punkte: 0/3
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Failure:  EOT (END OF TEST) - Diese Fehlermeldung stoppt den Simulator unabhaengig von tatsaechlich aufgetretenen Fehlern!
#    Time: 4025 ns  Iteration: 0  Process: /armcoarseinstructiondecoder_tb/TB File: ./src/ArmCoarseInstructionDecoder_tb.vhd
# Break in Process TB at ./src/ArmCoarseInstructionDecoder_tb.vhd line 216
vcom -work ./work/ ./src/ArmCoarseInstructionDecoder.vhd
# QuestaSim-64 vcom 10.2c_5 Compiler 2013.11 Nov 19 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ArmTypes
# -- Compiling entity ArmCoarseInstructionDecoder
# -- Compiling architecture behave of ArmCoarseInstructionDecoder
vsim -voptargs=+acc work.armcoarseinstructiondecoder_tb
# vsim -voptargs=+acc work.armcoarseinstructiondecoder_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.armtypes(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.armconfiguration
# Loading work.armfilepaths(body)
# Loading work.tb_tools(body)
# Loading work.armcoarseinstructiondecoder_tb(testbench)
# Loading work.armcoarseinstructiondecoder(behave)
vsim -voptargs=+acc work.armcoarseinstructiondecoder_tb
# vsim -voptargs=+acc work.armcoarseinstructiondecoder_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.armtypes(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.armconfiguration
# Loading work.armfilepaths(body)
# Loading work.tb_tools(body)
# Loading work.armcoarseinstructiondecoder_tb(testbench)
# Loading work.armcoarseinstructiondecoder(behave)
run -all
# ** Note: --------------------------------------------------------------------------------
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Simulationsbeginn
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Verfahren: Testvektoren aus der Testvektordatei werden an den Eingang des Moduls angelegt und nach ausreichender
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Verzoegerungszeit der Ausgang mit Referenzwerten, ebenfalls aus der Testvektordatei, verglichen.
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 1
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11110000||000000000000||0000||0000
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 2
#    Time: 50 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11110000||000000000000||0000||1111
#    Time: 50 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 3
#    Time: 75 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11110001||001000110100||0101||0110
#    Time: 75 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 4
#    Time: 100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11110000||000000000000||0000||0000
#    Time: 100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 5
#    Time: 125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1001||11110000||000000000000||1001||0000
#    Time: 125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 6
#    Time: 150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||11110000||000000000000||1111||0000
#    Time: 150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 7
#    Time: 175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11111111||111111111111||1111||1111
#    Time: 175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 8
#    Time: 200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||11110000||000000000000||0001||0000
#    Time: 200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 9
#    Time: 225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0010||11110000||000000000000||0000||0001
#    Time: 225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 10
#    Time: 250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11100000||000000000000||0000||0000
#    Time: 250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 11
#    Time: 275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||11100000||000000000000||0001||0000
#    Time: 275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 12
#    Time: 300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1010||11100001||001000111111||0001||0000
#    Time: 300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 13
#    Time: 325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11000000||000000000000||0000||0000
#    Time: 325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 14
#    Time: 350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1100||11000100||001000000000||1111||0111
#    Time: 350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 15
#    Time: 375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1100||11010100||001000000000||1111||0111
#    Time: 375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 16
#    Time: 400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11100000||000000000000||0000||0000
#    Time: 400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 17
#    Time: 425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11100001||000000000000||1110||0000
#    Time: 425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 18
#    Time: 450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||11101010||101111001101||1111||0010
#    Time: 450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 19
#    Time: 475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||11100001||001001110110||0001||0000
#    Time: 475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 20
#    Time: 500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11101111||111111111111||1111||1111
#    Time: 500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 21
#    Time: 525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11001111||111111111111||1111||1111
#    Time: 525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 22
#    Time: 550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11001110||000000000000||0000||0000
#    Time: 550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 23
#    Time: 575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||11010110||101010111100||1101||1110
#    Time: 575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 24
#    Time: 600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11011111||111111111111||1111||1111
#    Time: 600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 25
#    Time: 625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||10100000||000000000000||0000||0000
#    Time: 625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 26
#    Time: 650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||10111111||111111111111||1111||1111
#    Time: 650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 27
#    Time: 675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1100||10110000||000000000000||0100||0010
#    Time: 675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 28
#    Time: 700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1010||10100110||010101000011||0010||0001
#    Time: 700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 29
#    Time: 725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0010||10101000||100010001000||1000||1000
#    Time: 725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 30
#    Time: 750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0110||10100001||000100010001||0001||0001
#    Time: 750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 31
#    Time: 775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||10111111||111111111111||1111||1111
#    Time: 775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 32
#    Time: 800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1010||10110001||001000110100||0101||0110
#    Time: 800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 33
#    Time: 825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||10000000||000000000000||0000||0000
#    Time: 825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 34
#    Time: 850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10001111||000000000000||0000||0000
#    Time: 850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 35
#    Time: 875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||10001010||111101010101||0101||0101
#    Time: 875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 36
#    Time: 900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0111||10001100||000000000000||1111||1111
#    Time: 900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 37
#    Time: 925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||10000001||101110000000||0000||0000
#    Time: 925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 38
#    Time: 950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10011111||000100000000||0000||0001
#    Time: 950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 39
#    Time: 975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10010000||000000000000||0000||0000
#    Time: 975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 40
#    Time: 1 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10010001||000100000000||0000||0001
#    Time: 1 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 41
#    Time: 1025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10010011||000100000000||0000||0001
#    Time: 1025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 42
#    Time: 1050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10010101||000110101010||1010||1010
#    Time: 1050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 43
#    Time: 1075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10011001||000100100011||0100||0001
#    Time: 1075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 44
#    Time: 1100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01100000||000100100000||0000||0000
#    Time: 1100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 45
#    Time: 1125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||01100101||000100100001||1110||0011
#    Time: 1125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 46
#    Time: 1150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01101111||000100100001||0110||1001
#    Time: 1150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 47
#    Time: 1175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01110000||000100100001||1100||0011
#    Time: 1175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 48
#    Time: 1200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01110000||000100100000||1000||0000
#    Time: 1200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 49
#    Time: 1225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000000||000100100000||0000||0000
#    Time: 1225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 50
#    Time: 1250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000000||000000001111||1111||1111
#    Time: 1250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 51
#    Time: 1275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000000||000000000000||0000||0000
#    Time: 1275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 52
#    Time: 1300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000100||000000000000||0000||0000
#    Time: 1300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 53
#    Time: 1325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000101||000000000000||0000||0000
#    Time: 1325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 54
#    Time: 1350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01001001||000000000000||0000||0000
#    Time: 1350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 55
#    Time: 1375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01001111||111111111111||1111||1111
#    Time: 1375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 56
#    Time: 1400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||1011||0000
#    Time: 1400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 57
#    Time: 1425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001010||000000000000||1011||0000
#    Time: 1425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 58
#    Time: 1450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00001010||000000000000||1011||1111
#    Time: 1450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 59
#    Time: 1475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000001||000000000000||1011||1111
#    Time: 1475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 60
#    Time: 1500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0100||00000010||000000000000||1011||0000
#    Time: 1500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 61
#    Time: 1525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0100||00000011||000000000000||1101||0000
#    Time: 1525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 62
#    Time: 1550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||00000011||001000100000||1111||0000
#    Time: 1550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 63
#    Time: 1575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00001011||000000010000||1011||0000
#    Time: 1575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 64
#    Time: 1600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000100||000000000001||1011||0000
#    Time: 1600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 65
#    Time: 1625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001110||000000000010||1011||0000
#    Time: 1625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 66
#    Time: 1650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00001110||000000000011||1011||1111
#    Time: 1650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 67
#    Time: 1675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000101||000000000101||1011||1111
#    Time: 1675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 68
#    Time: 1700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0100||00000110||000000000110||1011||0000
#    Time: 1700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 69
#    Time: 1725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0100||00000111||000000001010||1101||0000
#    Time: 1725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 70
#    Time: 1750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||00000111||001000101011||1111||0000
#    Time: 1750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 71
#    Time: 1775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00001111||000000011111||1011||0000
#    Time: 1775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 72
#    Time: 1800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00100001||101010110001||1111||1111
#    Time: 1800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 73
#    Time: 1825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00101111||000000000000||0000||0000
#    Time: 1825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 74
#    Time: 1850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1110||00100111||000100100011||0010||0011
#    Time: 1850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 75
#    Time: 1875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00100101||000000000000||0000||0000
#    Time: 1875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 76
#    Time: 1900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00100011||000011111111||0000||0001
#    Time: 1900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 77
#    Time: 1925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1011||00100110||001001001001||0100||0010
#    Time: 1925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 78
#    Time: 1950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110001||101010110001||1111||1111
#    Time: 1950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 79
#    Time: 1975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110111||101010110001||1111||1111
#    Time: 1975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 80
#    Time: 2 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||0000||0000
#    Time: 2 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 80
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Decoderausgang und Referenzwert stimmen nicht ueberein.
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Datensatz: 
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||0000||0000
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Ermitteltets Resultat: 	0100000000000000 = CD_MULTIPLY				
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Erwartetes Resultat:   	0000001000000000 = CD_ARITH_REGISTER			
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 81
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000001||101010110001||1110||1111
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 82
#    Time: 2050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00001111||000000000111||0010||0000
#    Time: 2050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 83
#    Time: 2075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1110||00000111||000100100011||0010||0011
#    Time: 2075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 84
#    Time: 2100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000101||000000000000||0000||0000
#    Time: 2100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 85
#    Time: 2125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000011||000011111111||0000||0001
#    Time: 2125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 86
#    Time: 2150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1011||00000110||001001001001||0100||0010
#    Time: 2150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 87
#    Time: 2175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010001||101010110001||1110||1111
#    Time: 2175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 88
#    Time: 2200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010111||101010110001||1010||1111
#    Time: 2200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 89
#    Time: 2225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||0001||0000
#    Time: 2225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 89
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Decoderausgang und Referenzwert stimmen nicht ueberein.
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Datensatz: 
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||0001||0000
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Ermitteltets Resultat: 	0000001000000000 = CD_ARITH_REGISTER			
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Erwartetes Resultat:   	0000010000000000 = CD_ARITH_REGISTER_REGISTER		
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 90
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000001||101010110001||0111||1111
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 91
#    Time: 2275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00001111||000000000111||0011||0000
#    Time: 2275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 92
#    Time: 2300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1110||00000111||000100100011||0011||0011
#    Time: 2300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 93
#    Time: 2325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000101||000000000000||0001||0000
#    Time: 2325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 94
#    Time: 2350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000011||000011111111||0001||0001
#    Time: 2350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 95
#    Time: 2375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1011||00000110||001001001001||0101||0010
#    Time: 2375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 96
#    Time: 2400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010001||101010110001||0111||1111
#    Time: 2400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 97
#    Time: 2425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010111||101010110001||0011||1111
#    Time: 2425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 98
#    Time: 2450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110010||000011110000||0000||0000
#    Time: 2450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 99
#    Time: 2475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00110010||111111110001||0010||0011
#    Time: 2475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 100
#    Time: 2500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00110010||101111110001||0111||0011
#    Time: 2500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 101
#    Time: 2525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110110||000011110000||0000||0000
#    Time: 2525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 102
#    Time: 2550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000000010000||0000||0000
#    Time: 2550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 103
#    Time: 2575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000011110000||0000||0000
#    Time: 2575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 104
#    Time: 2600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00010010||111111110000||0000||0011
#    Time: 2600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 105
#    Time: 2625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00010010||101111110000||0000||0011
#    Time: 2625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 106
#    Time: 2650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010110||000011110000||0000||0000
#    Time: 2650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 107
#    Time: 2675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||111100000000||0000||0000
#    Time: 2675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 108
#    Time: 2700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1100||00010000||111110110000||0000||0000
#    Time: 2700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 109
#    Time: 2725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010100||111111110000||0000||0000
#    Time: 2725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 110
#    Time: 2750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00010100||111101000000||0000||0000
#    Time: 2750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 111
#    Time: 2775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00010100||111101010000||0000||0000
#    Time: 2775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 112
#    Time: 2800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||1001||0000
#    Time: 2800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 112
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Decoderausgang und Referenzwert stimmen nicht ueberein.
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Datensatz: 
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||1001||0000
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Ermitteltets Resultat: 	0000001000000000 = CD_ARITH_REGISTER			
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Erwartetes Resultat:   	0100000000000000 = CD_MULTIPLY				
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 113
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000001||001100000001||1001||0010
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 114
#    Time: 2850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000011||001100000001||1001||0010
#    Time: 2850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 115
#    Time: 2875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1010||00000010||001000110000||1001||0101
#    Time: 2875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 116
#    Time: 2900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000100||000100010000||1001||0001
#    Time: 2900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 117
#    Time: 2925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000110||011110001001||1001||1010
#    Time: 2925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 118
#    Time: 2950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00001000||011110001001||1001||1010
#    Time: 2950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 119
#    Time: 2975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||00001010||001001000110||1001||1000
#    Time: 2975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 120
#    Time: 3 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001100||000000000000||1001||0000
#    Time: 3 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 121
#    Time: 3025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001110||000000000000||1001||0000
#    Time: 3025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 122
#    Time: 3050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000001||011110001001||1001||1010
#    Time: 3050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 123
#    Time: 3075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000011||011110001001||1001||1010
#    Time: 3075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 124
#    Time: 3100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||00000101||001001000110||1001||1000
#    Time: 3100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 125
#    Time: 3125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000111||000000000000||1001||0000
#    Time: 3125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 126
#    Time: 3150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001001||000000000000||1001||0000
#    Time: 3150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 127
#    Time: 3175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00001011||011110001001||1001||1010
#    Time: 3175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 128
#    Time: 3200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00001101||011110001001||1001||1010
#    Time: 3200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 129
#    Time: 3225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00001111||011110001001||1001||1010
#    Time: 3225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 130
#    Time: 3250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||1001||0000
#    Time: 3250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 130
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Decoderausgang und Referenzwert stimmen nicht ueberein.
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Datensatz: 
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||1001||0000
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Ermitteltets Resultat: 	0000000000000000 = CD_UNDEFINED				
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Erwartetes Resultat:   	1000000000000000 = CD_SWAP				
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 131
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010100||000100100000||1001||0000
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 132
#    Time: 3300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01100000||000000000000||0001||0000
#    Time: 3300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 133
#    Time: 3325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01101111||000100100011||0001||0000
#    Time: 3325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 134
#    Time: 3350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01110000||000000000000||0001||0000
#    Time: 3350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 135
#    Time: 3375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110000||000000000000||0000||0000
#    Time: 3375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 136
#    Time: 3400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010001||000000000000||1001||0000
#    Time: 3400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 136
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Decoderausgang und Referenzwert stimmen nicht ueberein.
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Datensatz: 
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010001||000000000000||1001||0000
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Ermitteltets Resultat: 	0000001000000000 = CD_ARITH_REGISTER			
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Erwartetes Resultat:   	0000000000000000 = CD_UNDEFINED				
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 137
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000000000000||1001||0000
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 138
#    Time: 3450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010011||000000000000||1001||0000
#    Time: 3450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 139
#    Time: 3475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010101||000000000000||1001||0000
#    Time: 3475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 140
#    Time: 3500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010110||000000000000||1001||0000
#    Time: 3500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 141
#    Time: 3525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010111||000000000000||1001||0000
#    Time: 3525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 142
#    Time: 3550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011000||000000000000||1001||0000
#    Time: 3550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 143
#    Time: 3575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011001||000000000000||1001||0000
#    Time: 3575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 144
#    Time: 3600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011010||000000000000||1001||0000
#    Time: 3600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 145
#    Time: 3625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011011||000000000000||1001||0000
#    Time: 3625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 146
#    Time: 3650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011100||000000000000||1001||0000
#    Time: 3650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 147
#    Time: 3675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011101||000000000000||1001||0000
#    Time: 3675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 148
#    Time: 3700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011110||000000000000||1001||0000
#    Time: 3700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 149
#    Time: 3725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011111||000000000000||1001||0000
#    Time: 3725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 150
#    Time: 3750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011110||000000000000||1101||0000
#    Time: 3750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 150
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Decoderausgang und Referenzwert stimmen nicht ueberein.
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Datensatz: 
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011110||000000000000||1101||0000
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Ermitteltets Resultat: 	0000000001000000 = CD_LOAD_STORE_SIGNED_IMMEDIATE		
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Erwartetes Resultat:   	0000000000000000 = CD_UNDEFINED				
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 151
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011110||000000000000||1111||0000
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 152
#    Time: 3800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001110||000000000000||1101||0000
#    Time: 3800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 153
#    Time: 3825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001110||000000000000||1111||0000
#    Time: 3825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 154
#    Time: 3850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||1000||0000
#    Time: 3850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 155
#    Time: 3875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000000000000||1000||0000
#    Time: 3875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 156
#    Time: 3900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||1010||0000
#    Time: 3900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 157
#    Time: 3925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||001000110100||1110||0000
#    Time: 3925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 158
#    Time: 3950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||001000110100||0001||0000
#    Time: 3950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 159
#    Time: 3975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000000000000||0001||0000
#    Time: 3975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 160
#    Time: 4 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||0111||0000
#    Time: 4 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Simulation beendet.
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Gesamtzahl der Fehler: 6
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Error: Funktionstest nicht bestanden.
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Funktionstest nicht bestanden.
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Abdeckung der Instruktionsgruppen durch die Testvektoren und jeweils aufgetretene Fehler:
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 29	 x  	CD_UNDEFINED				 : 2 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 9	 x  	CD_SWI					 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 15	 x  	CD_COPROCESSOR			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 8	 x  	CD_BRANCH				 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 11	 x  	CD_LOAD_STORE_MULTIPLE			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 7	 x  	CD_LOAD_STORE_UNSIGNED_IMMEDIATE	 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 5	 x  	CD_LOAD_STORE_UNSIGNED_REGISTER	 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 8	 x  	CD_LOAD_STORE_SIGNED_IMMEDIATE		 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 8	 x  	CD_LOAD_STORE_SIGNED_REGISTER		 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 8	 x  	CD_ARITH_IMMEDIATE			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 9	 x  	CD_ARITH_REGISTER			 : 1 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 9	 x  	CD_ARITH_REGISTER_REGISTER		 : 1 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 4	 x  	CD_MSR_IMMEDIATE			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 5	 x  	CD_MSR_REGISTER			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 5	 x  	CD_MRS					 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 18	 x  	CD_MULTIPLY				 : 1 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 2	 x  	CD_SWAP				 : 1 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 0	 x  	Fehlerhafte Codes innerhalb der Testvektordatei  : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Punkte: 0/3
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Failure:  EOT (END OF TEST) - Diese Fehlermeldung stoppt den Simulator unabhaengig von tatsaechlich aufgetretenen Fehlern!
#    Time: 4025 ns  Iteration: 0  Process: /armcoarseinstructiondecoder_tb/TB File: ./src/ArmCoarseInstructionDecoder_tb.vhd
# Break in Process TB at ./src/ArmCoarseInstructionDecoder_tb.vhd line 216
vcom -work ./work/ ./src/ArmCoarseInstructionDecoder.vhd
# QuestaSim-64 vcom 10.2c_5 Compiler 2013.11 Nov 19 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ArmTypes
# -- Compiling entity ArmCoarseInstructionDecoder
# -- Compiling architecture behave of ArmCoarseInstructionDecoder
vsim -voptargs=+acc work.armcoarseinstructiondecoder_tb
# vsim -voptargs=+acc work.armcoarseinstructiondecoder_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.armtypes(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.armconfiguration
# Loading work.armfilepaths(body)
# Loading work.tb_tools(body)
# Loading work.armcoarseinstructiondecoder_tb(testbench)
# Loading work.armcoarseinstructiondecoder(behave)
run -all
# ** Note: --------------------------------------------------------------------------------
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Simulationsbeginn
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Verfahren: Testvektoren aus der Testvektordatei werden an den Eingang des Moduls angelegt und nach ausreichender
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Verzoegerungszeit der Ausgang mit Referenzwerten, ebenfalls aus der Testvektordatei, verglichen.
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 1
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11110000||000000000000||0000||0000
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 2
#    Time: 50 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11110000||000000000000||0000||1111
#    Time: 50 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 3
#    Time: 75 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11110001||001000110100||0101||0110
#    Time: 75 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 4
#    Time: 100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11110000||000000000000||0000||0000
#    Time: 100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 5
#    Time: 125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1001||11110000||000000000000||1001||0000
#    Time: 125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 6
#    Time: 150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||11110000||000000000000||1111||0000
#    Time: 150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 7
#    Time: 175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11111111||111111111111||1111||1111
#    Time: 175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 8
#    Time: 200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||11110000||000000000000||0001||0000
#    Time: 200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 9
#    Time: 225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0010||11110000||000000000000||0000||0001
#    Time: 225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 10
#    Time: 250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11100000||000000000000||0000||0000
#    Time: 250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 11
#    Time: 275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||11100000||000000000000||0001||0000
#    Time: 275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 12
#    Time: 300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1010||11100001||001000111111||0001||0000
#    Time: 300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 13
#    Time: 325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11000000||000000000000||0000||0000
#    Time: 325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 14
#    Time: 350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1100||11000100||001000000000||1111||0111
#    Time: 350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 15
#    Time: 375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1100||11010100||001000000000||1111||0111
#    Time: 375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 16
#    Time: 400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11100000||000000000000||0000||0000
#    Time: 400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 17
#    Time: 425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11100001||000000000000||1110||0000
#    Time: 425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 18
#    Time: 450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||11101010||101111001101||1111||0010
#    Time: 450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 19
#    Time: 475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||11100001||001001110110||0001||0000
#    Time: 475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 20
#    Time: 500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11101111||111111111111||1111||1111
#    Time: 500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 21
#    Time: 525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11001111||111111111111||1111||1111
#    Time: 525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 22
#    Time: 550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11001110||000000000000||0000||0000
#    Time: 550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 23
#    Time: 575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||11010110||101010111100||1101||1110
#    Time: 575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 24
#    Time: 600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11011111||111111111111||1111||1111
#    Time: 600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 25
#    Time: 625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||10100000||000000000000||0000||0000
#    Time: 625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 26
#    Time: 650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||10111111||111111111111||1111||1111
#    Time: 650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 27
#    Time: 675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1100||10110000||000000000000||0100||0010
#    Time: 675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 28
#    Time: 700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1010||10100110||010101000011||0010||0001
#    Time: 700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 29
#    Time: 725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0010||10101000||100010001000||1000||1000
#    Time: 725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 30
#    Time: 750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0110||10100001||000100010001||0001||0001
#    Time: 750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 31
#    Time: 775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||10111111||111111111111||1111||1111
#    Time: 775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 32
#    Time: 800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1010||10110001||001000110100||0101||0110
#    Time: 800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 33
#    Time: 825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||10000000||000000000000||0000||0000
#    Time: 825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 34
#    Time: 850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10001111||000000000000||0000||0000
#    Time: 850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 35
#    Time: 875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||10001010||111101010101||0101||0101
#    Time: 875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 36
#    Time: 900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0111||10001100||000000000000||1111||1111
#    Time: 900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 37
#    Time: 925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||10000001||101110000000||0000||0000
#    Time: 925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 38
#    Time: 950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10011111||000100000000||0000||0001
#    Time: 950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 39
#    Time: 975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10010000||000000000000||0000||0000
#    Time: 975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 40
#    Time: 1 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10010001||000100000000||0000||0001
#    Time: 1 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 41
#    Time: 1025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10010011||000100000000||0000||0001
#    Time: 1025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 42
#    Time: 1050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10010101||000110101010||1010||1010
#    Time: 1050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 43
#    Time: 1075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10011001||000100100011||0100||0001
#    Time: 1075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 44
#    Time: 1100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01100000||000100100000||0000||0000
#    Time: 1100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 45
#    Time: 1125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||01100101||000100100001||1110||0011
#    Time: 1125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 46
#    Time: 1150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01101111||000100100001||0110||1001
#    Time: 1150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 47
#    Time: 1175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01110000||000100100001||1100||0011
#    Time: 1175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 48
#    Time: 1200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01110000||000100100000||1000||0000
#    Time: 1200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 49
#    Time: 1225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000000||000100100000||0000||0000
#    Time: 1225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 50
#    Time: 1250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000000||000000001111||1111||1111
#    Time: 1250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 51
#    Time: 1275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000000||000000000000||0000||0000
#    Time: 1275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 52
#    Time: 1300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000100||000000000000||0000||0000
#    Time: 1300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 53
#    Time: 1325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000101||000000000000||0000||0000
#    Time: 1325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 54
#    Time: 1350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01001001||000000000000||0000||0000
#    Time: 1350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 55
#    Time: 1375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01001111||111111111111||1111||1111
#    Time: 1375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 56
#    Time: 1400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||1011||0000
#    Time: 1400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 57
#    Time: 1425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001010||000000000000||1011||0000
#    Time: 1425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 58
#    Time: 1450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00001010||000000000000||1011||1111
#    Time: 1450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 59
#    Time: 1475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000001||000000000000||1011||1111
#    Time: 1475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 60
#    Time: 1500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0100||00000010||000000000000||1011||0000
#    Time: 1500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 61
#    Time: 1525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0100||00000011||000000000000||1101||0000
#    Time: 1525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 62
#    Time: 1550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||00000011||001000100000||1111||0000
#    Time: 1550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 63
#    Time: 1575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00001011||000000010000||1011||0000
#    Time: 1575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 64
#    Time: 1600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000100||000000000001||1011||0000
#    Time: 1600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 65
#    Time: 1625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001110||000000000010||1011||0000
#    Time: 1625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 66
#    Time: 1650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00001110||000000000011||1011||1111
#    Time: 1650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 67
#    Time: 1675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000101||000000000101||1011||1111
#    Time: 1675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 68
#    Time: 1700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0100||00000110||000000000110||1011||0000
#    Time: 1700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 69
#    Time: 1725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0100||00000111||000000001010||1101||0000
#    Time: 1725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 70
#    Time: 1750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||00000111||001000101011||1111||0000
#    Time: 1750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 71
#    Time: 1775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00001111||000000011111||1011||0000
#    Time: 1775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 72
#    Time: 1800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00100001||101010110001||1111||1111
#    Time: 1800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 73
#    Time: 1825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00101111||000000000000||0000||0000
#    Time: 1825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 74
#    Time: 1850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1110||00100111||000100100011||0010||0011
#    Time: 1850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 75
#    Time: 1875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00100101||000000000000||0000||0000
#    Time: 1875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 76
#    Time: 1900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00100011||000011111111||0000||0001
#    Time: 1900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 77
#    Time: 1925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1011||00100110||001001001001||0100||0010
#    Time: 1925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 78
#    Time: 1950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110001||101010110001||1111||1111
#    Time: 1950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 79
#    Time: 1975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110111||101010110001||1111||1111
#    Time: 1975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 80
#    Time: 2 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||0000||0000
#    Time: 2 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 81
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000001||101010110001||1110||1111
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 82
#    Time: 2050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00001111||000000000111||0010||0000
#    Time: 2050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 83
#    Time: 2075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1110||00000111||000100100011||0010||0011
#    Time: 2075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 84
#    Time: 2100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000101||000000000000||0000||0000
#    Time: 2100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 85
#    Time: 2125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000011||000011111111||0000||0001
#    Time: 2125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 86
#    Time: 2150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1011||00000110||001001001001||0100||0010
#    Time: 2150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 87
#    Time: 2175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010001||101010110001||1110||1111
#    Time: 2175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 88
#    Time: 2200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010111||101010110001||1010||1111
#    Time: 2200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 89
#    Time: 2225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||0001||0000
#    Time: 2225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 90
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000001||101010110001||0111||1111
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 91
#    Time: 2275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00001111||000000000111||0011||0000
#    Time: 2275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 92
#    Time: 2300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1110||00000111||000100100011||0011||0011
#    Time: 2300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 93
#    Time: 2325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000101||000000000000||0001||0000
#    Time: 2325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 94
#    Time: 2350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000011||000011111111||0001||0001
#    Time: 2350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 95
#    Time: 2375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1011||00000110||001001001001||0101||0010
#    Time: 2375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 96
#    Time: 2400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010001||101010110001||0111||1111
#    Time: 2400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 97
#    Time: 2425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010111||101010110001||0011||1111
#    Time: 2425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 98
#    Time: 2450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110010||000011110000||0000||0000
#    Time: 2450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 99
#    Time: 2475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00110010||111111110001||0010||0011
#    Time: 2475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 100
#    Time: 2500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00110010||101111110001||0111||0011
#    Time: 2500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 101
#    Time: 2525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110110||000011110000||0000||0000
#    Time: 2525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 102
#    Time: 2550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000000010000||0000||0000
#    Time: 2550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 103
#    Time: 2575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000011110000||0000||0000
#    Time: 2575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 104
#    Time: 2600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00010010||111111110000||0000||0011
#    Time: 2600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 105
#    Time: 2625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00010010||101111110000||0000||0011
#    Time: 2625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 106
#    Time: 2650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010110||000011110000||0000||0000
#    Time: 2650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 107
#    Time: 2675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||111100000000||0000||0000
#    Time: 2675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 108
#    Time: 2700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1100||00010000||111110110000||0000||0000
#    Time: 2700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 109
#    Time: 2725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010100||111111110000||0000||0000
#    Time: 2725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 110
#    Time: 2750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00010100||111101000000||0000||0000
#    Time: 2750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 111
#    Time: 2775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00010100||111101010000||0000||0000
#    Time: 2775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 112
#    Time: 2800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||1001||0000
#    Time: 2800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 113
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000001||001100000001||1001||0010
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 114
#    Time: 2850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000011||001100000001||1001||0010
#    Time: 2850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 115
#    Time: 2875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1010||00000010||001000110000||1001||0101
#    Time: 2875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 116
#    Time: 2900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000100||000100010000||1001||0001
#    Time: 2900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 117
#    Time: 2925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000110||011110001001||1001||1010
#    Time: 2925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 118
#    Time: 2950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00001000||011110001001||1001||1010
#    Time: 2950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 119
#    Time: 2975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||00001010||001001000110||1001||1000
#    Time: 2975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 120
#    Time: 3 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001100||000000000000||1001||0000
#    Time: 3 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 121
#    Time: 3025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001110||000000000000||1001||0000
#    Time: 3025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 122
#    Time: 3050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000001||011110001001||1001||1010
#    Time: 3050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 123
#    Time: 3075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000011||011110001001||1001||1010
#    Time: 3075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 124
#    Time: 3100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||00000101||001001000110||1001||1000
#    Time: 3100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 125
#    Time: 3125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000111||000000000000||1001||0000
#    Time: 3125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 126
#    Time: 3150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001001||000000000000||1001||0000
#    Time: 3150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 127
#    Time: 3175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00001011||011110001001||1001||1010
#    Time: 3175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 128
#    Time: 3200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00001101||011110001001||1001||1010
#    Time: 3200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 129
#    Time: 3225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00001111||011110001001||1001||1010
#    Time: 3225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 130
#    Time: 3250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||1001||0000
#    Time: 3250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 131
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010100||000100100000||1001||0000
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 132
#    Time: 3300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01100000||000000000000||0001||0000
#    Time: 3300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 133
#    Time: 3325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01101111||000100100011||0001||0000
#    Time: 3325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 134
#    Time: 3350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01110000||000000000000||0001||0000
#    Time: 3350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 135
#    Time: 3375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110000||000000000000||0000||0000
#    Time: 3375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 136
#    Time: 3400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010001||000000000000||1001||0000
#    Time: 3400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 137
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000000000000||1001||0000
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 138
#    Time: 3450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010011||000000000000||1001||0000
#    Time: 3450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 139
#    Time: 3475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010101||000000000000||1001||0000
#    Time: 3475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 140
#    Time: 3500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010110||000000000000||1001||0000
#    Time: 3500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 141
#    Time: 3525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010111||000000000000||1001||0000
#    Time: 3525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 142
#    Time: 3550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011000||000000000000||1001||0000
#    Time: 3550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 143
#    Time: 3575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011001||000000000000||1001||0000
#    Time: 3575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 144
#    Time: 3600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011010||000000000000||1001||0000
#    Time: 3600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 145
#    Time: 3625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011011||000000000000||1001||0000
#    Time: 3625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 146
#    Time: 3650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011100||000000000000||1001||0000
#    Time: 3650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 147
#    Time: 3675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011101||000000000000||1001||0000
#    Time: 3675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 148
#    Time: 3700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011110||000000000000||1001||0000
#    Time: 3700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 149
#    Time: 3725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011111||000000000000||1001||0000
#    Time: 3725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 150
#    Time: 3750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011110||000000000000||1101||0000
#    Time: 3750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 151
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011110||000000000000||1111||0000
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 152
#    Time: 3800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001110||000000000000||1101||0000
#    Time: 3800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 153
#    Time: 3825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001110||000000000000||1111||0000
#    Time: 3825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 154
#    Time: 3850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||1000||0000
#    Time: 3850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 155
#    Time: 3875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000000000000||1000||0000
#    Time: 3875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 156
#    Time: 3900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||1010||0000
#    Time: 3900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 157
#    Time: 3925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||001000110100||1110||0000
#    Time: 3925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 158
#    Time: 3950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||001000110100||0001||0000
#    Time: 3950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 159
#    Time: 3975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000000000000||0001||0000
#    Time: 3975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 160
#    Time: 4 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||0111||0000
#    Time: 4 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Simulation beendet.
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Gesamtzahl der Fehler: 0
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Funktionstest bestanden.
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Abdeckung der Instruktionsgruppen durch die Testvektoren und jeweils aufgetretene Fehler:
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 29	 x  	CD_UNDEFINED				 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 9	 x  	CD_SWI					 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 15	 x  	CD_COPROCESSOR			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 8	 x  	CD_BRANCH				 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 11	 x  	CD_LOAD_STORE_MULTIPLE			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 7	 x  	CD_LOAD_STORE_UNSIGNED_IMMEDIATE	 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 5	 x  	CD_LOAD_STORE_UNSIGNED_REGISTER	 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 8	 x  	CD_LOAD_STORE_SIGNED_IMMEDIATE		 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 8	 x  	CD_LOAD_STORE_SIGNED_REGISTER		 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 8	 x  	CD_ARITH_IMMEDIATE			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 9	 x  	CD_ARITH_REGISTER			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 9	 x  	CD_ARITH_REGISTER_REGISTER		 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 4	 x  	CD_MSR_IMMEDIATE			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 5	 x  	CD_MSR_REGISTER			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 5	 x  	CD_MRS					 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 18	 x  	CD_MULTIPLY				 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 2	 x  	CD_SWAP				 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 0	 x  	Fehlerhafte Codes innerhalb der Testvektordatei  : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Punkte: 3/3
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Failure:  EOT (END OF TEST) - Diese Fehlermeldung stoppt den Simulator unabhaengig von tatsaechlich aufgetretenen Fehlern!
#    Time: 4025 ns  Iteration: 0  Process: /armcoarseinstructiondecoder_tb/TB File: ./src/ArmCoarseInstructionDecoder_tb.vhd
# Break in Process TB at ./src/ArmCoarseInstructionDecoder_tb.vhd line 216
vcom -work ./work/ ./src/ArmCoarseInstructionDecoder.vhd
# QuestaSim-64 vcom 10.2c_5 Compiler 2013.11 Nov 19 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ArmTypes
# -- Compiling entity ArmCoarseInstructionDecoder
# -- Compiling architecture behave of ArmCoarseInstructionDecoder
vsim -voptargs=+acc work.armcoarseinstructiondecoder_tb
# vsim -voptargs=+acc work.armcoarseinstructiondecoder_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.armtypes(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.armconfiguration
# Loading work.armfilepaths(body)
# Loading work.tb_tools(body)
# Loading work.armcoarseinstructiondecoder_tb(testbench)
# Loading work.armcoarseinstructiondecoder(behave)
vsim -voptargs=+acc work.armcoarseinstructiondecoder_tb
# vsim -voptargs=+acc work.armcoarseinstructiondecoder_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.armtypes(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.armconfiguration
# Loading work.armfilepaths(body)
# Loading work.tb_tools(body)
# Loading work.armcoarseinstructiondecoder_tb(testbench)
# Loading work.armcoarseinstructiondecoder(behave)
run -all
# ** Note: --------------------------------------------------------------------------------
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Simulationsbeginn
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Verfahren: Testvektoren aus der Testvektordatei werden an den Eingang des Moduls angelegt und nach ausreichender
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Verzoegerungszeit der Ausgang mit Referenzwerten, ebenfalls aus der Testvektordatei, verglichen.
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 1
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11110000||000000000000||0000||0000
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 2
#    Time: 50 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11110000||000000000000||0000||1111
#    Time: 50 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 3
#    Time: 75 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11110001||001000110100||0101||0110
#    Time: 75 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 4
#    Time: 100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11110000||000000000000||0000||0000
#    Time: 100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 5
#    Time: 125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1001||11110000||000000000000||1001||0000
#    Time: 125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 6
#    Time: 150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||11110000||000000000000||1111||0000
#    Time: 150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 7
#    Time: 175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11111111||111111111111||1111||1111
#    Time: 175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 8
#    Time: 200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||11110000||000000000000||0001||0000
#    Time: 200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 9
#    Time: 225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0010||11110000||000000000000||0000||0001
#    Time: 225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 10
#    Time: 250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11100000||000000000000||0000||0000
#    Time: 250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 11
#    Time: 275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||11100000||000000000000||0001||0000
#    Time: 275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 12
#    Time: 300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1010||11100001||001000111111||0001||0000
#    Time: 300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 13
#    Time: 325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11000000||000000000000||0000||0000
#    Time: 325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 14
#    Time: 350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1100||11000100||001000000000||1111||0111
#    Time: 350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 15
#    Time: 375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1100||11010100||001000000000||1111||0111
#    Time: 375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 16
#    Time: 400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11100000||000000000000||0000||0000
#    Time: 400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 17
#    Time: 425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11100001||000000000000||1110||0000
#    Time: 425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 18
#    Time: 450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||11101010||101111001101||1111||0010
#    Time: 450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 19
#    Time: 475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||11100001||001001110110||0001||0000
#    Time: 475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 20
#    Time: 500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11101111||111111111111||1111||1111
#    Time: 500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 21
#    Time: 525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11001111||111111111111||1111||1111
#    Time: 525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 22
#    Time: 550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11001110||000000000000||0000||0000
#    Time: 550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 23
#    Time: 575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||11010110||101010111100||1101||1110
#    Time: 575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 24
#    Time: 600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11011111||111111111111||1111||1111
#    Time: 600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 25
#    Time: 625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||10100000||000000000000||0000||0000
#    Time: 625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 26
#    Time: 650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||10111111||111111111111||1111||1111
#    Time: 650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 27
#    Time: 675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1100||10110000||000000000000||0100||0010
#    Time: 675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 28
#    Time: 700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1010||10100110||010101000011||0010||0001
#    Time: 700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 29
#    Time: 725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0010||10101000||100010001000||1000||1000
#    Time: 725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 30
#    Time: 750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0110||10100001||000100010001||0001||0001
#    Time: 750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 31
#    Time: 775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||10111111||111111111111||1111||1111
#    Time: 775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 32
#    Time: 800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1010||10110001||001000110100||0101||0110
#    Time: 800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 33
#    Time: 825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||10000000||000000000000||0000||0000
#    Time: 825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 34
#    Time: 850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10001111||000000000000||0000||0000
#    Time: 850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 35
#    Time: 875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||10001010||111101010101||0101||0101
#    Time: 875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 36
#    Time: 900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0111||10001100||000000000000||1111||1111
#    Time: 900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 37
#    Time: 925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||10000001||101110000000||0000||0000
#    Time: 925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 38
#    Time: 950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10011111||000100000000||0000||0001
#    Time: 950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 39
#    Time: 975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10010000||000000000000||0000||0000
#    Time: 975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 40
#    Time: 1 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10010001||000100000000||0000||0001
#    Time: 1 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 41
#    Time: 1025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10010011||000100000000||0000||0001
#    Time: 1025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 42
#    Time: 1050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10010101||000110101010||1010||1010
#    Time: 1050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 43
#    Time: 1075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10011001||000100100011||0100||0001
#    Time: 1075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 44
#    Time: 1100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01100000||000100100000||0000||0000
#    Time: 1100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 45
#    Time: 1125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||01100101||000100100001||1110||0011
#    Time: 1125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 46
#    Time: 1150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01101111||000100100001||0110||1001
#    Time: 1150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 47
#    Time: 1175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01110000||000100100001||1100||0011
#    Time: 1175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 48
#    Time: 1200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01110000||000100100000||1000||0000
#    Time: 1200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 49
#    Time: 1225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000000||000100100000||0000||0000
#    Time: 1225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 50
#    Time: 1250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000000||000000001111||1111||1111
#    Time: 1250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 51
#    Time: 1275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000000||000000000000||0000||0000
#    Time: 1275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 52
#    Time: 1300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000100||000000000000||0000||0000
#    Time: 1300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 53
#    Time: 1325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000101||000000000000||0000||0000
#    Time: 1325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 54
#    Time: 1350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01001001||000000000000||0000||0000
#    Time: 1350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 55
#    Time: 1375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01001111||111111111111||1111||1111
#    Time: 1375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 56
#    Time: 1400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||1011||0000
#    Time: 1400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 57
#    Time: 1425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001010||000000000000||1011||0000
#    Time: 1425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 58
#    Time: 1450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00001010||000000000000||1011||1111
#    Time: 1450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 59
#    Time: 1475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000001||000000000000||1011||1111
#    Time: 1475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 60
#    Time: 1500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0100||00000010||000000000000||1011||0000
#    Time: 1500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 61
#    Time: 1525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0100||00000011||000000000000||1101||0000
#    Time: 1525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 62
#    Time: 1550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||00000011||001000100000||1111||0000
#    Time: 1550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 63
#    Time: 1575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00001011||000000010000||1011||0000
#    Time: 1575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 64
#    Time: 1600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000100||000000000001||1011||0000
#    Time: 1600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 65
#    Time: 1625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001110||000000000010||1011||0000
#    Time: 1625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 66
#    Time: 1650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00001110||000000000011||1011||1111
#    Time: 1650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 67
#    Time: 1675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000101||000000000101||1011||1111
#    Time: 1675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 68
#    Time: 1700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0100||00000110||000000000110||1011||0000
#    Time: 1700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 69
#    Time: 1725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0100||00000111||000000001010||1101||0000
#    Time: 1725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 70
#    Time: 1750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||00000111||001000101011||1111||0000
#    Time: 1750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 71
#    Time: 1775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00001111||000000011111||1011||0000
#    Time: 1775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 72
#    Time: 1800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00100001||101010110001||1111||1111
#    Time: 1800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 73
#    Time: 1825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00101111||000000000000||0000||0000
#    Time: 1825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 74
#    Time: 1850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1110||00100111||000100100011||0010||0011
#    Time: 1850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 75
#    Time: 1875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00100101||000000000000||0000||0000
#    Time: 1875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 76
#    Time: 1900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00100011||000011111111||0000||0001
#    Time: 1900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 77
#    Time: 1925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1011||00100110||001001001001||0100||0010
#    Time: 1925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 78
#    Time: 1950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110001||101010110001||1111||1111
#    Time: 1950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 79
#    Time: 1975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110111||101010110001||1111||1111
#    Time: 1975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 80
#    Time: 2 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||0000||0000
#    Time: 2 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 81
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000001||101010110001||1110||1111
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 82
#    Time: 2050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00001111||000000000111||0010||0000
#    Time: 2050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 83
#    Time: 2075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1110||00000111||000100100011||0010||0011
#    Time: 2075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 84
#    Time: 2100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000101||000000000000||0000||0000
#    Time: 2100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 85
#    Time: 2125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000011||000011111111||0000||0001
#    Time: 2125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 86
#    Time: 2150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1011||00000110||001001001001||0100||0010
#    Time: 2150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 87
#    Time: 2175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010001||101010110001||1110||1111
#    Time: 2175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 88
#    Time: 2200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010111||101010110001||1010||1111
#    Time: 2200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 89
#    Time: 2225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||0001||0000
#    Time: 2225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 90
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000001||101010110001||0111||1111
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 91
#    Time: 2275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00001111||000000000111||0011||0000
#    Time: 2275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 92
#    Time: 2300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1110||00000111||000100100011||0011||0011
#    Time: 2300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 93
#    Time: 2325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000101||000000000000||0001||0000
#    Time: 2325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 94
#    Time: 2350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000011||000011111111||0001||0001
#    Time: 2350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 95
#    Time: 2375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1011||00000110||001001001001||0101||0010
#    Time: 2375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 96
#    Time: 2400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010001||101010110001||0111||1111
#    Time: 2400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 97
#    Time: 2425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010111||101010110001||0011||1111
#    Time: 2425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 98
#    Time: 2450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110010||000011110000||0000||0000
#    Time: 2450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 99
#    Time: 2475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00110010||111111110001||0010||0011
#    Time: 2475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 100
#    Time: 2500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00110010||101111110001||0111||0011
#    Time: 2500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 101
#    Time: 2525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110110||000011110000||0000||0000
#    Time: 2525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 102
#    Time: 2550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000000010000||0000||0000
#    Time: 2550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 103
#    Time: 2575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000011110000||0000||0000
#    Time: 2575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 104
#    Time: 2600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00010010||111111110000||0000||0011
#    Time: 2600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 105
#    Time: 2625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00010010||101111110000||0000||0011
#    Time: 2625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 106
#    Time: 2650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010110||000011110000||0000||0000
#    Time: 2650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 107
#    Time: 2675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||111100000000||0000||0000
#    Time: 2675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 108
#    Time: 2700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1100||00010000||111110110000||0000||0000
#    Time: 2700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 109
#    Time: 2725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010100||111111110000||0000||0000
#    Time: 2725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 110
#    Time: 2750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00010100||111101000000||0000||0000
#    Time: 2750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 111
#    Time: 2775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00010100||111101010000||0000||0000
#    Time: 2775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 112
#    Time: 2800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||1001||0000
#    Time: 2800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 113
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000001||001100000001||1001||0010
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 114
#    Time: 2850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000011||001100000001||1001||0010
#    Time: 2850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 115
#    Time: 2875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1010||00000010||001000110000||1001||0101
#    Time: 2875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 116
#    Time: 2900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000100||000100010000||1001||0001
#    Time: 2900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 117
#    Time: 2925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000110||011110001001||1001||1010
#    Time: 2925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 118
#    Time: 2950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00001000||011110001001||1001||1010
#    Time: 2950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 119
#    Time: 2975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||00001010||001001000110||1001||1000
#    Time: 2975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 120
#    Time: 3 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001100||000000000000||1001||0000
#    Time: 3 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 121
#    Time: 3025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001110||000000000000||1001||0000
#    Time: 3025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 122
#    Time: 3050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000001||011110001001||1001||1010
#    Time: 3050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 123
#    Time: 3075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000011||011110001001||1001||1010
#    Time: 3075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 124
#    Time: 3100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||00000101||001001000110||1001||1000
#    Time: 3100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 125
#    Time: 3125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000111||000000000000||1001||0000
#    Time: 3125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 126
#    Time: 3150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001001||000000000000||1001||0000
#    Time: 3150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 127
#    Time: 3175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00001011||011110001001||1001||1010
#    Time: 3175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 128
#    Time: 3200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00001101||011110001001||1001||1010
#    Time: 3200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 129
#    Time: 3225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00001111||011110001001||1001||1010
#    Time: 3225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 130
#    Time: 3250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||1001||0000
#    Time: 3250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 131
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010100||000100100000||1001||0000
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 132
#    Time: 3300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01100000||000000000000||0001||0000
#    Time: 3300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 133
#    Time: 3325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01101111||000100100011||0001||0000
#    Time: 3325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 134
#    Time: 3350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01110000||000000000000||0001||0000
#    Time: 3350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 135
#    Time: 3375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110000||000000000000||0000||0000
#    Time: 3375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 136
#    Time: 3400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010001||000000000000||1001||0000
#    Time: 3400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 137
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000000000000||1001||0000
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 138
#    Time: 3450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010011||000000000000||1001||0000
#    Time: 3450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 139
#    Time: 3475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010101||000000000000||1001||0000
#    Time: 3475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 140
#    Time: 3500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010110||000000000000||1001||0000
#    Time: 3500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 141
#    Time: 3525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010111||000000000000||1001||0000
#    Time: 3525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 142
#    Time: 3550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011000||000000000000||1001||0000
#    Time: 3550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 143
#    Time: 3575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011001||000000000000||1001||0000
#    Time: 3575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 144
#    Time: 3600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011010||000000000000||1001||0000
#    Time: 3600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 145
#    Time: 3625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011011||000000000000||1001||0000
#    Time: 3625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 146
#    Time: 3650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011100||000000000000||1001||0000
#    Time: 3650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 147
#    Time: 3675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011101||000000000000||1001||0000
#    Time: 3675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 148
#    Time: 3700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011110||000000000000||1001||0000
#    Time: 3700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 149
#    Time: 3725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011111||000000000000||1001||0000
#    Time: 3725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 150
#    Time: 3750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011110||000000000000||1101||0000
#    Time: 3750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 151
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011110||000000000000||1111||0000
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 152
#    Time: 3800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001110||000000000000||1101||0000
#    Time: 3800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 153
#    Time: 3825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001110||000000000000||1111||0000
#    Time: 3825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 154
#    Time: 3850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||1000||0000
#    Time: 3850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 155
#    Time: 3875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000000000000||1000||0000
#    Time: 3875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 156
#    Time: 3900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||1010||0000
#    Time: 3900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 157
#    Time: 3925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||001000110100||1110||0000
#    Time: 3925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 158
#    Time: 3950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||001000110100||0001||0000
#    Time: 3950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 159
#    Time: 3975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000000000000||0001||0000
#    Time: 3975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 160
#    Time: 4 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||0111||0000
#    Time: 4 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Simulation beendet.
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Gesamtzahl der Fehler: 0
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Funktionstest bestanden.
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Abdeckung der Instruktionsgruppen durch die Testvektoren und jeweils aufgetretene Fehler:
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 29	 x  	CD_UNDEFINED				 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 9	 x  	CD_SWI					 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 15	 x  	CD_COPROCESSOR			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 8	 x  	CD_BRANCH				 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 11	 x  	CD_LOAD_STORE_MULTIPLE			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 7	 x  	CD_LOAD_STORE_UNSIGNED_IMMEDIATE	 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 5	 x  	CD_LOAD_STORE_UNSIGNED_REGISTER	 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 8	 x  	CD_LOAD_STORE_SIGNED_IMMEDIATE		 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 8	 x  	CD_LOAD_STORE_SIGNED_REGISTER		 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 8	 x  	CD_ARITH_IMMEDIATE			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 9	 x  	CD_ARITH_REGISTER			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 9	 x  	CD_ARITH_REGISTER_REGISTER		 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 4	 x  	CD_MSR_IMMEDIATE			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 5	 x  	CD_MSR_REGISTER			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 5	 x  	CD_MRS					 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 18	 x  	CD_MULTIPLY				 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 2	 x  	CD_SWAP				 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 0	 x  	Fehlerhafte Codes innerhalb der Testvektordatei  : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Punkte: 3/3
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Failure:  EOT (END OF TEST) - Diese Fehlermeldung stoppt den Simulator unabhaengig von tatsaechlich aufgetretenen Fehlern!
#    Time: 4025 ns  Iteration: 0  Process: /armcoarseinstructiondecoder_tb/TB File: ./src/ArmCoarseInstructionDecoder_tb.vhd
# Break in Process TB at ./src/ArmCoarseInstructionDecoder_tb.vhd line 216
vcom -work ./work/ ./src/ArmCoarseInstructionDecoder.vhd
# QuestaSim-64 vcom 10.2c_5 Compiler 2013.11 Nov 19 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ArmTypes
# -- Compiling entity ArmCoarseInstructionDecoder
# -- Compiling architecture behave of ArmCoarseInstructionDecoder
vsim -voptargs=+acc work.armcoarseinstructiondecoder_tb
# vsim -voptargs=+acc work.armcoarseinstructiondecoder_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.armtypes(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.armconfiguration
# Loading work.armfilepaths(body)
# Loading work.tb_tools(body)
# Loading work.armcoarseinstructiondecoder_tb(testbench)
# Loading work.armcoarseinstructiondecoder(behave)
run -all
# ** Note: --------------------------------------------------------------------------------
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Simulationsbeginn
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Verfahren: Testvektoren aus der Testvektordatei werden an den Eingang des Moduls angelegt und nach ausreichender
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Verzoegerungszeit der Ausgang mit Referenzwerten, ebenfalls aus der Testvektordatei, verglichen.
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 1
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11110000||000000000000||0000||0000
#    Time: 25 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 2
#    Time: 50 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11110000||000000000000||0000||1111
#    Time: 50 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 3
#    Time: 75 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11110001||001000110100||0101||0110
#    Time: 75 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 4
#    Time: 100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11110000||000000000000||0000||0000
#    Time: 100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 5
#    Time: 125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1001||11110000||000000000000||1001||0000
#    Time: 125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 6
#    Time: 150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||11110000||000000000000||1111||0000
#    Time: 150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 7
#    Time: 175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11111111||111111111111||1111||1111
#    Time: 175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 8
#    Time: 200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||11110000||000000000000||0001||0000
#    Time: 200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 9
#    Time: 225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0010||11110000||000000000000||0000||0001
#    Time: 225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 10
#    Time: 250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11100000||000000000000||0000||0000
#    Time: 250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 11
#    Time: 275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||11100000||000000000000||0001||0000
#    Time: 275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 12
#    Time: 300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1010||11100001||001000111111||0001||0000
#    Time: 300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 13
#    Time: 325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11000000||000000000000||0000||0000
#    Time: 325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 14
#    Time: 350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1100||11000100||001000000000||1111||0111
#    Time: 350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 15
#    Time: 375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1100||11010100||001000000000||1111||0111
#    Time: 375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 16
#    Time: 400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11100000||000000000000||0000||0000
#    Time: 400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 17
#    Time: 425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11100001||000000000000||1110||0000
#    Time: 425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 18
#    Time: 450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||11101010||101111001101||1111||0010
#    Time: 450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 19
#    Time: 475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||11100001||001001110110||0001||0000
#    Time: 475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 20
#    Time: 500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11101111||111111111111||1111||1111
#    Time: 500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 21
#    Time: 525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11001111||111111111111||1111||1111
#    Time: 525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 22
#    Time: 550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||11001110||000000000000||0000||0000
#    Time: 550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 23
#    Time: 575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||11010110||101010111100||1101||1110
#    Time: 575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 24
#    Time: 600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||11011111||111111111111||1111||1111
#    Time: 600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 25
#    Time: 625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||10100000||000000000000||0000||0000
#    Time: 625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 26
#    Time: 650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||10111111||111111111111||1111||1111
#    Time: 650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 27
#    Time: 675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1100||10110000||000000000000||0100||0010
#    Time: 675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 28
#    Time: 700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1010||10100110||010101000011||0010||0001
#    Time: 700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 29
#    Time: 725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0010||10101000||100010001000||1000||1000
#    Time: 725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 30
#    Time: 750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0110||10100001||000100010001||0001||0001
#    Time: 750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 31
#    Time: 775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||10111111||111111111111||1111||1111
#    Time: 775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 32
#    Time: 800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1010||10110001||001000110100||0101||0110
#    Time: 800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 33
#    Time: 825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||10000000||000000000000||0000||0000
#    Time: 825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 34
#    Time: 850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10001111||000000000000||0000||0000
#    Time: 850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 35
#    Time: 875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||10001010||111101010101||0101||0101
#    Time: 875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 36
#    Time: 900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0111||10001100||000000000000||1111||1111
#    Time: 900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 37
#    Time: 925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||10000001||101110000000||0000||0000
#    Time: 925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 38
#    Time: 950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10011111||000100000000||0000||0001
#    Time: 950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 39
#    Time: 975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10010000||000000000000||0000||0000
#    Time: 975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 40
#    Time: 1 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10010001||000100000000||0000||0001
#    Time: 1 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 41
#    Time: 1025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10010011||000100000000||0000||0001
#    Time: 1025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 42
#    Time: 1050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10010101||000110101010||1010||1010
#    Time: 1050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 43
#    Time: 1075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||10011001||000100100011||0100||0001
#    Time: 1075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 44
#    Time: 1100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01100000||000100100000||0000||0000
#    Time: 1100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 45
#    Time: 1125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||01100101||000100100001||1110||0011
#    Time: 1125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 46
#    Time: 1150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01101111||000100100001||0110||1001
#    Time: 1150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 47
#    Time: 1175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01110000||000100100001||1100||0011
#    Time: 1175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 48
#    Time: 1200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01110000||000100100000||1000||0000
#    Time: 1200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 49
#    Time: 1225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000000||000100100000||0000||0000
#    Time: 1225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 50
#    Time: 1250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000000||000000001111||1111||1111
#    Time: 1250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 51
#    Time: 1275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000000||000000000000||0000||0000
#    Time: 1275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 52
#    Time: 1300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000100||000000000000||0000||0000
#    Time: 1300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 53
#    Time: 1325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01000101||000000000000||0000||0000
#    Time: 1325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 54
#    Time: 1350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01001001||000000000000||0000||0000
#    Time: 1350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 55
#    Time: 1375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01001111||111111111111||1111||1111
#    Time: 1375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 56
#    Time: 1400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||1011||0000
#    Time: 1400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 57
#    Time: 1425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001010||000000000000||1011||0000
#    Time: 1425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 58
#    Time: 1450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00001010||000000000000||1011||1111
#    Time: 1450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 59
#    Time: 1475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000001||000000000000||1011||1111
#    Time: 1475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 60
#    Time: 1500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0100||00000010||000000000000||1011||0000
#    Time: 1500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 61
#    Time: 1525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0100||00000011||000000000000||1101||0000
#    Time: 1525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 62
#    Time: 1550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||00000011||001000100000||1111||0000
#    Time: 1550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 63
#    Time: 1575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00001011||000000010000||1011||0000
#    Time: 1575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 64
#    Time: 1600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000100||000000000001||1011||0000
#    Time: 1600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 65
#    Time: 1625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001110||000000000010||1011||0000
#    Time: 1625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 66
#    Time: 1650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00001110||000000000011||1011||1111
#    Time: 1650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 67
#    Time: 1675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000101||000000000101||1011||1111
#    Time: 1675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 68
#    Time: 1700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0100||00000110||000000000110||1011||0000
#    Time: 1700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 69
#    Time: 1725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0100||00000111||000000001010||1101||0000
#    Time: 1725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 70
#    Time: 1750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||00000111||001000101011||1111||0000
#    Time: 1750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 71
#    Time: 1775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00001111||000000011111||1011||0000
#    Time: 1775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 72
#    Time: 1800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00100001||101010110001||1111||1111
#    Time: 1800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 73
#    Time: 1825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00101111||000000000000||0000||0000
#    Time: 1825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 74
#    Time: 1850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1110||00100111||000100100011||0010||0011
#    Time: 1850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 75
#    Time: 1875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00100101||000000000000||0000||0000
#    Time: 1875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 76
#    Time: 1900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00100011||000011111111||0000||0001
#    Time: 1900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 77
#    Time: 1925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1011||00100110||001001001001||0100||0010
#    Time: 1925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 78
#    Time: 1950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110001||101010110001||1111||1111
#    Time: 1950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 79
#    Time: 1975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110111||101010110001||1111||1111
#    Time: 1975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 80
#    Time: 2 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||0000||0000
#    Time: 2 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 81
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000001||101010110001||1110||1111
#    Time: 2025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 82
#    Time: 2050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00001111||000000000111||0010||0000
#    Time: 2050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 83
#    Time: 2075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1110||00000111||000100100011||0010||0011
#    Time: 2075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 84
#    Time: 2100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000101||000000000000||0000||0000
#    Time: 2100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 85
#    Time: 2125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000011||000011111111||0000||0001
#    Time: 2125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 86
#    Time: 2150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1011||00000110||001001001001||0100||0010
#    Time: 2150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 87
#    Time: 2175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010001||101010110001||1110||1111
#    Time: 2175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 88
#    Time: 2200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010111||101010110001||1010||1111
#    Time: 2200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 89
#    Time: 2225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||0001||0000
#    Time: 2225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 90
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000001||101010110001||0111||1111
#    Time: 2250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 91
#    Time: 2275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1111||00001111||000000000111||0011||0000
#    Time: 2275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 92
#    Time: 2300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1110||00000111||000100100011||0011||0011
#    Time: 2300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 93
#    Time: 2325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000101||000000000000||0001||0000
#    Time: 2325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 94
#    Time: 2350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000011||000011111111||0001||0001
#    Time: 2350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 95
#    Time: 2375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1011||00000110||001001001001||0101||0010
#    Time: 2375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 96
#    Time: 2400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010001||101010110001||0111||1111
#    Time: 2400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 97
#    Time: 2425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010111||101010110001||0011||1111
#    Time: 2425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 98
#    Time: 2450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110010||000011110000||0000||0000
#    Time: 2450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 99
#    Time: 2475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00110010||111111110001||0010||0011
#    Time: 2475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 100
#    Time: 2500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00110010||101111110001||0111||0011
#    Time: 2500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 101
#    Time: 2525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110110||000011110000||0000||0000
#    Time: 2525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 102
#    Time: 2550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000000010000||0000||0000
#    Time: 2550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 103
#    Time: 2575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000011110000||0000||0000
#    Time: 2575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 104
#    Time: 2600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00010010||111111110000||0000||0011
#    Time: 2600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 105
#    Time: 2625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00010010||101111110000||0000||0011
#    Time: 2625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 106
#    Time: 2650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010110||000011110000||0000||0000
#    Time: 2650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 107
#    Time: 2675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||111100000000||0000||0000
#    Time: 2675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 108
#    Time: 2700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1100||00010000||111110110000||0000||0000
#    Time: 2700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 109
#    Time: 2725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010100||111111110000||0000||0000
#    Time: 2725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 110
#    Time: 2750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00010100||111101000000||0000||0000
#    Time: 2750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 111
#    Time: 2775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00010100||111101010000||0000||0000
#    Time: 2775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 112
#    Time: 2800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000000||000000000000||1001||0000
#    Time: 2800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 113
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000001||001100000001||1001||0010
#    Time: 2825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 114
#    Time: 2850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000011||001100000001||1001||0010
#    Time: 2850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 115
#    Time: 2875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1010||00000010||001000110000||1001||0101
#    Time: 2875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 116
#    Time: 2900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0001||00000100||000100010000||1001||0001
#    Time: 2900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 117
#    Time: 2925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000110||011110001001||1001||1010
#    Time: 2925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 118
#    Time: 2950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00001000||011110001001||1001||1010
#    Time: 2950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 119
#    Time: 2975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||00001010||001001000110||1001||1000
#    Time: 2975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 120
#    Time: 3 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001100||000000000000||1001||0000
#    Time: 3 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 121
#    Time: 3025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001110||000000000000||1001||0000
#    Time: 3025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 122
#    Time: 3050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000001||011110001001||1001||1010
#    Time: 3050 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 123
#    Time: 3075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00000011||011110001001||1001||1010
#    Time: 3075 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 124
#    Time: 3100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		1000||00000101||001001000110||1001||1000
#    Time: 3100 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 125
#    Time: 3125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00000111||000000000000||1001||0000
#    Time: 3125 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 126
#    Time: 3150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001001||000000000000||1001||0000
#    Time: 3150 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 127
#    Time: 3175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00001011||011110001001||1001||1010
#    Time: 3175 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 128
#    Time: 3200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00001101||011110001001||1001||1010
#    Time: 3200 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 129
#    Time: 3225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0011||00001111||011110001001||1001||1010
#    Time: 3225 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 130
#    Time: 3250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||1001||0000
#    Time: 3250 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 131
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010100||000100100000||1001||0000
#    Time: 3275 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 132
#    Time: 3300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01100000||000000000000||0001||0000
#    Time: 3300 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 133
#    Time: 3325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01101111||000100100011||0001||0000
#    Time: 3325 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 134
#    Time: 3350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||01110000||000000000000||0001||0000
#    Time: 3350 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 135
#    Time: 3375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00110000||000000000000||0000||0000
#    Time: 3375 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 136
#    Time: 3400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010001||000000000000||1001||0000
#    Time: 3400 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 137
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000000000000||1001||0000
#    Time: 3425 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 138
#    Time: 3450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010011||000000000000||1001||0000
#    Time: 3450 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 139
#    Time: 3475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010101||000000000000||1001||0000
#    Time: 3475 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 140
#    Time: 3500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010110||000000000000||1001||0000
#    Time: 3500 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 141
#    Time: 3525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010111||000000000000||1001||0000
#    Time: 3525 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 142
#    Time: 3550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011000||000000000000||1001||0000
#    Time: 3550 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 143
#    Time: 3575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011001||000000000000||1001||0000
#    Time: 3575 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 144
#    Time: 3600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011010||000000000000||1001||0000
#    Time: 3600 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 145
#    Time: 3625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011011||000000000000||1001||0000
#    Time: 3625 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 146
#    Time: 3650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011100||000000000000||1001||0000
#    Time: 3650 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 147
#    Time: 3675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011101||000000000000||1001||0000
#    Time: 3675 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 148
#    Time: 3700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011110||000000000000||1001||0000
#    Time: 3700 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 149
#    Time: 3725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011111||000000000000||1001||0000
#    Time: 3725 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 150
#    Time: 3750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011110||000000000000||1101||0000
#    Time: 3750 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 151
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00011110||000000000000||1111||0000
#    Time: 3775 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 152
#    Time: 3800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001110||000000000000||1101||0000
#    Time: 3800 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 153
#    Time: 3825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00001110||000000000000||1111||0000
#    Time: 3825 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 154
#    Time: 3850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||1000||0000
#    Time: 3850 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 155
#    Time: 3875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000000000000||1000||0000
#    Time: 3875 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 156
#    Time: 3900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||1010||0000
#    Time: 3900 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 157
#    Time: 3925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||001000110100||1110||0000
#    Time: 3925 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 158
#    Time: 3950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||001000110100||0001||0000
#    Time: 3950 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 159
#    Time: 3975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010010||000000000000||0001||0000
#    Time: 3975 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Testvektor: 160
#    Time: 4 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: . 	Instruktion :          		0000||00010000||000000000000||0111||0000
#    Time: 4 us  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Simulation beendet.
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Gesamtzahl der Fehler: 0
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Funktionstest bestanden.
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Abdeckung der Instruktionsgruppen durch die Testvektoren und jeweils aufgetretene Fehler:
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 29	 x  	CD_UNDEFINED				 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 9	 x  	CD_SWI					 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 15	 x  	CD_COPROCESSOR			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 8	 x  	CD_BRANCH				 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 11	 x  	CD_LOAD_STORE_MULTIPLE			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 7	 x  	CD_LOAD_STORE_UNSIGNED_IMMEDIATE	 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 5	 x  	CD_LOAD_STORE_UNSIGNED_REGISTER	 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 8	 x  	CD_LOAD_STORE_SIGNED_IMMEDIATE		 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 8	 x  	CD_LOAD_STORE_SIGNED_REGISTER		 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 8	 x  	CD_ARITH_IMMEDIATE			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 9	 x  	CD_ARITH_REGISTER			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 9	 x  	CD_ARITH_REGISTER_REGISTER		 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 4	 x  	CD_MSR_IMMEDIATE			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 5	 x  	CD_MSR_REGISTER			 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 5	 x  	CD_MRS					 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 18	 x  	CD_MULTIPLY				 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 2	 x  	CD_SWAP				 : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: 0	 x  	Fehlerhafte Codes innerhalb der Testvektordatei  : 0 Fehler
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: Punkte: 3/3
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 4025 ns  Iteration: 0  Instance: /armcoarseinstructiondecoder_tb
# ** Failure:  EOT (END OF TEST) - Diese Fehlermeldung stoppt den Simulator unabhaengig von tatsaechlich aufgetretenen Fehlern!
#    Time: 4025 ns  Iteration: 0  Process: /armcoarseinstructiondecoder_tb/TB File: ./src/ArmCoarseInstructionDecoder_tb.vhd
# Break in Process TB at ./src/ArmCoarseInstructionDecoder_tb.vhd line 216
