0x0001: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0006: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x000c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0012: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0015: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0019: jmp_imm:
	pc += 0x1, opcode= 0x07
0x001e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0021: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0024: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0027: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x002a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x002d: mov_imm:
	regs[5] = 0xaa464753, opcode= 0x04
0x0033: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0036: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0039: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x003d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0042: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0046: jmp_imm:
	pc += 0x1, opcode= 0x07
0x004b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x004e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0052: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0057: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x005a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x005d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0061: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0066: mov_imm:
	regs[5] = 0x190c84bd, opcode= 0x04
0x006d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0072: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0075: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0079: jmp_imm:
	pc += 0x1, opcode= 0x07
0x007e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0084: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x008a: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x008d: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0091: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0096: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0099: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x009c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x009f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x00a2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x00a6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00ab: mov_imm:
	regs[5] = 0x7d1f6914, opcode= 0x04
0x00b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x00b5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00ba: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x00bd: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x00c0: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x00c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x00c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x00c9: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x00cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x00d0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00d5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x00d8: mov_imm:
	regs[5] = 0x9502b0c2, opcode= 0x04
0x00de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x00e1: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x00e5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00ea: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x00f1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00f6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x00fc: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0100: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0105: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0108: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x010c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0111: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0114: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0117: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x011a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x011d: mov_imm:
	regs[5] = 0x2a380fff, opcode= 0x04
0x0123: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0127: jmp_imm:
	pc += 0x1, opcode= 0x07
0x012c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x012f: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0133: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0138: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x013c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0141: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0144: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0147: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x014b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0150: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0153: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0156: mov_imm:
	regs[5] = 0xec9f387b, opcode= 0x04
0x015c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x015f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0162: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0168: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x016e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0172: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0177: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x017b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0180: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0184: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0189: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x018c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x018f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0192: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0196: jmp_imm:
	pc += 0x1, opcode= 0x07
0x019b: mov_imm:
	regs[5] = 0xc805ceda, opcode= 0x04
0x01a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x01a4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x01a7: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x01aa: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x01ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x01b1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x01b9: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x01bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x01bf: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x01c2: mov_imm:
	regs[5] = 0x92323735, opcode= 0x04
0x01c9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x01d2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01d7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x01da: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x01e1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01e6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x01ec: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x01f0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01f5: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x01f8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x01fc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0201: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0205: jmp_imm:
	pc += 0x1, opcode= 0x07
0x020a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x020e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0213: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0216: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0219: mov_imm:
	regs[5] = 0x5d0a6afa, opcode= 0x04
0x021f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0222: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0225: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0228: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x022b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x022e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0231: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0234: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0237: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x023b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0240: mov_imm:
	regs[5] = 0x3db690b3, opcode= 0x04
0x0246: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0249: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x024d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0252: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0258: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x025f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0264: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0267: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x026a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x026d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0270: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0274: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0279: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x027c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0280: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0285: mov_imm:
	regs[5] = 0xda34fe88, opcode= 0x04
0x028b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x028f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0294: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0297: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x029a: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x029d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x02a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x02a4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02a9: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x02ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x02af: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x02b2: mov_imm:
	regs[5] = 0x495217d8, opcode= 0x04
0x02b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x02bb: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x02be: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x02c4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x02cb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02d0: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x02d4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02d9: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x02dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x02e0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02e5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x02e9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02ee: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x02f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x02f5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02fa: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x02fd: mov_imm:
	regs[5] = 0x72ba7379, opcode= 0x04
0x0303: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0306: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0309: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x030c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0310: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0315: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0318: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x031c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0321: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0324: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0327: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x032a: mov_imm:
	regs[5] = 0x4179acb9, opcode= 0x04
0x0330: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0333: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0337: jmp_imm:
	pc += 0x1, opcode= 0x07
0x033c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0342: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0349: jmp_imm:
	pc += 0x1, opcode= 0x07
0x034e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0351: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0355: jmp_imm:
	pc += 0x1, opcode= 0x07
0x035a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x035d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0360: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0364: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0369: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x036d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0372: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0375: mov_imm:
	regs[5] = 0xbeebdc39, opcode= 0x04
0x037b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x037f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0384: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0387: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x038a: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x038d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0390: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0393: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0396: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0399: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x039c: mov_imm:
	regs[5] = 0x221659de, opcode= 0x04
0x03a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x03a5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x03a8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x03ae: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x03b4: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x03b7: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x03bb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x03c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x03c6: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x03ca: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x03d2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x03d5: mov_imm:
	regs[5] = 0x9bd3bc30, opcode= 0x04
0x03db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x03df: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03e4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x03e7: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x03eb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03f0: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x03f4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x03fd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0402: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0406: jmp_imm:
	pc += 0x1, opcode= 0x07
0x040b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x040e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0411: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0414: mov_imm:
	regs[5] = 0x3d9a8911, opcode= 0x04
0x041a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x041d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0421: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0426: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x042d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0432: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0438: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x043b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x043e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0442: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0447: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x044a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x044d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0450: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0453: mov_imm:
	regs[5] = 0x7e38de7b, opcode= 0x04
0x0459: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x045d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0462: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0465: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0468: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x046b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x046f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0474: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0477: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x047a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x047d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0480: mov_imm:
	regs[5] = 0xd0bb7c71, opcode= 0x04
0x0486: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0489: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x048c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0492: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0499: jmp_imm:
	pc += 0x1, opcode= 0x07
0x049e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x04a1: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x04a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x04a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x04aa: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x04ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x04b0: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x04b4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04b9: mov_imm:
	regs[5] = 0x92e6cd72, opcode= 0x04
0x04bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x04c2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x04c5: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x04c9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04ce: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x04d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x04d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x04d7: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x04da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x04dd: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x04e0: mov_imm:
	regs[5] = 0x16da01fe, opcode= 0x04
0x04e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x04e9: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x04ec: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x04f2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x04f8: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x04fb: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x04fe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0501: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0504: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0508: jmp_imm:
	pc += 0x1, opcode= 0x07
0x050d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0510: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0513: mov_imm:
	regs[5] = 0x893a727, opcode= 0x04
0x0519: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x051c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0520: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0525: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0528: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x052b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x052f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0534: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0538: jmp_imm:
	pc += 0x1, opcode= 0x07
0x053d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0541: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0546: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0549: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x054c: mov_imm:
	regs[5] = 0x9a4f20de, opcode= 0x04
0x0552: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0555: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0558: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x055e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0565: jmp_imm:
	pc += 0x1, opcode= 0x07
0x056a: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x056d: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0571: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0576: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0579: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x057d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0582: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0585: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0589: jmp_imm:
	pc += 0x1, opcode= 0x07
0x058e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0591: mov_imm:
	regs[5] = 0xd7162da8, opcode= 0x04
0x0598: jmp_imm:
	pc += 0x1, opcode= 0x07
0x059d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x05a0: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x05a4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05a9: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x05ad: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05b2: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x05b6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x05bf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x05c7: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x05ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x05cd: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x05d1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05d6: mov_imm:
	regs[5] = 0x1400b233, opcode= 0x04
0x05dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x05df: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x05e2: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x05e8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x05ee: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x05f2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05f7: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x05fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x05fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0600: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0603: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0606: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0609: mov_imm:
	regs[5] = 0x34b3f1b0, opcode= 0x04
0x060f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0613: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0618: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x061b: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x061e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0621: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0624: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0627: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x062a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x062d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0630: mov_imm:
	regs[5] = 0x6801bb10, opcode= 0x04
0x0636: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x063a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x063f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0642: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0648: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x064e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0651: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0654: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0658: jmp_imm:
	pc += 0x1, opcode= 0x07
0x065d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0661: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0666: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x066a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x066f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0672: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0675: mov_imm:
	regs[5] = 0xdf22573c, opcode= 0x04
0x067b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x067f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0684: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0688: jmp_imm:
	pc += 0x1, opcode= 0x07
0x068d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0691: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0696: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0699: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x069c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x069f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x06a2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x06a5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x06a8: mov_imm:
	regs[5] = 0xf355cb60, opcode= 0x04
0x06af: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x06b7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x06ba: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x06c0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x06c6: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x06c9: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x06cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x06cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x06d2: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x06d5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x06d8: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x06db: mov_imm:
	regs[5] = 0xd7a29881, opcode= 0x04
0x06e1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x06e5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06ea: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x06ed: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x06f0: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x06f3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x06f7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x06ff: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0703: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0708: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x070b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x070f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0714: mov_imm:
	regs[5] = 0x7053dc6a, opcode= 0x04
0x071a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x071e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0723: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0726: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x072c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0732: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0735: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0738: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x073b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x073e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0742: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0747: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x074a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x074d: mov_imm:
	regs[5] = 0xe9bafc4f, opcode= 0x04
0x0753: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0756: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0759: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x075c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x075f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0762: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0765: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0768: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x076c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0771: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0775: jmp_imm:
	pc += 0x1, opcode= 0x07
0x077a: mov_imm:
	regs[5] = 0xd011c82e, opcode= 0x04
0x0781: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0786: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0789: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x078c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0793: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0798: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x079e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x07a1: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x07a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x07a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x07ab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07b0: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x07b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x07b6: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x07b9: mov_imm:
	regs[5] = 0x60e9260d, opcode= 0x04
0x07bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x07c2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x07c6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07cb: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x07ce: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x07d2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x07da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x07dd: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x07e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x07e3: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x07e6: mov_imm:
	regs[5] = 0x256a0943, opcode= 0x04
0x07ed: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x07f5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x07f8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x07fe: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0805: jmp_imm:
	pc += 0x1, opcode= 0x07
0x080a: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x080d: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0810: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0813: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0817: jmp_imm:
	pc += 0x1, opcode= 0x07
0x081c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x081f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0823: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0828: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x082b: mov_imm:
	regs[5] = 0xeda1b223, opcode= 0x04
0x0832: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0837: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x083b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0840: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0843: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0846: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0849: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x084c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0850: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0855: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0858: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x085b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x085e: mov_imm:
	regs[5] = 0x14b02575, opcode= 0x04
0x0865: jmp_imm:
	pc += 0x1, opcode= 0x07
0x086a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x086e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0873: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0876: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x087d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0882: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0888: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x088b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x088e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0891: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0895: jmp_imm:
	pc += 0x1, opcode= 0x07
0x089a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x089d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x08a0: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x08a3: mov_imm:
	regs[5] = 0xf0934c0, opcode= 0x04
0x08a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x08ad: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08b2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x08b6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08bb: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x08be: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x08c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x08c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x08c8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08cd: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x08d1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x08d9: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x08dc: mov_imm:
	regs[5] = 0x9993bb4c, opcode= 0x04
0x08e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x08e5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x08e8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x08ee: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x08f4: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x08f7: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x08fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x08fe: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0903: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0906: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0909: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x090d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0912: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0916: jmp_imm:
	pc += 0x1, opcode= 0x07
0x091b: mov_imm:
	regs[5] = 0x82b61a81, opcode= 0x04
0x0921: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0924: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0927: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x092a: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x092e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0933: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0936: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0939: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x093c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0940: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0945: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0949: jmp_imm:
	pc += 0x1, opcode= 0x07
0x094e: mov_imm:
	regs[5] = 0x51911066, opcode= 0x04
0x0954: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0957: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x095a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0961: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0966: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x096c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x096f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0972: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0975: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0978: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x097b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x097e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0982: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0987: mov_imm:
	regs[5] = 0x684f6287, opcode= 0x04
0x098e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0993: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0996: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0999: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x099c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x09a0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x09a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x09ab: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x09ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x09b1: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x09b5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09ba: mov_imm:
	regs[5] = 0x9ef6e112, opcode= 0x04
0x09c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x09c3: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x09c6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x09cc: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x09d3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09d8: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x09db: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x09de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x09e2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x09ea: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x09ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x09f0: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x09f3: mov_imm:
	regs[5] = 0xa2728f68, opcode= 0x04
0x09f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x09fc: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x09ff: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0a03: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a08: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0a0b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0a0f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a14: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0a17: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0a1a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0a1d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0a21: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a26: mov_imm:
	regs[5] = 0x274a0a2f, opcode= 0x04
0x0a2d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a32: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0a35: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0a38: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0a3f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a44: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0a4a: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0a4e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a53: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0a56: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0a59: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0a5c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0a5f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0a63: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a68: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0a6c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a71: mov_imm:
	regs[5] = 0x2194cd87, opcode= 0x04
0x0a77: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0a7a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0a7d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0a80: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0a83: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0a87: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a8c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0a8f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0a93: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a98: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0a9c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0aa1: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0aa4: mov_imm:
	regs[5] = 0xa38d8a17, opcode= 0x04
0x0aab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ab0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0ab3: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0ab7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0abc: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0ac2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0ac8: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0acb: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0ace: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0ad1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0ad5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ada: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0add: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0ae0: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0ae3: mov_imm:
	regs[5] = 0xec39b3e2, opcode= 0x04
0x0aea: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0aef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0af3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0af8: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0afc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b01: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0b04: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0b08: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b0d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0b10: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0b14: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b19: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0b1d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b22: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0b25: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0b28: mov_imm:
	regs[5] = 0x729f9c73, opcode= 0x04
0x0b2e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0b32: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b37: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0b3a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0b40: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0b46: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0b49: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0b4c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0b4f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0b52: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0b55: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0b58: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0b5c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b61: mov_imm:
	regs[5] = 0x7955754d, opcode= 0x04
0x0b67: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0b6a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0b6d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0b70: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0b74: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b79: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0b7c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0b7f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0b82: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0b85: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0b88: mov_imm:
	regs[5] = 0xd6260a76, opcode= 0x04
0x0b8e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0b92: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b97: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0b9a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0ba0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0ba6: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0ba9: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0bad: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0bb2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0bb5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0bb8: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0bbb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0bbf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0bc4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0bc8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0bcd: mov_imm:
	regs[5] = 0x86e473bb, opcode= 0x04
0x0bd3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0bd6: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0bd9: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0bdc: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0bdf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0be2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0be6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0beb: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0bee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0bf1: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0bf5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0bfa: mov_imm:
	regs[5] = 0xff090384, opcode= 0x04
0x0c00: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0c03: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0c07: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c0c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0c12: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0c19: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c1e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0c22: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c27: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0c2a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0c2e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c33: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0c36: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0c39: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0c3c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0c3f: mov_imm:
	regs[5] = 0xb6557902, opcode= 0x04
0x0c46: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c4b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0c4e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0c51: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0c54: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0c57: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0c5a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0c5d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0c60: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0c63: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0c67: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c6c: mov_imm:
	regs[5] = 0x538054fb, opcode= 0x04
0x0c72: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0c76: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c7b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0c7e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0c85: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c8a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0c90: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0c93: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0c97: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c9c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0ca0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ca5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0ca9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0cae: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0cb1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0cb4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0cb7: mov_imm:
	regs[5] = 0xa05db91c, opcode= 0x04
0x0cbd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0cc0: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0cc4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0cc9: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0ccc: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0ccf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0cd2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0cd5: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0cd8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0cdb: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0cdf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ce4: mov_imm:
	regs[5] = 0x71529529, opcode= 0x04
0x0ceb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0cf0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0cf3: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0cf6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0cfc: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0d02: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0d06: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d0b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0d0f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d14: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0d17: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0d1a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0d1d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0d20: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0d23: mov_imm:
	regs[5] = 0x788a7180, opcode= 0x04
0x0d29: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0d2c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0d2f: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0d32: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0d36: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d3b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0d3e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0d41: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0d44: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0d47: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0d4a: mov_imm:
	regs[5] = 0x2bfd6d07, opcode= 0x04
0x0d51: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d56: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0d59: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0d5c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0d63: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d68: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0d6e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0d72: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d77: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0d7a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0d7d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0d81: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d86: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0d8a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d8f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0d92: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0d95: mov_imm:
	regs[5] = 0xd94ec8c0, opcode= 0x04
0x0d9c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0da1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0da4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0da7: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0daa: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0dad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0db0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0db4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0db9: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0dbc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0dbf: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0dc3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0dc8: mov_imm:
	regs[5] = 0x3d91b1ca, opcode= 0x04
0x0dcf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0dd4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0dd7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0dda: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0de0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0de6: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0de9: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0dec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0def: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0df3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0df8: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0dfc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e01: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0e04: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0e07: mov_imm:
	regs[5] = 0xd59fbdc8, opcode= 0x04
0x0e0d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0e10: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0e14: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e19: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0e1c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0e1f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0e22: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0e25: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0e28: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0e2b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0e2f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e34: mov_imm:
	regs[5] = 0xa3df6dd, opcode= 0x04
0x0e3a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0e3d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0e40: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0e47: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e4c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0e52: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0e55: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0e59: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e5e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0e62: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e67: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0e6a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0e6e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e73: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0e76: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0e79: mov_imm:
	regs[5] = 0xeb494fb, opcode= 0x04
0x0e80: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e85: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0e88: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0e8b: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0e8e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0e91: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0e94: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0e98: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e9d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0ea0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0ea3: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0ea6: mov_imm:
	regs[5] = 0x9b5b1ac3, opcode= 0x04
0x0ead: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0eb2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0eb5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0eb9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ebe: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0ec4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0eca: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0ecd: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0ed0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0ed3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0ed7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0edc: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0edf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0ee2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0ee5: mov_imm:
	regs[5] = 0xa9b89021, opcode= 0x04
0x0eeb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0eef: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ef4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0ef7: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0efa: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0efd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0f00: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0f04: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f09: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0f0c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0f10: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f15: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0f18: mov_imm:
	regs[5] = 0x2b62f07, opcode= 0x04
0x0f1f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f24: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0f27: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0f2b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f30: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0f36: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0f3c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0f3f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0f42: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0f45: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0f48: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0f4c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f51: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0f54: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0f58: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f5d: mov_imm:
	regs[5] = 0x4657ee94, opcode= 0x04
0x0f63: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0f66: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0f69: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0f6c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0f6f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0f72: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0f76: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f7b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0f7e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0f82: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f87: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0f8a: mov_imm:
	regs[5] = 0x5a605344, opcode= 0x04
0x0f90: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0f93: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0f96: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0f9c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0fa3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fa8: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0fac: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fb1: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0fb4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0fb7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0fba: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0fbd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0fc0: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0fc3: mov_imm:
	regs[5] = 0xdec695cf, opcode= 0x04
0x0fca: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fcf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0fd2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0fd5: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0fd9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fde: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0fe1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0fe4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0fe7: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0feb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ff0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0ff3: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0ff6: mov_imm:
	regs[5] = 0x8187534b, opcode= 0x04
0x0ffc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1000: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1005: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1009: jmp_imm:
	pc += 0x1, opcode= 0x07
0x100e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1014: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x101a: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x101d: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1020: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1023: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1026: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x102a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x102f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1033: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1038: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x103c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1041: mov_imm:
	regs[5] = 0x78dcca28, opcode= 0x04
0x1047: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x104a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x104d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1050: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1053: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1056: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x105a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x105f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1062: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1066: jmp_imm:
	pc += 0x1, opcode= 0x07
0x106b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x106e: mov_imm:
	regs[5] = 0x9a257c62, opcode= 0x04
0x1075: jmp_imm:
	pc += 0x1, opcode= 0x07
0x107a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x107d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1081: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1086: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x108c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1093: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1098: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x109b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x109e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x10a1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x10a4: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x10a7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x10aa: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x10ae: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10b3: mov_imm:
	regs[5] = 0xc6fc65e0, opcode= 0x04
0x10b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x10bc: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x10bf: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x10c2: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x10c6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x10ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x10d2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10d7: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x10db: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x10e3: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x10e6: mov_imm:
	regs[5] = 0xc3acd65c, opcode= 0x04
0x10ed: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x10f5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x10f8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x10fe: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1104: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1108: jmp_imm:
	pc += 0x1, opcode= 0x07
0x110d: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1110: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1114: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1119: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x111c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x111f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1122: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1125: mov_imm:
	regs[5] = 0x62e78c20, opcode= 0x04
0x112b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x112f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1134: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1137: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x113a: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x113e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1143: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1146: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1149: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x114c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x114f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1152: mov_imm:
	regs[5] = 0x2a51dcf9, opcode= 0x04
0x1159: jmp_imm:
	pc += 0x1, opcode= 0x07
0x115e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1161: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1164: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x116a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1171: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1176: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1179: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x117c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x117f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1182: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1186: jmp_imm:
	pc += 0x1, opcode= 0x07
0x118b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x118f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1194: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1198: jmp_imm:
	pc += 0x1, opcode= 0x07
0x119d: mov_imm:
	regs[5] = 0xc70383c8, opcode= 0x04
0x11a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x11a6: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x11a9: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x11ac: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x11af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x11b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x11b5: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x11b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x11bb: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x11be: mov_imm:
	regs[5] = 0xd6f043fa, opcode= 0x04
0x11c4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x11c7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x11ca: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x11d0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x11d6: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x11da: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11df: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x11e2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x11e5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x11e8: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x11eb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x11ee: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x11f2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11f7: mov_imm:
	regs[5] = 0xce6a417e, opcode= 0x04
0x11fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1201: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1206: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1209: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x120c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x120f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1213: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1218: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x121b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x121e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1221: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1224: mov_imm:
	regs[5] = 0x4885e86a, opcode= 0x04
0x122b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1230: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1233: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1237: jmp_imm:
	pc += 0x1, opcode= 0x07
0x123c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1242: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1248: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x124b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x124e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1252: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1257: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x125a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x125d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1261: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1266: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x126a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x126f: mov_imm:
	regs[5] = 0xb67cab97, opcode= 0x04
0x1275: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1278: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x127c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1281: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1284: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1288: jmp_imm:
	pc += 0x1, opcode= 0x07
0x128d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1291: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1296: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1299: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x129c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x12a0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12a5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x12a8: mov_imm:
	regs[5] = 0x8ac3d727, opcode= 0x04
0x12ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x12b1: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x12b5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12ba: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x12c0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x12c6: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x12c9: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x12cd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x12d6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x12df: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12e4: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x12e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x12ea: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x12ed: mov_imm:
	regs[5] = 0xbd760a82, opcode= 0x04
0x12f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x12f6: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x12f9: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x12fc: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1300: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1305: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1308: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x130c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1311: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1315: jmp_imm:
	pc += 0x1, opcode= 0x07
0x131a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x131d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1320: mov_imm:
	regs[5] = 0xd356bcc2, opcode= 0x04
0x1326: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1329: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x132d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1332: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1339: jmp_imm:
	pc += 0x1, opcode= 0x07
0x133e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1345: jmp_imm:
	pc += 0x1, opcode= 0x07
0x134a: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x134e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1353: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1356: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1359: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x135c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x135f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1362: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1366: jmp_imm:
	pc += 0x1, opcode= 0x07
0x136b: mov_imm:
	regs[5] = 0x7329e905, opcode= 0x04
0x1371: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1375: jmp_imm:
	pc += 0x1, opcode= 0x07
0x137a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x137d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1380: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1383: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1387: jmp_imm:
	pc += 0x1, opcode= 0x07
0x138c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1390: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1395: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1398: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x139b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x139e: mov_imm:
	regs[5] = 0xdc89be0, opcode= 0x04
0x13a5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x13ae: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13b3: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x13b7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13bc: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x13c3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13c8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x13ce: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x13d1: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x13d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x13d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x13da: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x13dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x13e0: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x13e3: mov_imm:
	regs[5] = 0x3f011b80, opcode= 0x04
0x13ea: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x13f3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13f8: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x13fb: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x13fe: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1401: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1404: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1407: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x140a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x140d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1410: mov_imm:
	regs[5] = 0x46b675cc, opcode= 0x04
0x1416: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x141a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x141f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1422: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1429: jmp_imm:
	pc += 0x1, opcode= 0x07
0x142e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1435: jmp_imm:
	pc += 0x1, opcode= 0x07
0x143a: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x143e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1443: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1446: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1449: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x144c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1450: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1455: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1458: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x145b: mov_imm:
	regs[5] = 0x760c49a3, opcode= 0x04
0x1461: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1464: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1468: jmp_imm:
	pc += 0x1, opcode= 0x07
0x146d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1471: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1476: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1479: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x147c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x147f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1482: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1486: jmp_imm:
	pc += 0x1, opcode= 0x07
0x148b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x148e: mov_imm:
	regs[5] = 0xeb4157bd, opcode= 0x04
0x1494: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1497: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x149a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x14a0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x14a6: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x14a9: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x14ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x14b0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x14b8: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x14bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x14be: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x14c2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14c7: mov_imm:
	regs[5] = 0xcf859154, opcode= 0x04
0x14cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x14d0: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x14d4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14d9: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x14dc: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x14df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x14e3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x14eb: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x14ef: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x14f7: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x14fb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1500: mov_imm:
	regs[5] = 0x3518d8c, opcode= 0x04
0x1506: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1509: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x150c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1513: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1518: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x151e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1521: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1525: jmp_imm:
	pc += 0x1, opcode= 0x07
0x152a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x152d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1530: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1533: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1537: jmp_imm:
	pc += 0x1, opcode= 0x07
0x153c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x153f: mov_imm:
	regs[5] = 0xa959df79, opcode= 0x04
0x1545: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1548: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x154b: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x154e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1552: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1557: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x155a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x155d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1560: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1563: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1566: mov_imm:
	regs[5] = 0xaacee055, opcode= 0x04
0x156c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x156f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1572: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1579: jmp_imm:
	pc += 0x1, opcode= 0x07
0x157e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1584: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1587: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x158a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x158e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1593: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1596: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1599: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x159c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x159f: mov_imm:
	regs[5] = 0xe435f97c, opcode= 0x04
0x15a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x15a8: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x15ab: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x15af: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15b4: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x15b8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x15c1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x15ca: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15cf: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x15d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x15d5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x15d9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15de: mov_imm:
	regs[5] = 0x3f922402, opcode= 0x04
0x15e4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x15e7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x15ea: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x15f0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x15f6: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x15f9: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x15fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1600: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1605: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1608: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x160b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x160e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1612: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1617: mov_imm:
	regs[5] = 0xd2c9a8ff, opcode= 0x04
0x161d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1621: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1626: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x162a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x162f: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1632: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1635: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1638: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x163b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x163e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1641: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1644: mov_imm:
	regs[5] = 0xdb866d3d, opcode= 0x04
0x164a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x164d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1650: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1657: jmp_imm:
	pc += 0x1, opcode= 0x07
0x165c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1662: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1666: jmp_imm:
	pc += 0x1, opcode= 0x07
0x166b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x166f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1674: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1678: jmp_imm:
	pc += 0x1, opcode= 0x07
0x167d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1680: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1683: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1687: jmp_imm:
	pc += 0x1, opcode= 0x07
0x168c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x168f: mov_imm:
	regs[5] = 0x66cd3189, opcode= 0x04
0x1695: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1699: jmp_imm:
	pc += 0x1, opcode= 0x07
0x169e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x16a1: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x16a4: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x16a7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x16ab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x16b3: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x16b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x16ba: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16bf: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x16c2: mov_imm:
	regs[5] = 0xdd0665dd, opcode= 0x04
0x16c9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x16d1: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x16d4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x16db: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16e0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x16e6: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x16ea: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16ef: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x16f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x16f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x16f8: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x16fc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1701: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1704: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1707: mov_imm:
	regs[5] = 0x21e3e486, opcode= 0x04
0x170d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1710: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1714: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1719: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x171c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x171f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1722: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1725: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1728: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x172b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x172e: mov_imm:
	regs[5] = 0xfba6e0ab, opcode= 0x04
0x1734: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1738: jmp_imm:
	pc += 0x1, opcode= 0x07
0x173d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1740: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1746: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x174c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1750: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1755: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1758: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x175b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x175e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1761: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1764: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1767: mov_imm:
	regs[5] = 0x45b498c4, opcode= 0x04
0x176d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1770: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1773: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1777: jmp_imm:
	pc += 0x1, opcode= 0x07
0x177c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x177f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1783: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1788: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x178c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1791: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1794: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1797: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x179a: mov_imm:
	regs[5] = 0x2a72eebb, opcode= 0x04
0x17a0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x17a3: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x17a7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17ac: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x17b2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x17b8: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x17bb: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x17bf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x17c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x17ca: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x17cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x17d0: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x17d3: mov_imm:
	regs[5] = 0x968df635, opcode= 0x04
0x17da: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17df: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x17e2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x17e5: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x17e9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17ee: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x17f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x17f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x17f7: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x17fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x17fd: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1800: mov_imm:
	regs[5] = 0xb4d42c5d, opcode= 0x04
0x1807: jmp_imm:
	pc += 0x1, opcode= 0x07
0x180c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x180f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1813: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1818: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x181f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1824: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x182a: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x182d: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1830: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1833: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1837: jmp_imm:
	pc += 0x1, opcode= 0x07
0x183c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x183f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1842: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1845: mov_imm:
	regs[5] = 0x56ac0497, opcode= 0x04
0x184b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x184f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1854: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1858: jmp_imm:
	pc += 0x1, opcode= 0x07
0x185d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1860: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1863: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1866: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x186a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x186f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1873: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1878: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x187b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x187e: mov_imm:
	regs[5] = 0x2a902bd1, opcode= 0x04
0x1884: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1888: jmp_imm:
	pc += 0x1, opcode= 0x07
0x188d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1890: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1896: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x189c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x189f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x18a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x18a6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x18af: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18b4: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x18b8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x18c0: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x18c3: mov_imm:
	regs[5] = 0x9bc579ff, opcode= 0x04
0x18c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x18cd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18d2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x18d6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18db: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x18de: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x18e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x18e5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x18ee: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18f3: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x18f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x18f9: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x18fd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1902: mov_imm:
	regs[5] = 0xdf311f97, opcode= 0x04
0x1909: jmp_imm:
	pc += 0x1, opcode= 0x07
0x190e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1912: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1917: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x191a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1920: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1927: jmp_imm:
	pc += 0x1, opcode= 0x07
0x192c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x192f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1933: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1938: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x193b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x193e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1942: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1947: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x194b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1950: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1954: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1959: mov_imm:
	regs[5] = 0xb8756223, opcode= 0x04
0x1960: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1965: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1968: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x196b: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x196e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1971: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1974: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1978: jmp_imm:
	pc += 0x1, opcode= 0x07
0x197d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1980: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1984: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1989: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x198d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1992: mov_imm:
	regs[5] = 0x65358964, opcode= 0x04
0x1998: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x199b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x199e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x19a4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x19aa: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x19ad: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x19b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x19b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x19b6: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x19b9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x19bc: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x19bf: mov_imm:
	regs[5] = 0xe6e4e38e, opcode= 0x04
0x19c5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x19c9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19ce: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x19d1: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x19d4: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x19d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x19db: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x19e3: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x19e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x19e9: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x19ec: mov_imm:
	regs[5] = 0x4286f46, opcode= 0x04
0x19f3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x19fc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a01: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1a04: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1a0a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1a10: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1a14: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a19: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1a1c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1a1f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1a23: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a28: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1a2b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1a2f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a34: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1a37: mov_imm:
	regs[5] = 0x7a50083e, opcode= 0x04
0x1a3d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1a40: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1a43: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1a46: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1a4a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a4f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1a52: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1a55: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1a58: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1a5b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1a5e: mov_imm:
	regs[5] = 0xad89d807, opcode= 0x04
0x1a65: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a6a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1a6d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1a70: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1a77: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a7c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1a82: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1a85: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1a88: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1a8b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1a8f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a94: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1a98: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a9d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1aa0: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1aa3: mov_imm:
	regs[5] = 0x8996f1be, opcode= 0x04
0x1aa9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1aad: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ab2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1ab5: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1ab8: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1abc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ac1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1ac4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1ac7: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1aca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1acd: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1ad0: mov_imm:
	regs[5] = 0xbb61b646, opcode= 0x04
0x1ad7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1adc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1adf: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1ae2: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1ae9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1aee: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1af4: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1af7: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1afb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b00: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1b04: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b09: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1b0d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b12: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1b16: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b1b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1b1e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1b21: mov_imm:
	regs[5] = 0x3285507d, opcode= 0x04
0x1b27: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1b2b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b30: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1b34: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b39: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1b3c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1b3f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1b42: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1b45: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1b48: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1b4b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1b4e: mov_imm:
	regs[5] = 0x7760c979, opcode= 0x04
0x1b54: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1b57: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1b5a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1b60: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1b66: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1b69: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1b6c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1b70: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b75: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1b79: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b7e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1b81: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1b84: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1b87: mov_imm:
	regs[5] = 0xa5d204da, opcode= 0x04
0x1b8d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1b90: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1b93: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1b96: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1b99: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1b9c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1b9f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1ba2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1ba5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1ba8: mov_imm:
	regs[5] = 0x951cf5bd, opcode= 0x04
0x1bae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1bb1: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1bb4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1bbb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bc0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1bc6: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1bc9: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1bcc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1bcf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1bd3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bd8: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1bdc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1be1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1be4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1be8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bed: mov_imm:
	regs[5] = 0x8468790b, opcode= 0x04
0x1bf4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bf9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1bfd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c02: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1c05: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1c08: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1c0b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1c0e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1c11: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1c15: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c1a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1c1d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1c20: mov_imm:
	regs[5] = 0x5564a7aa, opcode= 0x04
0x1c27: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c2c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1c30: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c35: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1c39: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c3e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1c44: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1c4a: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1c4d: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1c50: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1c54: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c59: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1c5c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1c5f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1c63: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c68: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1c6b: mov_imm:
	regs[5] = 0x69a4ad19, opcode= 0x04
0x1c71: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1c75: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c7a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1c7d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1c81: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c86: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1c8a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c8f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1c92: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1c95: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1c98: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1c9c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ca1: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1ca4: mov_imm:
	regs[5] = 0x6258a2c8, opcode= 0x04
0x1cab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1cb0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1cb3: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1cb6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1cbc: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1cc2: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1cc5: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1cc8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1ccb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1ccf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1cd4: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1cd7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1cdb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ce0: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1ce3: mov_imm:
	regs[5] = 0x97758c2b, opcode= 0x04
0x1ce9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1ced: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1cf2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1cf6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1cfb: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1cfe: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1d02: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d07: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1d0b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d10: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1d14: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d19: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1d1c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1d20: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d25: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1d29: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d2e: mov_imm:
	regs[5] = 0x6011acca, opcode= 0x04
0x1d34: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1d37: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1d3a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1d40: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1d46: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1d49: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1d4c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1d4f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1d53: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d58: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1d5c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d61: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1d65: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d6a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1d6d: mov_imm:
	regs[5] = 0xcbe62c98, opcode= 0x04
0x1d73: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1d76: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1d79: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1d7c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1d7f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1d83: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d88: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1d8c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d91: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1d95: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d9a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1d9e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1da3: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1da6: mov_imm:
	regs[5] = 0xfadf6d8c, opcode= 0x04
0x1dac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1db0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1db5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1db8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1dbe: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1dc4: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1dc8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1dcd: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1dd1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1dd6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1dda: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ddf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1de2: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1de5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1de8: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1dec: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1df1: mov_imm:
	regs[5] = 0x29bb80c4, opcode= 0x04
0x1df7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1dfa: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1dfe: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e03: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1e07: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e0c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1e0f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1e13: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e18: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1e1b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1e1e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1e22: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e27: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1e2b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e30: mov_imm:
	regs[5] = 0x80e41345, opcode= 0x04
0x1e37: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e3c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1e3f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1e42: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1e48: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1e4e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1e51: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1e54: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1e57: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1e5a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1e5e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e63: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1e66: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1e6a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e6f: mov_imm:
	regs[5] = 0xa97ce123, opcode= 0x04
0x1e75: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1e78: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1e7b: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1e7e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1e82: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e87: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1e8b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e90: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1e93: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1e96: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1e99: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1e9c: mov_imm:
	regs[5] = 0x7e9312f4, opcode= 0x04
0x1ea2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1ea6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1eab: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1eae: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1eb4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1eba: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1ebe: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ec3: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1ec6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1ec9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1ecc: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1ecf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1ed2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1ed5: mov_imm:
	regs[5] = 0xb5c86339, opcode= 0x04
0x1edb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1ede: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1ee1: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1ee4: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1ee7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1eea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1eed: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1ef0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1ef3: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1ef6: mov_imm:
	regs[5] = 0xbb93aa9b, opcode= 0x04
0x1efd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f02: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1f05: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1f08: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1f0e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1f14: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1f17: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1f1a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1f1e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f23: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1f26: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1f29: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1f2d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f32: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1f35: mov_imm:
	regs[5] = 0x8572b03d, opcode= 0x04
0x1f3b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1f3f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f44: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1f47: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1f4a: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1f4d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1f50: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1f53: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1f56: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1f59: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1f5d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f62: mov_imm:
	regs[5] = 0x3edc36bd, opcode= 0x04
0x1f69: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f6e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1f71: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1f74: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1f7a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1f80: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1f83: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1f87: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f8c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1f90: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f95: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1f99: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f9e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1fa1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1fa5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1faa: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1fad: mov_imm:
	regs[5] = 0xd2ddc53b, opcode= 0x04
0x1fb3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1fb6: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1fb9: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1fbc: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1fbf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1fc3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fc8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1fcc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fd1: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1fd5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fda: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1fdd: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1fe1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fe6: mov_imm:
	regs[5] = 0x7efbf8f9, opcode= 0x04
0x1fec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1ff0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ff5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1ff8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1ffe: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2004: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2007: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x200a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x200e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2013: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2017: jmp_imm:
	pc += 0x1, opcode= 0x07
0x201c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x201f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2022: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2025: mov_imm:
	regs[5] = 0xd139e584, opcode= 0x04
0x202b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x202e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2031: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2034: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2037: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x203a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x203d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2040: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2044: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2049: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x204c: mov_imm:
	regs[5] = 0xf99d6a3e, opcode= 0x04
0x2052: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2055: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2059: jmp_imm:
	pc += 0x1, opcode= 0x07
0x205e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2064: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x206a: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x206e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2073: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2077: jmp_imm:
	pc += 0x1, opcode= 0x07
0x207c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x207f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2082: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2086: jmp_imm:
	pc += 0x1, opcode= 0x07
0x208b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x208e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2091: mov_imm:
	regs[5] = 0xc7dfc091, opcode= 0x04
0x2097: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x209a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x209e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20a3: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x20a6: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x20aa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x20b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x20b5: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x20b9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x20c1: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x20c4: mov_imm:
	regs[5] = 0xc5c5f1a6, opcode= 0x04
0x20ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x20ce: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20d3: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x20d6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x20dc: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x20e2: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x20e5: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x20e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x20eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x20ee: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x20f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x20f4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x20f7: mov_imm:
	regs[5] = 0xe9e0279c, opcode= 0x04
0x20fe: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2103: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2106: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2109: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x210c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x210f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2113: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2118: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x211b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x211e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2121: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2124: mov_imm:
	regs[5] = 0xe480a8d8, opcode= 0x04
0x212a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x212d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2131: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2136: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x213c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2143: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2148: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x214b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x214e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2151: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2154: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2158: jmp_imm:
	pc += 0x1, opcode= 0x07
0x215d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2161: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2166: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2169: mov_imm:
	regs[5] = 0x79334c03, opcode= 0x04
0x216f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2172: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2175: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2179: jmp_imm:
	pc += 0x1, opcode= 0x07
0x217e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2181: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2184: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2187: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x218a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x218e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2193: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2197: jmp_imm:
	pc += 0x1, opcode= 0x07
0x219c: mov_imm:
	regs[5] = 0xd7895e2d, opcode= 0x04
0x21a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x21a5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x21a8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x21ae: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x21b4: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x21b7: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x21ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x21be: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x21c6: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x21c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x21cc: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x21cf: mov_imm:
	regs[5] = 0xd0004b0c, opcode= 0x04
0x21d6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x21de: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x21e1: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x21e4: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x21e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x21ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x21ed: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x21f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x21f4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21f9: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x21fc: mov_imm:
	regs[5] = 0xc9c0eaf7, opcode= 0x04
0x2202: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2205: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2208: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x220e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2214: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2217: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x221b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2220: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2223: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2226: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2229: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x222c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2230: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2235: mov_imm:
	regs[5] = 0x4547ac62, opcode= 0x04
0x223b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x223e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2242: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2247: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x224a: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x224d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2250: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2253: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2256: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2259: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x225c: mov_imm:
	regs[5] = 0x67caf189, opcode= 0x04
0x2262: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2265: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2268: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x226e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2275: jmp_imm:
	pc += 0x1, opcode= 0x07
0x227a: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x227d: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2280: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2284: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2289: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x228c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2290: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2295: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2298: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x229c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22a1: mov_imm:
	regs[5] = 0x5fc787e2, opcode= 0x04
0x22a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x22aa: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x22ad: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x22b0: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x22b4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22b9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x22bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x22bf: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x22c3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x22cb: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x22cf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22d4: mov_imm:
	regs[5] = 0xccfb37f9, opcode= 0x04
0x22db: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22e0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x22e3: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x22e6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x22ec: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x22f2: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x22f5: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x22f8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x22fb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x22fe: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2301: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2304: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2307: mov_imm:
	regs[5] = 0x16dee374, opcode= 0x04
0x230d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2310: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2313: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2316: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2319: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x231c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x231f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2322: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2325: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2328: mov_imm:
	regs[5] = 0xc9b58278, opcode= 0x04
0x232e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2332: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2337: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x233a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2340: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2347: jmp_imm:
	pc += 0x1, opcode= 0x07
0x234c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2350: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2355: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2359: jmp_imm:
	pc += 0x1, opcode= 0x07
0x235e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2362: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2367: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x236a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x236e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2373: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2377: jmp_imm:
	pc += 0x1, opcode= 0x07
0x237c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x237f: mov_imm:
	regs[5] = 0x6da619f, opcode= 0x04
0x2385: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2388: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x238b: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x238e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2391: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2395: jmp_imm:
	pc += 0x1, opcode= 0x07
0x239a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x239d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x23a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x23a3: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x23a6: mov_imm:
	regs[5] = 0x447a5ec2, opcode= 0x04
0x23ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x23af: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x23b2: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x23b8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x23be: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x23c1: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x23c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x23c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x23ca: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x23cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x23d0: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x23d3: mov_imm:
	regs[5] = 0xffc806b1, opcode= 0x04
0x23d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x23dd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23e2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x23e5: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x23e8: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x23eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x23ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x23f2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23f7: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x23fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x23fe: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2403: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2406: mov_imm:
	regs[5] = 0x955447a2, opcode= 0x04
0x240c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x240f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2412: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2419: jmp_imm:
	pc += 0x1, opcode= 0x07
0x241e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2424: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2428: jmp_imm:
	pc += 0x1, opcode= 0x07
0x242d: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2430: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2433: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2437: jmp_imm:
	pc += 0x1, opcode= 0x07
0x243c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x243f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2442: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2445: mov_imm:
	regs[5] = 0x250aa98e, opcode= 0x04
0x244b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x244e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2451: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2454: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2457: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x245a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x245d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2460: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2464: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2469: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x246c: mov_imm:
	regs[5] = 0xf8ba9fc7, opcode= 0x04
0x2473: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2478: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x247b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x247e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2484: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x248a: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x248d: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2491: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2496: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2499: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x249c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x249f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x24a2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x24a5: mov_imm:
	regs[5] = 0x827bc9a9, opcode= 0x04
0x24ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x24ae: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x24b2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24b7: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x24ba: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x24bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x24c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x24c3: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x24c7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x24cf: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x24d2: mov_imm:
	regs[5] = 0x4278f4ec, opcode= 0x04
0x24d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x24db: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x24de: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x24e5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24ea: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x24f0: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x24f3: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x24f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x24f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x24fd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2502: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2506: jmp_imm:
	pc += 0x1, opcode= 0x07
0x250b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x250e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2511: mov_imm:
	regs[5] = 0xc7a0ac39, opcode= 0x04
0x2517: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x251a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x251d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2520: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2523: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2526: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2529: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x252c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x252f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2532: mov_imm:
	regs[5] = 0x73e66a36, opcode= 0x04
0x2538: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x253b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x253f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2544: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x254b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2550: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2556: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2559: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x255d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2562: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2565: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2569: jmp_imm:
	pc += 0x1, opcode= 0x07
0x256e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2571: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2574: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2578: jmp_imm:
	pc += 0x1, opcode= 0x07
0x257d: mov_imm:
	regs[5] = 0x6e93e5eb, opcode= 0x04
0x2583: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2586: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2589: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x258d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2592: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2595: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2598: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x259b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x259e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x25a1: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x25a4: mov_imm:
	regs[5] = 0x5f0f57f2, opcode= 0x04
0x25aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x25ad: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x25b0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x25b6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x25bd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25c2: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x25c5: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x25c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x25cc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x25d5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25da: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x25dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x25e1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25e6: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x25ea: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25ef: mov_imm:
	regs[5] = 0xa87bb5ef, opcode= 0x04
0x25f6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x25fe: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2601: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2604: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2608: jmp_imm:
	pc += 0x1, opcode= 0x07
0x260d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2610: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2614: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2619: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x261d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2622: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2625: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2629: jmp_imm:
	pc += 0x1, opcode= 0x07
0x262e: mov_imm:
	regs[5] = 0x39571a36, opcode= 0x04
0x2634: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2637: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x263a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2640: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2647: jmp_imm:
	pc += 0x1, opcode= 0x07
0x264c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x264f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2652: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2655: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2658: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x265c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2661: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2664: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2667: mov_imm:
	regs[5] = 0xd111ef2d, opcode= 0x04
0x266d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2671: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2676: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x267a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x267f: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2682: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2685: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2688: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x268c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2691: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2695: jmp_imm:
	pc += 0x1, opcode= 0x07
0x269a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x269d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x26a1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26a6: mov_imm:
	regs[5] = 0x3abfc4b9, opcode= 0x04
0x26ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x26af: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x26b2: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x26b8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x26bf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26c4: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x26c7: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x26ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x26cd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x26d1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26d6: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x26d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x26dc: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x26e0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26e5: mov_imm:
	regs[5] = 0xd4a8580a, opcode= 0x04
0x26eb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x26ef: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26f4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x26f8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26fd: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2700: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2703: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2707: jmp_imm:
	pc += 0x1, opcode= 0x07
0x270c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x270f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2713: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2718: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x271b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x271e: mov_imm:
	regs[5] = 0x8a24dba2, opcode= 0x04
0x2724: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2727: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x272a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2730: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2737: jmp_imm:
	pc += 0x1, opcode= 0x07
0x273c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x273f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2742: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2745: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2748: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x274b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x274e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2751: mov_imm:
	regs[5] = 0xf3d64e37, opcode= 0x04
0x2757: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x275a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x275d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2760: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2763: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2766: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2769: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x276c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x276f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2772: mov_imm:
	regs[5] = 0x58c457e7, opcode= 0x04
0x2778: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x277b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x277e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2784: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x278a: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x278e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2793: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2796: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2799: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x279d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27a2: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x27a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x27a9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27ae: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x27b2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27b7: mov_imm:
	regs[5] = 0x7b1513d6, opcode= 0x04
0x27bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x27c0: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x27c3: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x27c7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27cc: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x27cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x27d3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27d8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x27dc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27e1: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x27e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x27e7: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x27ea: mov_imm:
	regs[5] = 0x51b311a2, opcode= 0x04
0x27f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x27f3: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x27f6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x27fc: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2803: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2808: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x280b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x280e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2811: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2814: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2817: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x281b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2820: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2823: mov_imm:
	regs[5] = 0x842d8830, opcode= 0x04
0x282a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x282f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2833: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2838: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x283b: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x283e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2841: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2844: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2847: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x284a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x284e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2853: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2857: jmp_imm:
	pc += 0x1, opcode= 0x07
0x285c: mov_imm:
	regs[5] = 0x3a767793, opcode= 0x04
0x2862: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2866: jmp_imm:
	pc += 0x1, opcode= 0x07
0x286b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x286e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2875: jmp_imm:
	pc += 0x1, opcode= 0x07
0x287a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2880: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2883: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2886: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x288a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x288f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2892: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2895: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2898: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x289b: mov_imm:
	regs[5] = 0x5f11db92, opcode= 0x04
0x28a2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x28aa: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x28ad: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x28b0: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x28b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x28b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x28ba: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28bf: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x28c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x28c5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x28c8: mov_imm:
	regs[5] = 0xdd048d5d, opcode= 0x04
0x28cf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x28d8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28dd: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x28e0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x28e6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x28ec: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x28ef: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x28f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x28f6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28fb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x28fe: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2901: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2904: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2908: jmp_imm:
	pc += 0x1, opcode= 0x07
0x290d: mov_imm:
	regs[5] = 0xbfe12fc3, opcode= 0x04
0x2914: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2919: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x291c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x291f: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2923: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2928: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x292b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x292e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2932: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2937: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x293a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x293d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2940: mov_imm:
	regs[5] = 0x6eecb511, opcode= 0x04
0x2947: jmp_imm:
	pc += 0x1, opcode= 0x07
0x294c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x294f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2953: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2958: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x295e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2964: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2967: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x296a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x296e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2973: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2977: jmp_imm:
	pc += 0x1, opcode= 0x07
0x297c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x297f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2982: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2985: mov_imm:
	regs[5] = 0xd1a4ab6d, opcode= 0x04
0x298b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x298e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2991: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2995: jmp_imm:
	pc += 0x1, opcode= 0x07
0x299a: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x299e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x29a7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29ac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x29af: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x29b2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x29b5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x29b8: mov_imm:
	regs[5] = 0x5e2ee14a, opcode= 0x04
0x29be: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x29c1: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x29c4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x29ca: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x29d0: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x29d4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29d9: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x29dd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29e2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x29e6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x29ee: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x29f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x29f4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x29f8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29fd: mov_imm:
	regs[5] = 0xc002d52e, opcode= 0x04
0x2a03: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2a06: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2a09: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2a0c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2a0f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2a12: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2a16: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a1b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2a1f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a24: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2a27: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2a2a: mov_imm:
	regs[5] = 0x21ec57fe, opcode= 0x04
0x2a30: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2a33: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2a36: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2a3c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2a42: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2a45: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2a48: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2a4b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2a4e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2a52: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a57: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2a5a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2a5d: mov_imm:
	regs[5] = 0x94714689, opcode= 0x04
0x2a63: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2a66: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2a69: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2a6c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2a6f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2a72: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2a75: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2a78: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2a7b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2a7f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a84: mov_imm:
	regs[5] = 0xc724cdcd, opcode= 0x04
0x2a8a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2a8e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a93: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2a97: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a9c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2aa2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2aa8: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2aac: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ab1: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2ab4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2ab7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2aba: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2abd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2ac0: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2ac4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ac9: mov_imm:
	regs[5] = 0xe8587fc4, opcode= 0x04
0x2acf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2ad2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2ad5: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2ad8: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2adb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2ade: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2ae2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ae7: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2aea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2aee: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2af3: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2af6: mov_imm:
	regs[5] = 0x9e2c7a87, opcode= 0x04
0x2afc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2aff: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2b02: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2b08: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2b0e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2b11: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2b14: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2b17: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2b1b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b20: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2b23: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2b26: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2b29: mov_imm:
	regs[5] = 0x96dac5eb, opcode= 0x04
0x2b2f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2b32: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2b35: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2b38: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2b3c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b41: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2b44: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2b47: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2b4a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2b4e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b53: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2b57: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b5c: mov_imm:
	regs[5] = 0xe360ec65, opcode= 0x04
0x2b63: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b68: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2b6c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b71: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2b75: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b7a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2b80: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2b86: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2b89: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2b8c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2b8f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2b93: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b98: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2b9b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2b9e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2ba1: mov_imm:
	regs[5] = 0x8c668c69, opcode= 0x04
0x2ba8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2bb1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bb6: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2bba: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bbf: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2bc2: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2bc5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2bc8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2bcb: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2bce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2bd1: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2bd4: mov_imm:
	regs[5] = 0xbd0bef81, opcode= 0x04
0x2bda: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2bdd: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2be0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2be6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2bec: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2bf0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bf5: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2bf8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2bfb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2bfe: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2c01: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2c04: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2c07: mov_imm:
	regs[5] = 0x2b7d2440, opcode= 0x04
0x2c0d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2c10: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2c14: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c19: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2c1c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2c20: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c25: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2c28: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2c2b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2c2e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2c31: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2c34: mov_imm:
	regs[5] = 0xef69f2c6, opcode= 0x04
0x2c3a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2c3e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c43: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2c46: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2c4c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2c53: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c58: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2c5c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c61: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2c64: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2c67: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2c6a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2c6d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2c70: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2c73: mov_imm:
	regs[5] = 0x669d2a93, opcode= 0x04
0x2c79: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2c7d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c82: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2c85: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2c89: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c8e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2c91: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2c94: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2c97: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2c9b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ca0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2ca3: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2ca6: mov_imm:
	regs[5] = 0xca5b80e7, opcode= 0x04
0x2cac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2caf: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2cb2: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2cb8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2cbe: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2cc1: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2cc4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2cc7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2cca: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2ccd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2cd0: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2cd3: mov_imm:
	regs[5] = 0xe684362c, opcode= 0x04
0x2cd9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2cdc: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2cdf: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2ce3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ce8: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2ceb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2cee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2cf2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2cf7: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2cfa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2cfd: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2d01: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d06: mov_imm:
	regs[5] = 0x1a610fa2, opcode= 0x04
0x2d0c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2d0f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2d12: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2d18: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2d1e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2d21: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2d24: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2d27: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2d2a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2d2d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2d30: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2d33: mov_imm:
	regs[5] = 0xebc8471b, opcode= 0x04
0x2d39: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2d3c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2d40: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d45: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2d48: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2d4c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d51: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2d54: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2d58: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d5d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2d60: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2d63: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2d66: mov_imm:
	regs[5] = 0x68f14b2a, opcode= 0x04
0x2d6c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2d70: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d75: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2d78: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2d7e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2d84: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2d87: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2d8b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d90: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2d93: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2d96: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2d99: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2d9c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2d9f: mov_imm:
	regs[5] = 0xe7f1c53f, opcode= 0x04
0x2da6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2dab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2daf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2db4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2db8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2dbd: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2dc1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2dc6: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2dc9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2dcc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2dcf: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2dd2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2dd5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2dd8: mov_imm:
	regs[5] = 0xa53cd716, opcode= 0x04
0x2ddf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2de4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2de7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2deb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2df0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2df7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2dfc: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2e03: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e08: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2e0b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2e0f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e14: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2e17: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2e1a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2e1d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2e20: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2e23: mov_imm:
	regs[5] = 0x6aa98bd4, opcode= 0x04
0x2e29: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2e2d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e32: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2e36: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e3b: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2e3e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2e42: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e47: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2e4a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2e4d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2e50: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2e53: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2e56: mov_imm:
	regs[5] = 0xa826b67, opcode= 0x04
0x2e5c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2e5f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2e62: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2e68: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2e6f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e74: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2e77: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2e7a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2e7d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2e80: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2e83: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2e86: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2e89: mov_imm:
	regs[5] = 0x54360c1e, opcode= 0x04
0x2e8f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2e92: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2e95: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2e99: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e9e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2ea1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2ea4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2ea7: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2eab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2eb0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2eb3: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2eb6: mov_imm:
	regs[5] = 0x63127e8f, opcode= 0x04
0x2ebc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2ebf: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2ec3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ec8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2ece: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2ed4: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2ed7: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2eda: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2edd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2ee1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ee6: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2ee9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2eec: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2ef0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ef5: mov_imm:
	regs[5] = 0xb8d4df0c, opcode= 0x04
0x2efc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f01: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2f04: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2f07: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2f0a: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2f0d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2f10: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2f13: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2f16: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2f19: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2f1c: mov_imm:
	regs[5] = 0xa2b20131, opcode= 0x04
0x2f22: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2f25: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2f28: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2f2f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f34: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2f3a: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2f3e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f43: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2f46: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2f49: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2f4c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2f4f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2f53: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f58: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2f5b: mov_imm:
	regs[5] = 0x123ea35a, opcode= 0x04
0x2f61: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2f64: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2f67: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2f6a: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2f6e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f73: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2f76: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2f7a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f7f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2f82: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2f85: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2f88: mov_imm:
	regs[5] = 0x892e56b9, opcode= 0x04
0x2f8e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2f91: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2f95: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f9a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2fa0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2fa6: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2fa9: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2fac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2faf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2fb2: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2fb6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fbb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2fbf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fc4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2fc7: mov_imm:
	regs[5] = 0x23ecda79, opcode= 0x04
0x2fcd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2fd0: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2fd3: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2fd6: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2fd9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2fdc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2fdf: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2fe2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2fe5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2fe8: mov_imm:
	regs[5] = 0xa7dd364b, opcode= 0x04
0x2fee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2ff2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ff7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2ffa: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3000: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3007: jmp_imm:
	pc += 0x1, opcode= 0x07
0x300c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x300f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x3012: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3015: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3018: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x301b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x301e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x3021: mov_imm:
	regs[5] = 0x64eb764d, opcode= 0x04
0x3028: jmp_imm:
	pc += 0x1, opcode= 0x07
0x302d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3031: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3036: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3039: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x303d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3042: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x3045: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3049: jmp_imm:
	pc += 0x1, opcode= 0x07
0x304e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3051: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3054: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3057: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x305a: mov_imm:
	regs[5] = 0xb37e811f, opcode= 0x04
0x3060: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3063: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x3067: jmp_imm:
	pc += 0x1, opcode= 0x07
0x306c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3072: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3078: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x307b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x307e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3081: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3084: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3087: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x308b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3090: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x3093: mov_imm:
	regs[5] = 0x43c0102c, opcode= 0x04
0x3099: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x309c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x309f: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x30a2: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x30a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x30a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x30ab: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x30ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x30b1: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x30b4: mov_imm:
	regs[5] = 0x66a6d992, opcode= 0x04
0x30ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x30bd: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x30c0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x30c7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x30cc: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x30d2: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x30d5: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x30d9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x30de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x30e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x30e4: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x30e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x30ea: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x30ed: mov_imm:
	regs[5] = 0xf456eb57, opcode= 0x04
0x30f4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x30f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x30fd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3102: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3105: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x3109: jmp_imm:
	pc += 0x1, opcode= 0x07
0x310e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x3111: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3114: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3117: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x311a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x311d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3120: mov_imm:
	regs[5] = 0x6caac543, opcode= 0x04
0x3126: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x312a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x312f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x3133: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3138: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x313e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3144: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x3147: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x314a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x314d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3150: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3154: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3159: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x315c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x315f: mov_imm:
	regs[5] = 0xff49a0be, opcode= 0x04
0x3165: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3168: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x316b: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x316e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x3171: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3174: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3177: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x317a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x317d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3180: mov_imm:
	regs[5] = 0x10266191, opcode= 0x04
0x3186: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3189: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x318c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3192: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3198: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x319c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31a1: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x31a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x31a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x31aa: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x31ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x31b0: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x31b4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31b9: mov_imm:
	regs[5] = 0x264f2464, opcode= 0x04
0x31bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x31c2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x31c6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31cb: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x31ce: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x31d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x31d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x31d7: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x31da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x31dd: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x31e0: mov_imm:
	regs[5] = 0x30f521a7, opcode= 0x04
0x31e7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x31ef: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x31f2: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x31f9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31fe: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3204: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x3207: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x320b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3210: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3213: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3216: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3219: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x321c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x321f: mov_imm:
	regs[5] = 0xd6b50542, opcode= 0x04
0x3225: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3228: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x322b: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x322e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x3231: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3234: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3238: jmp_imm:
	pc += 0x1, opcode= 0x07
0x323d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3240: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3243: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3246: mov_imm:
	regs[5] = 0x2cae177a, opcode= 0x04
0x324c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x324f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x3252: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3259: jmp_imm:
	pc += 0x1, opcode= 0x07
0x325e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3264: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x3267: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x326b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3270: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3273: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3277: jmp_imm:
	pc += 0x1, opcode= 0x07
0x327c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x327f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3283: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3288: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x328b: mov_imm:
	regs[5] = 0xf5dcad4f, opcode= 0x04
0x3291: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3294: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3297: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x329a: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x329d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x32a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x32a3: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x32a6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x32a9: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x32ac: mov_imm:
	regs[5] = 0x47327267, opcode= 0x04
0x32b2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x32b5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x32b8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x32be: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x32c4: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x32c7: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x32ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x32ce: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32d3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x32d7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32dc: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x32df: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x32e2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x32e6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32eb: mov_imm:
	regs[5] = 0xbdeb3ddb, opcode= 0x04
0x32f1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x32f4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x32f7: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x32fa: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x32fd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3300: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3304: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3309: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x330d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3312: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3316: jmp_imm:
	pc += 0x1, opcode= 0x07
0x331b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x331e: mov_imm:
	regs[5] = 0xc619ddf9, opcode= 0x04
0x3324: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3327: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x332b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3330: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3336: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x333c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x333f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x3343: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3348: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x334b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x334f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3354: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3357: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x335a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x335d: mov_imm:
	regs[5] = 0x4b2c4977, opcode= 0x04
0x3363: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3366: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3369: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x336c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x3370: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3375: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3379: jmp_imm:
	pc += 0x1, opcode= 0x07
0x337e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3381: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3384: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3387: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x338a: mov_imm:
	regs[5] = 0x7e8cf807, opcode= 0x04
0x3391: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3396: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x339a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x339f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x33a3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33a8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x33af: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33b4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x33ba: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x33bd: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x33c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x33c4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33c9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x33cc: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x33cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x33d3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33d8: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x33db: mov_imm:
	regs[5] = 0xac2a1a7e, opcode= 0x04
0x33e1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x33e5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33ea: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x33ee: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33f3: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x33f6: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x33f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x33fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3400: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3405: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3409: jmp_imm:
	pc += 0x1, opcode= 0x07
0x340e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3412: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3417: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x341a: mov_imm:
	regs[5] = 0xa44bd558, opcode= 0x04
0x3420: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3423: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x3427: jmp_imm:
	pc += 0x1, opcode= 0x07
0x342c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3432: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3439: jmp_imm:
	pc += 0x1, opcode= 0x07
0x343e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x3441: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x3444: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3448: jmp_imm:
	pc += 0x1, opcode= 0x07
0x344d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3450: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3453: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3456: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x3459: mov_imm:
	regs[5] = 0x9912cd12, opcode= 0x04
0x345f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3462: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3465: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x3469: jmp_imm:
	pc += 0x1, opcode= 0x07
0x346e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x3472: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3477: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x347a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x347d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3480: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3484: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3489: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x348c: mov_imm:
	regs[5] = 0x8cbaeade, opcode= 0x04
0x3492: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3495: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x3498: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x349e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x34a5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34aa: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x34ad: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x34b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x34b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x34b6: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x34b9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x34bc: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x34bf: mov_imm:
	regs[5] = 0x4e15ada8, opcode= 0x04
0x34c5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x34c9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34ce: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x34d1: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x34d4: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x34d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x34da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x34de: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34e3: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x34e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x34e9: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x34ed: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34f2: mov_imm:
	regs[5] = 0x740136b, opcode= 0x04
0x34f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x34fb: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x34fe: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3504: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x350a: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x350d: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x3510: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3514: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3519: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x351d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3522: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3525: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3529: jmp_imm:
	pc += 0x1, opcode= 0x07
0x352e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x3532: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3537: mov_imm:
	regs[5] = 0x65ecac41, opcode= 0x04
0x353d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3541: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3546: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x354a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x354f: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x3552: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x3555: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3558: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x355b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x355e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3561: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3564: mov_imm:
	regs[5] = 0xb63b71b1, opcode= 0x04
0x356a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x356e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3573: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x3576: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x357d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3582: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3588: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x358b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x358e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3591: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3594: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3597: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x359a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x359d: mov_imm:
	regs[5] = 0x724978c9, opcode= 0x04
0x35a4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x35ad: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35b2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x35b6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35bb: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x35be: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x35c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x35c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x35c7: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x35cb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x35d3: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x35d6: mov_imm:
	regs[5] = 0xa2edd509, opcode= 0x04
0x35dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x35df: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x35e3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35e8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x35ee: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x35f4: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x35f7: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x35fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x35fe: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3603: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3607: jmp_imm:
	pc += 0x1, opcode= 0x07
0x360c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x360f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3612: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x3615: mov_imm:
	regs[5] = 0xe459d5df, opcode= 0x04
0x361c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3621: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3624: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3627: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x362a: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x362d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3630: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3634: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3639: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x363c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3640: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3645: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3648: mov_imm:
	regs[5] = 0xcb97de7f, opcode= 0x04
0x364e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3651: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x3654: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x365b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3660: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3666: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x3669: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x366c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x366f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3672: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3675: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3678: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x367b: mov_imm:
	regs[5] = 0x2adf252a, opcode= 0x04
0x3681: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3684: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3688: jmp_imm:
	pc += 0x1, opcode= 0x07
0x368d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x3690: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x3693: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3696: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x369a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x369f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x36a2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x36a6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36ab: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x36ae: mov_imm:
	regs[5] = 0x90ed083f, opcode= 0x04
0x36b5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x36be: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36c3: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x36c6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x36cc: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x36d2: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x36d5: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x36d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x36db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x36de: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x36e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x36e4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x36e8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36ed: mov_imm:
	regs[5] = 0x85c09cd2, opcode= 0x04
0x36f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x36f6: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x36f9: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x36fd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3702: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x3705: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3708: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x370b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x370e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3711: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3714: mov_imm:
	regs[5] = 0xadc6953d, opcode= 0x04
0x371a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x371d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x3720: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3726: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x372c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x372f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x3732: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3735: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3738: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x373b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x373e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x3741: mov_imm:
	regs[5] = 0x5276e94f, opcode= 0x04
0x3748: jmp_imm:
	pc += 0x1, opcode= 0x07
0x374d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3750: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3754: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3759: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x375c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x375f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3762: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3766: jmp_imm:
	pc += 0x1, opcode= 0x07
0x376b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x376e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3771: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3775: jmp_imm:
	pc += 0x1, opcode= 0x07
0x377a: mov_imm:
	regs[5] = 0x7ec1df55, opcode= 0x04
0x3781: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3786: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3789: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x378c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3793: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3798: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x379f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x37a4: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x37a7: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x37aa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x37ad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x37b0: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x37b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x37b6: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x37b9: mov_imm:
	regs[5] = 0x6e76ba10, opcode= 0x04
0x37bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x37c3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x37c8: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x37cb: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x37ce: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x37d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x37d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x37d7: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x37da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x37dd: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x37e1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x37e6: mov_imm:
	regs[5] = 0x51ac5886, opcode= 0x04
0x37ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x37f0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x37f5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x37f8: mov_imm:
	regs[30] = 0x29e33e5a, opcode= 0x04
0x37ff: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3804: mov_imm:
	regs[31] = 0xdc97d82c, opcode= 0x04
0x380a: xor_regs:
	regs[0] ^= regs[30], opcode= 0x06
0x380e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3813: xor_regs:
	regs[1] ^= regs[31], opcode= 0x06
max register index:31
