{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 01 22:05:08 2012 " "Info: Processing started: Wed Feb 01 22:05:08 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off crc_code_one -c crc_code_one " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off crc_code_one -c crc_code_one" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/crc_code_one.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/crc_code_one.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc_code_one " "Info: Found entity 1: crc_code_one" {  } { { "src/crc_code_one.v" "" { Text "H:/fourbook/FB/code/Chapter17/crc_code_one/src/crc_code_one.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "crc_code_one " "Info: Elaborating entity \"crc_code_one\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_crd_done crc_code_one.v(26) " "Warning (10036): Verilog HDL or VHDL warning at crc_code_one.v(26): object \"r_crd_done\" assigned a value but never read" {  } { { "src/crc_code_one.v" "" { Text "H:/fourbook/FB/code/Chapter17/crc_code_one/src/crc_code_one.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_crc_done crc_code_one.v(19) " "Warning (10034): Output port \"o_crc_done\" at crc_code_one.v(19) has no driver" {  } { { "src/crc_code_one.v" "" { Text "H:/fourbook/FB/code/Chapter17/crc_code_one/src/crc_code_one.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "r_crc_shift\[4\] r_crc_shift\[4\]~_emulated r_crc_shift\[4\]~latch " "Warning (13310): Register \"r_crc_shift\[4\]\" is converted into an equivalent circuit using register \"r_crc_shift\[4\]~_emulated\" and latch \"r_crc_shift\[4\]~latch\"" {  } { { "src/crc_code_one.v" "" { Text "H:/fourbook/FB/code/Chapter17/crc_code_one/src/crc_code_one.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "r_crc_shift\[5\] r_crc_shift\[5\]~_emulated r_crc_shift\[5\]~latch " "Warning (13310): Register \"r_crc_shift\[5\]\" is converted into an equivalent circuit using register \"r_crc_shift\[5\]~_emulated\" and latch \"r_crc_shift\[5\]~latch\"" {  } { { "src/crc_code_one.v" "" { Text "H:/fourbook/FB/code/Chapter17/crc_code_one/src/crc_code_one.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "r_crc_shift\[6\] r_crc_shift\[6\]~_emulated r_crc_shift\[6\]~latch " "Warning (13310): Register \"r_crc_shift\[6\]\" is converted into an equivalent circuit using register \"r_crc_shift\[6\]~_emulated\" and latch \"r_crc_shift\[6\]~latch\"" {  } { { "src/crc_code_one.v" "" { Text "H:/fourbook/FB/code/Chapter17/crc_code_one/src/crc_code_one.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "o_crc_done GND " "Warning (13410): Pin \"o_crc_done\" is stuck at GND" {  } { { "src/crc_code_one.v" "" { Text "H:/fourbook/FB/code/Chapter17/crc_code_one/src/crc_code_one.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Info: Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Info: Implemented 19 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 01 22:05:14 2012 " "Info: Processing ended: Wed Feb 01 22:05:14 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
