// Seed: 3510846743
module module_0;
  assign module_2.id_1 = 0;
  wire id_1;
  supply0 id_2 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd1
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  module_0 modCall_1 ();
  inout wire id_4;
  input wire id_3;
  not primCall (id_4, id_5);
  input wire id_2;
  output wire _id_1;
  logic [id_1 : -1] id_6;
  ;
  logic [1 : 1 'h0] id_7;
  ;
  assign id_6 = id_4;
  assign id_1 = id_2;
endmodule
module module_2 #(
    parameter id_1 = 32'd3,
    parameter id_2 = 32'd80,
    parameter id_5 = 32'd86
) (
    _id_1,
    _id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7
);
  output logic [7:0] id_7;
  inout reg id_6;
  module_0 modCall_1 ();
  output wire _id_5;
  output wire id_4;
  inout logic [7:0] id_3;
  input wire _id_2;
  input wire _id_1;
  always id_6 <= #1 1;
  logic [id_5 : id_2] id_8;
  assign id_7[1'b0] = id_1;
  wire id_9, id_10;
  assign id_3[id_1] = id_9;
endmodule
