0.6
2018.2
Oct  1 2018
20:13:33
D:/FPGA_Projects/frequency_divider/frequency_divider.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/FPGA_Projects/frequency_divider/frequency_divider.srcs/sources_1/new/freq_div_module.v,1539523069,verilog,,D:/FPGA_Projects/frequency_divider/frequency_divider.srcs/sources_1/new/freq_div_module_tb.v,,freq_div_module,,,,,,,,
D:/FPGA_Projects/frequency_divider/frequency_divider.srcs/sources_1/new/freq_div_module_tb.v,1539523199,verilog,,,,freq_div_module_tb,,,,,,,,
