//-------------------------------------------------------------------------
//   Copyright 2002-2024 National Technology & Engineering Solutions of
//   Sandia, LLC (NTESS).  Under the terms of Contract DE-NA0003525 with
//   NTESS, the U.S. Government retains certain rights in this software.
//
//   This file is part of the Xyce(TM) Parallel Electrical Simulator.
//
//   Xyce(TM) is free software: you can redistribute it and/or modify
//   it under the terms of the GNU General Public License as published by
//   the Free Software Foundation, either version 3 of the License, or
//   (at your option) any later version.
//
//   Xyce(TM) is distributed in the hope that it will be useful,
//   but WITHOUT ANY WARRANTY; without even the implied warranty of
//   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
//   GNU General Public License for more details.
//
//   You should have received a copy of the GNU General Public License
//   along with Xyce(TM).
//   If not, see <http://www.gnu.org/licenses/>.
//-------------------------------------------------------------------------

//-------------------------------------------------------------------------
//
// Purpose        : 
//
// Special Notes  : 
//                  templatization)
//
// Creator        : Eric Keiter, SNL
//
// Creation Date  : 2016/04/8
//
//-------------------------------------------------------------------------

#ifndef Xyce_N_IO_OutputTypes_h
#define Xyce_N_IO_OutputTypes_h

namespace Xyce {
namespace IO {

namespace OutputType {
  enum OutputType {DC, TRAN, AC, AC_IC, HB_FD, HB_TD, HB_IC, HB_STARTUP, DCOP, HOMOTOPY, MPDE, MPDE_IC, MPDE_STARTUP, SENS, TRANADJOINT, NOISE, SPARAM, ES, PCE};
}

typedef std::map<OutputType::OutputType, std::vector<PrintParameters> > OutputParameterMap;
 typedef std::map<OutputType::OutputType, std::vector<ExternalOutputWrapper *> > ExternalOutputWrapperMap;

} // namespace IO
} // namespace Xyce

#endif // Xyce_N_IO_OutputTypes_h

