# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FPGA_Lab_3.srcs/sources_1/new/Mealy_Machine_1011.vhd" \

# Do not sort compile order
nosort
