/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [8:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [15:0] celloutsig_1_2z;
  wire [33:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 11'h000;
    else _00_ <= { in_data[42], celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_0_3z = { in_data[90:84], celloutsig_0_0z, celloutsig_0_2z } == { in_data[88:81], celloutsig_0_1z };
  assign celloutsig_0_4z = in_data[51:50] == { celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_6z = { in_data[93:91], celloutsig_0_5z } == { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_1z = in_data[22:19] == in_data[15:12];
  assign celloutsig_0_0z = in_data[19:4] === in_data[75:60];
  assign celloutsig_1_19z = { celloutsig_1_13z[5:4], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_12z } === celloutsig_1_13z;
  assign celloutsig_0_10z = in_data[49:40] === in_data[68:59];
  assign celloutsig_1_0z = in_data[132:119] >= in_data[145:132];
  assign celloutsig_1_14z = { celloutsig_1_4z[2:0], celloutsig_1_13z } > { in_data[149:148], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_5z = in_data[62:60] > { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_13z = { _00_[5:3], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_2z } > { celloutsig_0_8z, _00_, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_1z = in_data[189:186] % { 1'h1, in_data[112:110] };
  assign celloutsig_1_2z = in_data[179:164] % { 1'h1, in_data[172:160], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = { celloutsig_1_1z[3:1], celloutsig_1_0z } % { 1'h1, celloutsig_1_2z[10:8] };
  assign celloutsig_0_11z = { in_data[69:65], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_3z } * in_data[63:55];
  assign celloutsig_0_21z = { celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_10z } * { celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_7z };
  assign celloutsig_1_3z = { celloutsig_1_2z[10:4], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } * { celloutsig_1_2z[14:1], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_2z[10:7], celloutsig_1_12z } !== { celloutsig_1_4z, celloutsig_1_14z };
  assign celloutsig_0_7z = celloutsig_0_4z & celloutsig_0_1z;
  assign celloutsig_0_8z = | { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_5z = | celloutsig_1_2z[11:2];
  assign celloutsig_1_12z = ^ celloutsig_1_4z[3:1];
  assign celloutsig_1_10z = celloutsig_1_2z[13:7] >>> { in_data[147:142], celloutsig_1_0z };
  assign celloutsig_1_13z = { in_data[129:127], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_4z } >>> { celloutsig_1_10z[5:1], celloutsig_1_4z };
  assign celloutsig_1_6z = celloutsig_1_3z[18:9] >>> celloutsig_1_3z[14:5];
  assign celloutsig_1_8z = ~((celloutsig_1_5z & celloutsig_1_6z[1]) | (celloutsig_1_0z & celloutsig_1_1z[1]));
  assign celloutsig_0_9z = ~((celloutsig_0_4z & celloutsig_0_8z) | (celloutsig_0_0z & celloutsig_0_1z));
  assign celloutsig_0_2z = ~((celloutsig_0_0z & celloutsig_0_1z) | (celloutsig_0_0z & celloutsig_0_1z));
  assign celloutsig_0_22z = ~((celloutsig_0_1z & _00_[4]) | (celloutsig_0_1z & celloutsig_0_10z));
  assign { out_data[128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
