INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/new/Control_Unit_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control_Unit_8'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.ip_user_files/bd/datapath/ip/datapath_Control_Unit_8_0_0/sim/datapath_Control_Unit_8_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath_Control_Unit_8_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.ip_user_files/bd/datapath/sim/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/hdl/datapath_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath_wrapper'
