Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Dec  7 16:02:22 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_13_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 Delay1No15_instance/Y_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 1.015ns (30.964%)  route 2.263ns (69.036%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 6.669 - 4.000 ) 
    Source Clock Delay      (SCD):    3.239ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.302ns (routing 1.199ns, distribution 1.103ns)
  Clock Net Delay (Destination): 2.022ns (routing 1.091ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=22469, routed)       2.302     3.239    Delay1No15_instance/clk_IBUF_BUFG
    SLICE_X98Y392        FDCE                                         r  Delay1No15_instance/Y_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y392        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.318 r  Delay1No15_instance/Y_reg[18]/Q
                         net (fo=4, routed)           0.872     4.190    Delay1No14_instance/Y_reg[33]_0[18]
    SLICE_X90Y338        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     4.314 r  Delay1No14_instance/geqOp_carry__0_i_15/O
                         net (fo=1, routed)           0.009     4.323    Sum10_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[1]
    SLICE_X90Y338        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.509 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.535    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X90Y339        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.587 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.203     4.790    Delay1No15_instance/CO[0]
    SLICE_X90Y340        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.098     4.888 r  Delay1No15_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.233     5.121    Delay1No14_instance/Y_reg[23]_0[0]
    SLICE_X90Y341        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     5.245 r  Delay1No14_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.100     5.345    Delay1No14_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X90Y340        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.090     5.435 r  Delay1No14_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=33, routed)          0.342     5.777    Delay1No15_instance/shiftVal__5[0]
    SLICE_X93Y336        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     5.866 r  Delay1No15_instance/shiftedFracY_d1[15]_i_2/O
                         net (fo=4, routed)           0.286     6.152    Delay1No15_instance/shiftedFracY_d1_reg[38][2]
    SLICE_X90Y335        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     6.203 r  Delay1No15_instance/shiftedFracY_d1[27]_i_4/O
                         net (fo=2, routed)           0.143     6.346    Delay1No14_instance/Y_reg[26]_0[4]
    SLICE_X92Y335        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     6.468 r  Delay1No14_instance/shiftedFracY_d1[11]_i_1/O
                         net (fo=1, routed)           0.049     6.517    Sum10_0_impl_instance/FPAddSubOp_instance/D[0]
    SLICE_X92Y335        FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=22469, routed)       2.022     6.669    Sum10_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X92Y335        FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[11]/C
                         clock pessimism              0.403     7.071    
                         clock uncertainty           -0.035     7.036    
    SLICE_X92Y335        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.061    Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[11]
  -------------------------------------------------------------------
                         required time                          7.061    
                         arrival time                          -6.517    
  -------------------------------------------------------------------
                         slack                                  0.544    




