{"Source Block": ["oh/elink/hdl/etx_clocks.v@18:28@HdlIdDef", "   parameter FREQ_TXCLK      = 300;\n   parameter FREQ_CCLK       = 600;  \n   parameter TXCLK_PHASE     = 90;   //txclk phase shift\n\n   //Don't touch these! (derived parameters)\n   localparam real    SYSCLK_PERIOD = 1000.000000/FREQ_SYSCLK;\n   localparam integer TXCLK_DIVIDE  = MMCM_VCO_MULT*FREQ_SYSCLK/FREQ_TXCLK;\n   localparam integer CCLK_DIVIDE   = MMCM_VCO_MULT*FREQ_SYSCLK/FREQ_CCLK;\n   \n   //VCO multiplers\n   parameter  MMCM_VCO_MULT = 12;  //TX + CCLK\n"], "Clone Blocks": [["oh/elink/hdl/etx_clocks.v@19:29", "   parameter FREQ_CCLK       = 600;  \n   parameter TXCLK_PHASE     = 90;   //txclk phase shift\n\n   //Don't touch these! (derived parameters)\n   localparam real    SYSCLK_PERIOD = 1000.000000/FREQ_SYSCLK;\n   localparam integer TXCLK_DIVIDE  = MMCM_VCO_MULT*FREQ_SYSCLK/FREQ_TXCLK;\n   localparam integer CCLK_DIVIDE   = MMCM_VCO_MULT*FREQ_SYSCLK/FREQ_CCLK;\n   \n   //VCO multiplers\n   parameter  MMCM_VCO_MULT = 12;  //TX + CCLK\n      \n"], ["oh/elink/hdl/etx_clocks.v@20:30", "   parameter TXCLK_PHASE     = 90;   //txclk phase shift\n\n   //Don't touch these! (derived parameters)\n   localparam real    SYSCLK_PERIOD = 1000.000000/FREQ_SYSCLK;\n   localparam integer TXCLK_DIVIDE  = MMCM_VCO_MULT*FREQ_SYSCLK/FREQ_TXCLK;\n   localparam integer CCLK_DIVIDE   = MMCM_VCO_MULT*FREQ_SYSCLK/FREQ_CCLK;\n   \n   //VCO multiplers\n   parameter  MMCM_VCO_MULT = 12;  //TX + CCLK\n      \n   //Input clock, reset, config interface\n"]], "Diff Content": {"Delete": [[23, "   localparam real    SYSCLK_PERIOD = 1000.000000/FREQ_SYSCLK;\n"]], "Add": []}}