static void pch_gbe_plat_get_bus_info(struct pch_gbe_hw *hw)\r\n{\r\nhw->bus.type = pch_gbe_bus_type_pci_express;\r\nhw->bus.speed = pch_gbe_bus_speed_2500;\r\nhw->bus.width = pch_gbe_bus_width_pcie_x1;\r\n}\r\nstatic s32 pch_gbe_plat_init_hw(struct pch_gbe_hw *hw)\r\n{\r\ns32 ret_val;\r\nret_val = pch_gbe_phy_get_id(hw);\r\nif (ret_val) {\r\npr_err("pch_gbe_phy_get_id error\n");\r\nreturn ret_val;\r\n}\r\npch_gbe_phy_init_setting(hw);\r\n#ifdef PCH_GBE_MAC_IFOP_RGMII\r\npch_gbe_phy_set_rgmii(hw);\r\n#endif\r\nreturn ret_val;\r\n}\r\nstatic void pch_gbe_plat_init_function_pointers(struct pch_gbe_hw *hw)\r\n{\r\nhw->phy.reset_delay_us = PCH_GBE_PHY_RESET_DELAY_US;\r\nhw->func = &pch_gbe_ops;\r\n}\r\ninline s32 pch_gbe_hal_setup_init_funcs(struct pch_gbe_hw *hw)\r\n{\r\nif (!hw->reg) {\r\npr_err("ERROR: Registers not mapped\n");\r\nreturn -ENOSYS;\r\n}\r\npch_gbe_plat_init_function_pointers(hw);\r\nreturn 0;\r\n}\r\ninline void pch_gbe_hal_get_bus_info(struct pch_gbe_hw *hw)\r\n{\r\nif (!hw->func->get_bus_info)\r\npr_err("ERROR: configuration\n");\r\nelse\r\nhw->func->get_bus_info(hw);\r\n}\r\ninline s32 pch_gbe_hal_init_hw(struct pch_gbe_hw *hw)\r\n{\r\nif (!hw->func->init_hw) {\r\npr_err("ERROR: configuration\n");\r\nreturn -ENOSYS;\r\n}\r\nreturn hw->func->init_hw(hw);\r\n}\r\ninline s32 pch_gbe_hal_read_phy_reg(struct pch_gbe_hw *hw, u32 offset,\r\nu16 *data)\r\n{\r\nif (!hw->func->read_phy_reg)\r\nreturn 0;\r\nreturn hw->func->read_phy_reg(hw, offset, data);\r\n}\r\ninline s32 pch_gbe_hal_write_phy_reg(struct pch_gbe_hw *hw, u32 offset,\r\nu16 data)\r\n{\r\nif (!hw->func->write_phy_reg)\r\nreturn 0;\r\nreturn hw->func->write_phy_reg(hw, offset, data);\r\n}\r\ninline void pch_gbe_hal_phy_hw_reset(struct pch_gbe_hw *hw)\r\n{\r\nif (!hw->func->reset_phy)\r\npr_err("ERROR: configuration\n");\r\nelse\r\nhw->func->reset_phy(hw);\r\n}\r\ninline void pch_gbe_hal_phy_sw_reset(struct pch_gbe_hw *hw)\r\n{\r\nif (!hw->func->sw_reset_phy)\r\npr_err("ERROR: configuration\n");\r\nelse\r\nhw->func->sw_reset_phy(hw);\r\n}\r\ninline s32 pch_gbe_hal_read_mac_addr(struct pch_gbe_hw *hw)\r\n{\r\nif (!hw->func->read_mac_addr) {\r\npr_err("ERROR: configuration\n");\r\nreturn -ENOSYS;\r\n}\r\nreturn hw->func->read_mac_addr(hw);\r\n}\r\ninline void pch_gbe_hal_power_up_phy(struct pch_gbe_hw *hw)\r\n{\r\nif (hw->func->power_up_phy)\r\nhw->func->power_up_phy(hw);\r\n}\r\ninline void pch_gbe_hal_power_down_phy(struct pch_gbe_hw *hw)\r\n{\r\nif (hw->func->power_down_phy)\r\nhw->func->power_down_phy(hw);\r\n}
