// Seed: 2593931236
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output uwire id_2;
  output wire id_1;
  wire  id_5;
  logic id_6;
  assign id_5 = id_6[1];
  assign id_2 = 1;
  wire id_7 = -1 - id_6;
endmodule
module module_1 (
    output tri id_0,
    input tri id_1,
    output supply0 id_2,
    input tri1 id_3,
    input wand id_4,
    input supply0 id_5,
    output supply1 id_6,
    input supply0 id_7,
    output tri0 id_8,
    input supply1 id_9,
    input tri0 id_10,
    input wire id_11,
    input uwire id_12
);
  logic id_14;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14
  );
endmodule
