#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Apr 28 19:11:33 2021
# Process ID: 11028
# Current directory: E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Lab7/CordicOpt/CordicOpt.runs/synth_1
# Command line: vivado.exe -log cordic_rtl6.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cordic_rtl6.tcl
# Log file: E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Lab7/CordicOpt/CordicOpt.runs/synth_1/cordic_rtl6.vds
# Journal file: E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Lab7/CordicOpt/CordicOpt.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source cordic_rtl6.tcl -notrace
Command: synth_design -top cordic_rtl6 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19204 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 383.473 ; gain = 99.859
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cordic_rtl6' [E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Lab7/CordicOpt/CordicOpt.srcs/sources_1/new/cordic_rtl6.sv:1]
	Parameter W bound to: 12 - type: integer 
	Parameter i_max bound to: 32'sb00000000000000000000000000001101 
	Parameter guard_bits bound to: 32'sb00000000000000000000000000000100 
	Parameter W1 bound to: 16 - type: integer 
	Parameter real_FIX1 bound to: 16384.000000 - type: float 
INFO: [Synth 8-155] case statement is not full and has no default [E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Lab7/CordicOpt/CordicOpt.srcs/sources_1/new/cordic_rtl6.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'cordic_rtl6' (1#1) [E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Lab7/CordicOpt/CordicOpt.srcs/sources_1/new/cordic_rtl6.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 439.273 ; gain = 155.660
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 439.273 ; gain = 155.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 439.273 ; gain = 155.660
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Lab7/CordicOpt/CordicOpt.srcs/constrs_1/new/clock.xdc]
Finished Parsing XDC File [E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Lab7/CordicOpt/CordicOpt.srcs/constrs_1/new/clock.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 801.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 801.465 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 801.465 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 801.465 ; gain = 517.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 801.465 ; gain = 517.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 801.465 ; gain = 517.852
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Lab7/CordicOpt/CordicOpt.srcs/sources_1/new/cordic_rtl6.sv:74]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Lab7/CordicOpt/CordicOpt.srcs/sources_1/new/cordic_rtl6.sv:74]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Lab7/CordicOpt/CordicOpt.srcs/sources_1/new/cordic_rtl6.sv:74]
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sin_frac" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sin_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "atan" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 801.465 ; gain = 517.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   4 Input     16 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cordic_rtl6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   4 Input     16 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'atan_val_reg[14]' (FDE) to 'atan_val_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\atan_val_reg[15] )
INFO: [Synth 8-3886] merging instance 'state_reg[31]' (FDRE) to 'state_reg[30]'
INFO: [Synth 8-3886] merging instance 'state_reg[30]' (FDRE) to 'state_reg[29]'
INFO: [Synth 8-3886] merging instance 'state_reg[29]' (FDRE) to 'state_reg[28]'
INFO: [Synth 8-3886] merging instance 'state_reg[28]' (FDRE) to 'state_reg[27]'
INFO: [Synth 8-3886] merging instance 'state_reg[27]' (FDRE) to 'state_reg[26]'
INFO: [Synth 8-3886] merging instance 'state_reg[26]' (FDRE) to 'state_reg[25]'
INFO: [Synth 8-3886] merging instance 'state_reg[25]' (FDRE) to 'state_reg[24]'
INFO: [Synth 8-3886] merging instance 'state_reg[24]' (FDRE) to 'state_reg[23]'
INFO: [Synth 8-3886] merging instance 'state_reg[23]' (FDRE) to 'state_reg[22]'
INFO: [Synth 8-3886] merging instance 'state_reg[22]' (FDRE) to 'state_reg[21]'
INFO: [Synth 8-3886] merging instance 'state_reg[21]' (FDRE) to 'state_reg[20]'
INFO: [Synth 8-3886] merging instance 'state_reg[20]' (FDRE) to 'state_reg[19]'
INFO: [Synth 8-3886] merging instance 'state_reg[19]' (FDRE) to 'state_reg[18]'
INFO: [Synth 8-3886] merging instance 'state_reg[18]' (FDRE) to 'state_reg[17]'
INFO: [Synth 8-3886] merging instance 'state_reg[17]' (FDRE) to 'state_reg[16]'
INFO: [Synth 8-3886] merging instance 'state_reg[16]' (FDRE) to 'state_reg[15]'
INFO: [Synth 8-3886] merging instance 'state_reg[15]' (FDRE) to 'state_reg[14]'
INFO: [Synth 8-3886] merging instance 'state_reg[14]' (FDRE) to 'state_reg[13]'
INFO: [Synth 8-3886] merging instance 'state_reg[13]' (FDRE) to 'state_reg[12]'
INFO: [Synth 8-3886] merging instance 'state_reg[12]' (FDRE) to 'state_reg[11]'
INFO: [Synth 8-3886] merging instance 'state_reg[11]' (FDRE) to 'state_reg[10]'
INFO: [Synth 8-3886] merging instance 'state_reg[10]' (FDRE) to 'state_reg[9]'
INFO: [Synth 8-3886] merging instance 'state_reg[9]' (FDRE) to 'state_reg[8]'
INFO: [Synth 8-3886] merging instance 'state_reg[8]' (FDRE) to 'state_reg[7]'
INFO: [Synth 8-3886] merging instance 'state_reg[7]' (FDRE) to 'state_reg[6]'
INFO: [Synth 8-3886] merging instance 'state_reg[6]' (FDRE) to 'state_reg[5]'
INFO: [Synth 8-3886] merging instance 'state_reg[5]' (FDRE) to 'state_reg[4]'
INFO: [Synth 8-3886] merging instance 'state_reg[4]' (FDRE) to 'state_reg[3]'
INFO: [Synth 8-3886] merging instance 'state_reg[3]' (FDRE) to 'state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[2] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 801.465 ; gain = 517.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 801.465 ; gain = 517.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 821.105 ; gain = 537.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 822.992 ; gain = 539.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 822.992 ; gain = 539.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 822.992 ; gain = 539.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 822.992 ; gain = 539.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 822.992 ; gain = 539.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 822.992 ; gain = 539.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 822.992 ; gain = 539.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    22|
|3     |LUT1   |    14|
|4     |LUT2   |     5|
|5     |LUT3   |    78|
|6     |LUT4   |    14|
|7     |LUT5   |    14|
|8     |LUT6   |    41|
|9     |FDRE   |   120|
|10    |FDSE   |     9|
|11    |IBUF   |    15|
|12    |OBUF   |    25|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   358|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 822.992 ; gain = 539.379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 822.992 ; gain = 177.188
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 822.992 ; gain = 539.379
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 822.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 822.992 ; gain = 551.883
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 822.992 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Lab7/CordicOpt/CordicOpt.runs/synth_1/cordic_rtl6.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cordic_rtl6_utilization_synth.rpt -pb cordic_rtl6_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 28 19:12:19 2021...
