{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560255752162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560255752172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 20:22:32 2019 " "Processing started: Tue Jun 11 20:22:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560255752172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255752172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FAMS -c FAMS " "Command: quartus_map --read_settings_files=on --write_settings_files=off FAMS -c FAMS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255752172 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560255752986 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560255752986 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "qsys_system.qsys " "Elaborating Platform Designer system entity \"qsys_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255763412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:47 Progress: Loading FAMS/qsys_system.qsys " "2019.06.11.20:22:47 Progress: Loading FAMS/qsys_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255767985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:48 Progress: Reading input file " "2019.06.11.20:22:48 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255768529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:48 Progress: Adding RAM \[altera_avalon_onchip_memory2 18.1\] " "2019.06.11.20:22:48 Progress: Adding RAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255768623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:48 Progress: Parameterizing module RAM " "2019.06.11.20:22:48 Progress: Parameterizing module RAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255768683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:48 Progress: Adding ROM \[altera_avalon_onchip_memory2 18.1\] " "2019.06.11.20:22:48 Progress: Adding ROM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255768686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:48 Progress: Parameterizing module ROM " "2019.06.11.20:22:48 Progress: Parameterizing module ROM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255768686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:48 Progress: Adding ain_ch0 \[altera_avalon_pio 18.1\] " "2019.06.11.20:22:48 Progress: Adding ain_ch0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255768687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:48 Progress: Parameterizing module ain_ch0 " "2019.06.11.20:22:48 Progress: Parameterizing module ain_ch0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255768712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:48 Progress: Adding ain_ch1 \[altera_avalon_pio 18.1\] " "2019.06.11.20:22:48 Progress: Adding ain_ch1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255768715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:48 Progress: Parameterizing module ain_ch1 " "2019.06.11.20:22:48 Progress: Parameterizing module ain_ch1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255768715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:48 Progress: Adding ain_ch2 \[altera_avalon_pio 18.1\] " "2019.06.11.20:22:48 Progress: Adding ain_ch2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255768717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:48 Progress: Parameterizing module ain_ch2 " "2019.06.11.20:22:48 Progress: Parameterizing module ain_ch2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255768718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:48 Progress: Adding ain_ch3 \[altera_avalon_pio 18.1\] " "2019.06.11.20:22:48 Progress: Adding ain_ch3 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255768718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:48 Progress: Parameterizing module ain_ch3 " "2019.06.11.20:22:48 Progress: Parameterizing module ain_ch3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255768719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:48 Progress: Adding ain_ch4 \[altera_avalon_pio 18.1\] " "2019.06.11.20:22:48 Progress: Adding ain_ch4 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255768721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:48 Progress: Parameterizing module ain_ch4 " "2019.06.11.20:22:48 Progress: Parameterizing module ain_ch4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255768721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:48 Progress: Adding clk \[clock_source 18.1\] " "2019.06.11.20:22:48 Progress: Adding clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255768721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:49 Progress: Parameterizing module clk " "2019.06.11.20:22:49 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255769469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:49 Progress: Adding end_o \[altera_avalon_pio 18.1\] " "2019.06.11.20:22:49 Progress: Adding end_o \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255769469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:49 Progress: Parameterizing module end_o " "2019.06.11.20:22:49 Progress: Parameterizing module end_o" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255769470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:49 Progress: Adding h2_one \[altera_avalon_pio 18.1\] " "2019.06.11.20:22:49 Progress: Adding h2_one \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255769470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:49 Progress: Parameterizing module h2_one " "2019.06.11.20:22:49 Progress: Parameterizing module h2_one" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255769471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:49 Progress: Adding h2_ten \[altera_avalon_pio 18.1\] " "2019.06.11.20:22:49 Progress: Adding h2_ten \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255769471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:49 Progress: Parameterizing module h2_ten " "2019.06.11.20:22:49 Progress: Parameterizing module h2_ten" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255769472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:49 Progress: Adding harmful_one \[altera_avalon_pio 18.1\] " "2019.06.11.20:22:49 Progress: Adding harmful_one \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255769474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:49 Progress: Parameterizing module harmful_one " "2019.06.11.20:22:49 Progress: Parameterizing module harmful_one" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255769475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:49 Progress: Adding harmful_ten \[altera_avalon_pio 18.1\] " "2019.06.11.20:22:49 Progress: Adding harmful_ten \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255769477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:49 Progress: Parameterizing module harmful_ten " "2019.06.11.20:22:49 Progress: Parameterizing module harmful_ten" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255769477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:49 Progress: Adding heart_rate_hun \[altera_avalon_pio 18.1\] " "2019.06.11.20:22:49 Progress: Adding heart_rate_hun \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255769477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:49 Progress: Parameterizing module heart_rate_hun " "2019.06.11.20:22:49 Progress: Parameterizing module heart_rate_hun" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255769477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:49 Progress: Adding heart_rate_one \[altera_avalon_pio 18.1\] " "2019.06.11.20:22:49 Progress: Adding heart_rate_one \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255769478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:49 Progress: Parameterizing module heart_rate_one " "2019.06.11.20:22:49 Progress: Parameterizing module heart_rate_one" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255769478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:49 Progress: Adding heart_rate_ten \[altera_avalon_pio 18.1\] " "2019.06.11.20:22:49 Progress: Adding heart_rate_ten \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255769479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:49 Progress: Parameterizing module heart_rate_ten " "2019.06.11.20:22:49 Progress: Parameterizing module heart_rate_ten" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255769479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:49 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2019.06.11.20:22:49 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255769480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:49 Progress: Parameterizing module jtag_uart " "2019.06.11.20:22:49 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255769499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:49 Progress: Adding liquefied_one \[altera_avalon_pio 18.1\] " "2019.06.11.20:22:49 Progress: Adding liquefied_one \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255769500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:49 Progress: Parameterizing module liquefied_one " "2019.06.11.20:22:49 Progress: Parameterizing module liquefied_one" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255769500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:49 Progress: Adding liquefied_ten \[altera_avalon_pio 18.1\] " "2019.06.11.20:22:49 Progress: Adding liquefied_ten \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255769501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:49 Progress: Parameterizing module liquefied_ten " "2019.06.11.20:22:49 Progress: Parameterizing module liquefied_ten" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255769501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:49 Progress: Adding max30102_0 \[altera_avalon_pio 18.1\] " "2019.06.11.20:22:49 Progress: Adding max30102_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255769502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:49 Progress: Parameterizing module max30102_0 " "2019.06.11.20:22:49 Progress: Parameterizing module max30102_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255769502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:49 Progress: Adding max30102_1 \[altera_avalon_pio 18.1\] " "2019.06.11.20:22:49 Progress: Adding max30102_1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255769502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:49 Progress: Parameterizing module max30102_1 " "2019.06.11.20:22:49 Progress: Parameterizing module max30102_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255769502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:49 Progress: Adding natural_one \[altera_avalon_pio 18.1\] " "2019.06.11.20:22:49 Progress: Adding natural_one \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255769503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:49 Progress: Parameterizing module natural_one " "2019.06.11.20:22:49 Progress: Parameterizing module natural_one" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255769503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:49 Progress: Adding natural_ten \[altera_avalon_pio 18.1\] " "2019.06.11.20:22:49 Progress: Adding natural_ten \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255769503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:49 Progress: Parameterizing module natural_ten " "2019.06.11.20:22:49 Progress: Parameterizing module natural_ten" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255769505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:49 Progress: Adding nios2_gen2 \[altera_nios2_gen2 18.1\] " "2019.06.11.20:22:49 Progress: Adding nios2_gen2 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255769505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:49 Progress: Parameterizing module nios2_gen2 " "2019.06.11.20:22:49 Progress: Parameterizing module nios2_gen2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255769669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:49 Progress: Adding oxy_one \[altera_avalon_pio 18.1\] " "2019.06.11.20:22:49 Progress: Adding oxy_one \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255769671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:49 Progress: Parameterizing module oxy_one " "2019.06.11.20:22:49 Progress: Parameterizing module oxy_one" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255769673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:49 Progress: Adding oxy_ten \[altera_avalon_pio 18.1\] " "2019.06.11.20:22:49 Progress: Adding oxy_ten \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255769673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:49 Progress: Parameterizing module oxy_ten " "2019.06.11.20:22:49 Progress: Parameterizing module oxy_ten" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255769674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:49 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\] " "2019.06.11.20:22:49 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255769676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:50 Progress: Parameterizing module sysid_qsys " "2019.06.11.20:22:50 Progress: Parameterizing module sysid_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255770111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:50 Progress: Building connections " "2019.06.11.20:22:50 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255770111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:50 Progress: Parameterizing connections " "2019.06.11.20:22:50 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255770155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:50 Progress: Validating " "2019.06.11.20:22:50 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255770157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.20:22:51 Progress: Done reading input file " "2019.06.11.20:22:51 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255771104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.ain_ch0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys_system.ain_ch0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255771930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.ain_ch1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys_system.ain_ch1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255771930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.ain_ch2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys_system.ain_ch2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255771932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.ain_ch3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys_system.ain_ch3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255771933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.ain_ch4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys_system.ain_ch4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255771933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.end_o: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys_system.end_o: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255771933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Qsys_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255771933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.max30102_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys_system.max30102_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255771936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.max30102_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys_system.max30102_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255771936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Qsys_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255771936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.sysid_qsys: Time stamp will be automatically updated when this component is generated. " "Qsys_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255771936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system: Generating qsys_system \"qsys_system\" for QUARTUS_SYNTH " "Qsys_system: Generating qsys_system \"qsys_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255773160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: Starting RTL generation for module 'qsys_system_RAM' " "RAM: Starting RTL generation for module 'qsys_system_RAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255781538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_system_RAM --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8058_5618351210041511489.dir/0002_RAM_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8058_5618351210041511489.dir/0002_RAM_gen//qsys_system_RAM_component_configuration.pl  --do_build_sim=0  \] " "RAM:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_system_RAM --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8058_5618351210041511489.dir/0002_RAM_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8058_5618351210041511489.dir/0002_RAM_gen//qsys_system_RAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255781538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: Done RTL generation for module 'qsys_system_RAM' " "RAM: Done RTL generation for module 'qsys_system_RAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255782094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: \"qsys_system\" instantiated altera_avalon_onchip_memory2 \"RAM\" " "RAM: \"qsys_system\" instantiated altera_avalon_onchip_memory2 \"RAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255782098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ROM: Starting RTL generation for module 'qsys_system_ROM' " "ROM: Starting RTL generation for module 'qsys_system_ROM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255782107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ROM:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_system_ROM --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8058_5618351210041511489.dir/0003_ROM_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8058_5618351210041511489.dir/0003_ROM_gen//qsys_system_ROM_component_configuration.pl  --do_build_sim=0  \] " "ROM:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_system_ROM --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8058_5618351210041511489.dir/0003_ROM_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8058_5618351210041511489.dir/0003_ROM_gen//qsys_system_ROM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255782107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ROM: Done RTL generation for module 'qsys_system_ROM' " "ROM: Done RTL generation for module 'qsys_system_ROM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255782354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ROM: \"qsys_system\" instantiated altera_avalon_onchip_memory2 \"ROM\" " "ROM: \"qsys_system\" instantiated altera_avalon_onchip_memory2 \"ROM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255782357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ain_ch0: Starting RTL generation for module 'qsys_system_ain_ch0' " "Ain_ch0: Starting RTL generation for module 'qsys_system_ain_ch0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255782365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ain_ch0:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_ain_ch0 --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8058_5618351210041511489.dir/0004_ain_ch0_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8058_5618351210041511489.dir/0004_ain_ch0_gen//qsys_system_ain_ch0_component_configuration.pl  --do_build_sim=0  \] " "Ain_ch0:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_ain_ch0 --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8058_5618351210041511489.dir/0004_ain_ch0_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8058_5618351210041511489.dir/0004_ain_ch0_gen//qsys_system_ain_ch0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255782365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ain_ch0: Done RTL generation for module 'qsys_system_ain_ch0' " "Ain_ch0: Done RTL generation for module 'qsys_system_ain_ch0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255782588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ain_ch0: \"qsys_system\" instantiated altera_avalon_pio \"ain_ch0\" " "Ain_ch0: \"qsys_system\" instantiated altera_avalon_pio \"ain_ch0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255782591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "End_o: Starting RTL generation for module 'qsys_system_end_o' " "End_o: Starting RTL generation for module 'qsys_system_end_o'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255782596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "End_o:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_end_o --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8058_5618351210041511489.dir/0005_end_o_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8058_5618351210041511489.dir/0005_end_o_gen//qsys_system_end_o_component_configuration.pl  --do_build_sim=0  \] " "End_o:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_end_o --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8058_5618351210041511489.dir/0005_end_o_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8058_5618351210041511489.dir/0005_end_o_gen//qsys_system_end_o_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255782596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "End_o: Done RTL generation for module 'qsys_system_end_o' " "End_o: Done RTL generation for module 'qsys_system_end_o'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255782820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "End_o: \"qsys_system\" instantiated altera_avalon_pio \"end_o\" " "End_o: \"qsys_system\" instantiated altera_avalon_pio \"end_o\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255782823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "H2_one: Starting RTL generation for module 'qsys_system_h2_one' " "H2_one: Starting RTL generation for module 'qsys_system_h2_one'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255782831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "H2_one:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_h2_one --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8058_5618351210041511489.dir/0006_h2_one_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8058_5618351210041511489.dir/0006_h2_one_gen//qsys_system_h2_one_component_configuration.pl  --do_build_sim=0  \] " "H2_one:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_h2_one --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8058_5618351210041511489.dir/0006_h2_one_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8058_5618351210041511489.dir/0006_h2_one_gen//qsys_system_h2_one_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255782831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "H2_one: Done RTL generation for module 'qsys_system_h2_one' " "H2_one: Done RTL generation for module 'qsys_system_h2_one'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255783059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "H2_one: \"qsys_system\" instantiated altera_avalon_pio \"h2_one\" " "H2_one: \"qsys_system\" instantiated altera_avalon_pio \"h2_one\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255783062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'qsys_system_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'qsys_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255783070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_system_jtag_uart --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8058_5618351210041511489.dir/0007_jtag_uart_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8058_5618351210041511489.dir/0007_jtag_uart_gen//qsys_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_system_jtag_uart --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8058_5618351210041511489.dir/0007_jtag_uart_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8058_5618351210041511489.dir/0007_jtag_uart_gen//qsys_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255783070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'qsys_system_jtag_uart' " "Jtag_uart: Done RTL generation for module 'qsys_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255783381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"qsys_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"qsys_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255783386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Max30102_0: Starting RTL generation for module 'qsys_system_max30102_0' " "Max30102_0: Starting RTL generation for module 'qsys_system_max30102_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255783392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Max30102_0:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_max30102_0 --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8058_5618351210041511489.dir/0008_max30102_0_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8058_5618351210041511489.dir/0008_max30102_0_gen//qsys_system_max30102_0_component_configuration.pl  --do_build_sim=0  \] " "Max30102_0:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_max30102_0 --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8058_5618351210041511489.dir/0008_max30102_0_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8058_5618351210041511489.dir/0008_max30102_0_gen//qsys_system_max30102_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255783392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Max30102_0: Done RTL generation for module 'qsys_system_max30102_0' " "Max30102_0: Done RTL generation for module 'qsys_system_max30102_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255783619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Max30102_0: \"qsys_system\" instantiated altera_avalon_pio \"max30102_0\" " "Max30102_0: \"qsys_system\" instantiated altera_avalon_pio \"max30102_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255783620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2: \"qsys_system\" instantiated altera_nios2_gen2 \"nios2_gen2\" " "Nios2_gen2: \"qsys_system\" instantiated altera_nios2_gen2 \"nios2_gen2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255784106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys: \"qsys_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\" " "Sysid_qsys: \"qsys_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255784112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255792774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255793046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255793319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255793603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255793874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255794144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255794417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255794700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255794982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255795256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255795519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255795800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255796071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255796342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255796614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255796891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255797182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255797459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255797739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255798013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255798280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255798545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_022: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_022: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255798807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_023: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_023: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255799076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_024: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_024: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255799339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_025: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_025: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255799603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"qsys_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"qsys_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255806725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"qsys_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"qsys_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255806732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"qsys_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"qsys_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255806736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'qsys_system_nios2_gen2_cpu' " "Cpu: Starting RTL generation for module 'qsys_system_nios2_gen2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255806749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec D:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA/18.1/quartus/bin64//perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=qsys_system_nios2_gen2_cpu --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8058_5618351210041511489.dir/0012_cpu_gen/ --quartus_bindir=D:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8058_5618351210041511489.dir/0012_cpu_gen//qsys_system_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec D:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA/18.1/quartus/bin64//perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=qsys_system_nios2_gen2_cpu --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8058_5618351210041511489.dir/0012_cpu_gen/ --quartus_bindir=D:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8058_5618351210041511489.dir/0012_cpu_gen//qsys_system_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255806749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 20:23:27 (*) Starting Nios II generation " "Cpu: # 2019.06.11 20:23:27 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255810314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 20:23:27 (*)   Checking for plaintext license. " "Cpu: # 2019.06.11 20:23:27 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255810314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 20:23:28 (*)   Plaintext license not found. " "Cpu: # 2019.06.11 20:23:28 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255810314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 20:23:28 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2019.06.11 20:23:28 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255810315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 20:23:28 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.06.11 20:23:28 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255810315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 20:23:28 (*)   Creating all objects for CPU " "Cpu: # 2019.06.11 20:23:28 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255810315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 20:23:29 (*)   Generating RTL from CPU objects " "Cpu: # 2019.06.11 20:23:29 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255810315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 20:23:29 (*)   Creating plain-text RTL " "Cpu: # 2019.06.11 20:23:29 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255810315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 20:23:30 (*) Done Nios II generation " "Cpu: # 2019.06.11 20:23:30 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255810315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'qsys_system_nios2_gen2_cpu' " "Cpu: Done RTL generation for module 'qsys_system_nios2_gen2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255810315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255810326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_data_master_translator\" " "Nios2_gen2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255810331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255810334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_data_master_agent\" " "Nios2_gen2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255810337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255810339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255810342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255810353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255810366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255810375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255810386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255810392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255810397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255810409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255810421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255810423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255810428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255810433 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255810447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255810449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255810463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255810464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255810943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255810949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system: Done \"qsys_system\" with 33 modules, 45 files " "Qsys_system: Done \"qsys_system\" with 33 modules, 45 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255810950 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "qsys_system.qsys " "Finished elaborating Platform Designer system entity \"qsys_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255812183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart_tx/uart_transfer.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart_tx/uart_transfer.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transfer " "Found entity 1: uart_transfer" {  } { { "rtl/uart_tx/uart_transfer.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_transfer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart_tx/uart_test.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart_tx/uart_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC2FPGA_UART_Test " "Found entity 1: PC2FPGA_UART_Test" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart_tx/precise_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart_tx/precise_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 precise_divider " "Found entity 1: precise_divider" {  } { { "rtl/uart_tx/precise_divider.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/precise_divider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dht11/dht11_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dht11/dht11_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DHT11_top " "Found entity 1: DHT11_top" {  } { { "rtl/DHT11/DHT11_top.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dht11/dht11_opera.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dht11/dht11_opera.v" { { "Info" "ISGN_ENTITY_NAME" "1 DHT11_opera " "Found entity 1: DHT11_opera" {  } { { "rtl/DHT11/DHT11_opera.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_opera.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dht11/dht11_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dht11/dht11_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 DHT11_cmd " "Found entity 1: DHT11_cmd" {  } { { "rtl/DHT11/DHT11_cmd.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_cmd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dht11/async_send.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dht11/async_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_send " "Found entity 1: async_send" {  } { { "rtl/DHT11/async_send.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/async_send.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bintobcd/bintobcd.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bintobcd/bintobcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bintobcd " "Found entity 1: bintobcd" {  } { { "rtl/bintobcd/bintobcd.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/bintobcd/bintobcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/gy_mcu90640/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/gy_mcu90640/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "rtl/GY_MCU90640/RAM.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/gy_mcu90640/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/gy_mcu90640/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "rtl/GY_MCU90640/uart_rx.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/gy_mcu90640/process.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/gy_mcu90640/process.v" { { "Info" "ISGN_ENTITY_NAME" "1 Process " "Found entity 1: Process" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812434 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AD7928.v(139) " "Verilog HDL information at AD7928.v(139): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/ADC/AD7928.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/ADC/AD7928.v" 139 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1560255812448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/adc/ad7928.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/adc/ad7928.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD7928 " "Found entity 1: AD7928" {  } { { "rtl/ADC/AD7928.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/ADC/AD7928.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812449 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "int Oxygen.v(4) " "Verilog HDL Declaration warning at Oxygen.v(4): \"int\" is SystemVerilog-2005 keyword" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1560255812451 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Oxygen.v(63) " "Verilog HDL information at Oxygen.v(63): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1560255812452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/oxygen/oxygen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/oxygen/oxygen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Oxygen " "Found entity 1: Oxygen" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812453 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "int sensor.v(10) " "Verilog HDL Declaration warning at sensor.v(10): \"int\" is SystemVerilog-2005 keyword" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 10 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1560255812455 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sensor.v(93) " "Verilog HDL information at sensor.v(93): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 93 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1560255812455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sensor/sensor.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sensor/sensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 sensor " "Found entity 1: sensor" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/lcd_driver/lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/lcd_driver/lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Driver " "Found entity 1: LCD_Driver" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video_image_processor_2/vip_matrix_generate_3x3_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/video_image_processor_2/vip_matrix_generate_3x3_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIP_Matrix_Generate_3X3_1Bit " "Found entity 1: VIP_Matrix_Generate_3X3_1Bit" {  } { { "rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video_image_processor_2/vip_bit_erosion_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/video_image_processor_2/vip_bit_erosion_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIP_Bit_Erosion_Detector " "Found entity 1: VIP_Bit_Erosion_Detector" {  } { { "rtl/Video_Image_Processor_2/VIP_Bit_Erosion_Detector.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Bit_Erosion_Detector.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video_image_processor_2/vip_bit_dilation_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/video_image_processor_2/vip_bit_dilation_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIP_Bit_Dilation_Detector " "Found entity 1: VIP_Bit_Dilation_Detector" {  } { { "rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video_image_processor_2/line_shift_ram_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/video_image_processor_2/line_shift_ram_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Shift_RAM_1Bit " "Found entity 1: Line_Shift_RAM_1Bit" {  } { { "rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video_image_processor_2/image_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/video_image_processor_2/image_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Image_Handler " "Found entity 1: Image_Handler" {  } { { "rtl/Video_Image_Processor_2/Image_Handler.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Image_Handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_2port/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_2port/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "rtl/Sdram_Control_2Port/Sdram_WR_FIFO.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_2port/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_2port/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "rtl/Sdram_Control_2Port/Sdram_RD_FIFO.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_2port/sdram_control_2port.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_2port/sdram_control_2port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_2Port " "Found entity 1: Sdram_Control_2Port" {  } { { "rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_2port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_2port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "rtl/Sdram_Control_2Port/sdr_data_path.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_2port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_2port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "rtl/Sdram_Control_2Port/control_interface.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_2port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_2port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "rtl/Sdram_Control_2Port/command.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/key/threshold_adj.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/key/threshold_adj.v" { { "Info" "ISGN_ENTITY_NAME" "1 Threshold_Adj " "Found entity 1: Threshold_Adj" {  } { { "rtl/key/Threshold_Adj.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key/Threshold_Adj.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/key/key_counter_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/key/key_counter_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_counter_scan " "Found entity 1: key_counter_scan" {  } { { "rtl/key/key_counter_scan.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key/key_counter_scan.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/image_algorithm/image_handler.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/image_algorithm/image_handler.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sensor_image_zoom/sensor_image_zoom.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sensor_image_zoom/sensor_image_zoom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sensor_Image_Zoom " "Found entity 1: Sensor_Image_Zoom" {  } { { "rtl/Sensor_Image_Zoom/Sensor_Image_Zoom.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sensor_Image_Zoom/Sensor_Image_Zoom.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/singlesensordriver_mt9v034/singlesensordriver_mt9v034.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/singlesensordriver_mt9v034/singlesensordriver_mt9v034.v" { { "Info" "ISGN_ENTITY_NAME" "1 SingleSensorDriver_MT9V034 " "Found entity 1: SingleSensorDriver_MT9V034" {  } { { "rtl/SingleSensorDriver_MT9V034/SingleSensorDriver_MT9V034.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/SingleSensorDriver_MT9V034/SingleSensorDriver_MT9V034.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cmos_i2c_ovxxxx/i2c_timing_ctrl_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cmos_i2c_ovxxxx/i2c_timing_ctrl_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_timing_ctrl_16bit " "Found entity 1: i2c_timing_ctrl_16bit" {  } { { "rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cmos_i2c_ovxxxx/i2c_mt9v034_gray_config.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cmos_i2c_ovxxxx/i2c_mt9v034_gray_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_MT9V034_Gray_Config " "Found entity 1: I2C_MT9V034_Gray_Config" {  } { { "rtl/cmos_i2c_oVxxxx/I2C_MT9V034_Gray_Config.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/cmos_i2c_oVxxxx/I2C_MT9V034_Gray_Config.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cmos_i2c_ovxxxx/cmos_capture_raw_gray.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cmos_i2c_ovxxxx/cmos_capture_raw_gray.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMOS_Capture_RAW_Gray " "Found entity 1: CMOS_Capture_RAW_Gray" {  } { { "rtl/cmos_i2c_oVxxxx/CMOS_Capture_RAW_Gray.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/cmos_i2c_oVxxxx/CMOS_Capture_RAW_Gray.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video_image_processor/vip_matrix_generate_3x3_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/video_image_processor/vip_matrix_generate_3x3_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIP_Matrix_Generate_3X3_8Bit " "Found entity 1: VIP_Matrix_Generate_3X3_8Bit" {  } { { "rtl/Video_Image_Processor/VIP_Matrix_Generate_3X3_8Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/VIP_Matrix_Generate_3X3_8Bit.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video_image_processor/vip_gray_mean_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/video_image_processor/vip_gray_mean_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIP_Gray_Mean_Filter " "Found entity 1: VIP_Gray_Mean_Filter" {  } { { "rtl/Video_Image_Processor/VIP_Gray_Mean_Filter.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/VIP_Gray_Mean_Filter.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video_image_processor/video_image_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/video_image_processor/video_image_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_Image_Processor " "Found entity 1: Video_Image_Processor" {  } { { "rtl/Video_Image_Processor/Video_Image_Processor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/Video_Image_Processor.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video_image_processor/line_shift_ram_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/video_image_processor/line_shift_ram_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Shift_RAM_8Bit " "Found entity 1: Line_Shift_RAM_8Bit" {  } { { "rtl/Video_Image_Processor/Line_Shift_RAM_8Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/Line_Shift_RAM_8Bit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/system_index/system_init_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/system_index/system_init_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_init_delay " "Found entity 1: system_init_delay" {  } { { "rtl/system_index/system_init_delay.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/system_init_delay.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/system_index/system_ctrl_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/system_index/system_ctrl_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_ctrl_pll " "Found entity 1: system_ctrl_pll" {  } { { "rtl/system_index/system_ctrl_pll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/system_ctrl_pll.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812643 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "int FAMS.v(56) " "Verilog HDL Declaration warning at FAMS.v(56): \"int\" is SystemVerilog-2005 keyword" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 56 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1560255812645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fams.v 1 1 " "Found 1 design units, including 1 entities, in source file fams.v" { { "Info" "ISGN_ENTITY_NAME" "1 FAMS " "Found entity 1: FAMS" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/system_index/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/system_index/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "rtl/system_index/pll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/body_temp_process/body_temp_process.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/body_temp_process/body_temp_process.v" { { "Info" "ISGN_ENTITY_NAME" "1 Body_temp_Process " "Found entity 1: Body_temp_Process" {  } { { "rtl/Body_temp_Process/Body_temp_Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Body_temp_Process/Body_temp_Process.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_temp_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_temp_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_temp_unit " "Found entity 1: ROM_temp_unit" {  } { { "ROM/ROM_temp_unit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_temp_unit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_0.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_0 " "Found entity 1: ROM_0" {  } { { "ROM/ROM_0.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_1 " "Found entity 1: ROM_1" {  } { { "ROM/ROM_1.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_2.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_2 " "Found entity 1: ROM_2" {  } { { "ROM/ROM_2.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_3.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_3 " "Found entity 1: ROM_3" {  } { { "ROM/ROM_3.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_4.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_4 " "Found entity 1: ROM_4" {  } { { "ROM/ROM_4.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_5.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_5 " "Found entity 1: ROM_5" {  } { { "ROM/ROM_5.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_6.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_6 " "Found entity 1: ROM_6" {  } { { "ROM/ROM_6.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_7.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_7 " "Found entity 1: ROM_7" {  } { { "ROM/ROM_7.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_8.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_8 " "Found entity 1: ROM_8" {  } { { "ROM/ROM_8.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_9.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_9.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_9 " "Found entity 1: ROM_9" {  } { { "ROM/ROM_9.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_dp " "Found entity 1: ROM_dp" {  } { { "ROM/ROM_dp.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_chinese.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_chinese.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_chinese " "Found entity 1: ROM_chinese" {  } { { "ROM/ROM_chinese.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_chinese.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_ppm.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_ppm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_ppm " "Found entity 1: ROM_ppm" {  } { { "ROM/ROM_ppm.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_ppm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_rh.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_rh.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_rh " "Found entity 1: ROM_rh" {  } { { "ROM/ROM_rh.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_rh.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/key_control/key_control.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/key_control/key_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_control " "Found entity 1: key_control" {  } { { "rtl/key_control/key_control.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key_control/key_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/qsys_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/qsys_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system " "Found entity 1: qsys_system" {  } { { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812726 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/qsys_system/submodules/altera_merlin_master_agent.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/qsys_system/submodules/altera_merlin_master_translator.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/qsys_system/submodules/altera_reset_controller.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/qsys_system/submodules/altera_reset_synchronizer.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_RAM " "Found entity 1: qsys_system_RAM" {  } { { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_ROM " "Found entity 1: qsys_system_ROM" {  } { { "db/ip/qsys_system/submodules/qsys_system_rom.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_rom.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_ain_ch0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_ain_ch0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_ain_ch0 " "Found entity 1: qsys_system_ain_ch0" {  } { { "db/ip/qsys_system/submodules/qsys_system_ain_ch0.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ain_ch0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_end_o.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_end_o.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_end_o " "Found entity 1: qsys_system_end_o" {  } { { "db/ip/qsys_system/submodules/qsys_system_end_o.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_end_o.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_h2_one.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_h2_one.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_h2_one " "Found entity 1: qsys_system_h2_one" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_irq_mapper " "Found entity 1: qsys_system_irq_mapper" {  } { { "db/ip/qsys_system/submodules/qsys_system_irq_mapper.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_jtag_uart_sim_scfifo_w " "Found entity 1: qsys_system_jtag_uart_sim_scfifo_w" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812770 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_jtag_uart_scfifo_w " "Found entity 2: qsys_system_jtag_uart_scfifo_w" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812770 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_system_jtag_uart_sim_scfifo_r " "Found entity 3: qsys_system_jtag_uart_sim_scfifo_r" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812770 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_system_jtag_uart_scfifo_r " "Found entity 4: qsys_system_jtag_uart_scfifo_r" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812770 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_system_jtag_uart " "Found entity 5: qsys_system_jtag_uart" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_max30102_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_max30102_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_max30102_0 " "Found entity 1: qsys_system_max30102_0" {  } { { "db/ip/qsys_system/submodules/qsys_system_max30102_0.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_max30102_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0 " "Found entity 1: qsys_system_mm_interconnect_0" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: qsys_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_cmd_demux " "Found entity 1: qsys_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: qsys_system_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_cmd_mux " "Found entity 1: qsys_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: qsys_system_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812809 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560255812811 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560255812811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812813 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router " "Found entity 2: qsys_system_mm_interconnect_0_router" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812813 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560255812815 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560255812815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812817 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router_001 " "Found entity 2: qsys_system_mm_interconnect_0_router_001" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812817 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560255812818 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560255812818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812820 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router_002 " "Found entity 2: qsys_system_mm_interconnect_0_router_002" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812820 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560255812821 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560255812822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812824 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router_004 " "Found entity 2: qsys_system_mm_interconnect_0_router_004" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_rsp_demux " "Found entity 1: qsys_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_rsp_demux_002 " "Found entity 1: qsys_system_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_rsp_mux " "Found entity 1: qsys_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: qsys_system_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_nios2_gen2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_nios2_gen2.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_gen2 " "Found entity 1: qsys_system_nios2_gen2" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_gen2_cpu_register_bank_a_module " "Found entity 1: qsys_system_nios2_gen2_cpu_register_bank_a_module" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812868 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_nios2_gen2_cpu_register_bank_b_module " "Found entity 2: qsys_system_nios2_gen2_cpu_register_bank_b_module" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812868 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_system_nios2_gen2_cpu_nios2_oci_debug " "Found entity 3: qsys_system_nios2_gen2_cpu_nios2_oci_debug" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812868 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_system_nios2_gen2_cpu_nios2_oci_break " "Found entity 4: qsys_system_nios2_gen2_cpu_nios2_oci_break" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812868 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_system_nios2_gen2_cpu_nios2_oci_xbrk " "Found entity 5: qsys_system_nios2_gen2_cpu_nios2_oci_xbrk" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812868 ""} { "Info" "ISGN_ENTITY_NAME" "6 qsys_system_nios2_gen2_cpu_nios2_oci_dbrk " "Found entity 6: qsys_system_nios2_gen2_cpu_nios2_oci_dbrk" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812868 ""} { "Info" "ISGN_ENTITY_NAME" "7 qsys_system_nios2_gen2_cpu_nios2_oci_itrace " "Found entity 7: qsys_system_nios2_gen2_cpu_nios2_oci_itrace" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812868 ""} { "Info" "ISGN_ENTITY_NAME" "8 qsys_system_nios2_gen2_cpu_nios2_oci_td_mode " "Found entity 8: qsys_system_nios2_gen2_cpu_nios2_oci_td_mode" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812868 ""} { "Info" "ISGN_ENTITY_NAME" "9 qsys_system_nios2_gen2_cpu_nios2_oci_dtrace " "Found entity 9: qsys_system_nios2_gen2_cpu_nios2_oci_dtrace" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812868 ""} { "Info" "ISGN_ENTITY_NAME" "10 qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812868 ""} { "Info" "ISGN_ENTITY_NAME" "11 qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812868 ""} { "Info" "ISGN_ENTITY_NAME" "12 qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812868 ""} { "Info" "ISGN_ENTITY_NAME" "13 qsys_system_nios2_gen2_cpu_nios2_oci_fifo " "Found entity 13: qsys_system_nios2_gen2_cpu_nios2_oci_fifo" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812868 ""} { "Info" "ISGN_ENTITY_NAME" "14 qsys_system_nios2_gen2_cpu_nios2_oci_pib " "Found entity 14: qsys_system_nios2_gen2_cpu_nios2_oci_pib" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812868 ""} { "Info" "ISGN_ENTITY_NAME" "15 qsys_system_nios2_gen2_cpu_nios2_oci_im " "Found entity 15: qsys_system_nios2_gen2_cpu_nios2_oci_im" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812868 ""} { "Info" "ISGN_ENTITY_NAME" "16 qsys_system_nios2_gen2_cpu_nios2_performance_monitors " "Found entity 16: qsys_system_nios2_gen2_cpu_nios2_performance_monitors" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812868 ""} { "Info" "ISGN_ENTITY_NAME" "17 qsys_system_nios2_gen2_cpu_nios2_avalon_reg " "Found entity 17: qsys_system_nios2_gen2_cpu_nios2_avalon_reg" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812868 ""} { "Info" "ISGN_ENTITY_NAME" "18 qsys_system_nios2_gen2_cpu_ociram_sp_ram_module " "Found entity 18: qsys_system_nios2_gen2_cpu_ociram_sp_ram_module" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812868 ""} { "Info" "ISGN_ENTITY_NAME" "19 qsys_system_nios2_gen2_cpu_nios2_ocimem " "Found entity 19: qsys_system_nios2_gen2_cpu_nios2_ocimem" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812868 ""} { "Info" "ISGN_ENTITY_NAME" "20 qsys_system_nios2_gen2_cpu_nios2_oci " "Found entity 20: qsys_system_nios2_gen2_cpu_nios2_oci" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812868 ""} { "Info" "ISGN_ENTITY_NAME" "21 qsys_system_nios2_gen2_cpu " "Found entity 21: qsys_system_nios2_gen2_cpu" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_gen2_cpu_debug_slave_sysclk " "Found entity 1: qsys_system_nios2_gen2_cpu_debug_slave_sysclk" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_sysclk.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_gen2_cpu_debug_slave_tck " "Found entity 1: qsys_system_nios2_gen2_cpu_debug_slave_tck" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_tck.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_gen2_cpu_debug_slave_wrapper " "Found entity 1: qsys_system_nios2_gen2_cpu_debug_slave_wrapper" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_gen2_cpu_test_bench " "Found entity 1: qsys_system_nios2_gen2_cpu_test_bench" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_test_bench.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_sysid_qsys " "Found entity 1: qsys_system_sysid_qsys" {  } { { "db/ip/qsys_system/submodules/qsys_system_sysid_qsys.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255812885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255812885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sample_en DHT11_top.v(21) " "Verilog HDL Implicit Net warning at DHT11_top.v(21): created implicit net for \"sample_en\"" {  } { { "rtl/DHT11/DHT11_top.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_top.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1560255812885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_rdy DHT11_top.v(23) " "Verilog HDL Implicit Net warning at DHT11_top.v(23): created implicit net for \"data_rdy\"" {  } { { "rtl/DHT11/DHT11_top.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_top.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1560255812885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TxD_busy DHT11_top.v(36) " "Verilog HDL Implicit Net warning at DHT11_top.v(36): created implicit net for \"TxD_busy\"" {  } { { "rtl/DHT11/DHT11_top.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_top.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1560255812886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Tx_start DHT11_top.v(37) " "Verilog HDL Implicit Net warning at DHT11_top.v(37): created implicit net for \"Tx_start\"" {  } { { "rtl/DHT11/DHT11_top.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_top.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1560255812886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lcd_request LCD_Driver.v(408) " "Verilog HDL Implicit Net warning at LCD_Driver.v(408): created implicit net for \"lcd_request\"" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 408 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1560255812886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "matrix_frame_vsync VIP_Matrix_Generate_3X3_1Bit.v(111) " "Verilog HDL Implicit Net warning at VIP_Matrix_Generate_3X3_1Bit.v(111): created implicit net for \"matrix_frame_vsync\"" {  } { { "rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1560255812886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "post_frame_vsync VIP_Bit_Dilation_Detector.v(143) " "Verilog HDL Implicit Net warning at VIP_Bit_Dilation_Detector.v(143): created implicit net for \"post_frame_vsync\"" {  } { { "rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1560255812886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "body_temp_dec FAMS.v(398) " "Verilog HDL Implicit Net warning at FAMS.v(398): created implicit net for \"body_temp_dec\"" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 398 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1560255812886 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FAMS " "Elaborating entity \"FAMS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560255813203 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_read FAMS.v(187) " "Verilog HDL or VHDL warning at FAMS.v(187): object \"clk_read\" assigned a value but never read" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560255813205 "|FAMS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdram_init_done FAMS.v(192) " "Verilog HDL or VHDL warning at FAMS.v(192): object \"sdram_init_done\" assigned a value but never read" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560255813205 "|FAMS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_xpos_max FAMS.v(324) " "Verilog HDL or VHDL warning at FAMS.v(324): object \"r_xpos_max\" assigned a value but never read" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 324 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560255813205 "|FAMS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_xpos_min FAMS.v(325) " "Verilog HDL or VHDL warning at FAMS.v(325): object \"r_xpos_min\" assigned a value but never read" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 325 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560255813205 "|FAMS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_ypos_max FAMS.v(326) " "Verilog HDL or VHDL warning at FAMS.v(326): object \"r_ypos_max\" assigned a value but never read" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 326 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560255813205 "|FAMS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_ypos_min FAMS.v(327) " "Verilog HDL or VHDL warning at FAMS.v(327): object \"r_ypos_min\" assigned a value but never read" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 327 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560255813205 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FAMS.v(283) " "Verilog HDL assignment warning at FAMS.v(283): truncated value with size 32 to match size of target (8)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255813209 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(452) " "Verilog HDL assignment warning at FAMS.v(452): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255813212 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 FAMS.v(470) " "Verilog HDL assignment warning at FAMS.v(470): truncated value with size 32 to match size of target (14)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255813212 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 FAMS.v(480) " "Verilog HDL assignment warning at FAMS.v(480): truncated value with size 32 to match size of target (14)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255813213 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 FAMS.v(489) " "Verilog HDL assignment warning at FAMS.v(489): truncated value with size 32 to match size of target (14)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255813213 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 FAMS.v(498) " "Verilog HDL assignment warning at FAMS.v(498): truncated value with size 32 to match size of target (14)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255813213 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 FAMS.v(504) " "Verilog HDL assignment warning at FAMS.v(504): truncated value with size 32 to match size of target (14)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255813213 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 FAMS.v(510) " "Verilog HDL assignment warning at FAMS.v(510): truncated value with size 32 to match size of target (14)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255813213 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 FAMS.v(516) " "Verilog HDL assignment warning at FAMS.v(516): truncated value with size 32 to match size of target (14)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255813213 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 FAMS.v(522) " "Verilog HDL assignment warning at FAMS.v(522): truncated value with size 32 to match size of target (14)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255813214 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 FAMS.v(528) " "Verilog HDL assignment warning at FAMS.v(528): truncated value with size 32 to match size of target (14)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255813214 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 FAMS.v(534) " "Verilog HDL assignment warning at FAMS.v(534): truncated value with size 32 to match size of target (14)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255813214 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 FAMS.v(540) " "Verilog HDL assignment warning at FAMS.v(540): truncated value with size 32 to match size of target (14)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255813214 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(545) " "Verilog HDL Case Statement warning at FAMS.v(545): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560255813214 "|FAMS"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FAMS.v(545) " "Verilog HDL Case Statement information at FAMS.v(545): all case item expressions in this case statement are onehot" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1560255813214 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rdaddress_chinese FAMS.v(545) " "Verilog HDL Always Construct warning at FAMS.v(545): inferring latch(es) for variable \"rdaddress_chinese\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560255813215 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(567) " "Verilog HDL assignment warning at FAMS.v(567): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255813215 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(579) " "Verilog HDL assignment warning at FAMS.v(579): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255813215 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(591) " "Verilog HDL assignment warning at FAMS.v(591): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255813215 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(603) " "Verilog HDL assignment warning at FAMS.v(603): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255813216 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(615) " "Verilog HDL assignment warning at FAMS.v(615): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255813216 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(628) " "Verilog HDL assignment warning at FAMS.v(628): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255813216 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(635) " "Verilog HDL assignment warning at FAMS.v(635): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255813216 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(642) " "Verilog HDL assignment warning at FAMS.v(642): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255813216 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(649) " "Verilog HDL assignment warning at FAMS.v(649): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255813216 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(656) " "Verilog HDL assignment warning at FAMS.v(656): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255813216 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(663) " "Verilog HDL assignment warning at FAMS.v(663): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255813217 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(670) " "Verilog HDL assignment warning at FAMS.v(670): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255813217 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(677) " "Verilog HDL assignment warning at FAMS.v(677): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255813217 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(684) " "Verilog HDL assignment warning at FAMS.v(684): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255813217 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(691) " "Verilog HDL assignment warning at FAMS.v(691): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255813217 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(698) " "Verilog HDL assignment warning at FAMS.v(698): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255813217 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(705) " "Verilog HDL assignment warning at FAMS.v(705): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255813217 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(712) " "Verilog HDL assignment warning at FAMS.v(712): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255813217 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(719) " "Verilog HDL assignment warning at FAMS.v(719): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255813218 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(726) " "Verilog HDL assignment warning at FAMS.v(726): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255813218 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(733) " "Verilog HDL assignment warning at FAMS.v(733): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255813218 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(740) " "Verilog HDL assignment warning at FAMS.v(740): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255813218 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(747) " "Verilog HDL assignment warning at FAMS.v(747): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255813218 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(754) " "Verilog HDL assignment warning at FAMS.v(754): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255813218 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(761) " "Verilog HDL assignment warning at FAMS.v(761): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255813218 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(766) " "Verilog HDL Case Statement warning at FAMS.v(766): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560255813218 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(779) " "Verilog HDL Case Statement warning at FAMS.v(779): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 779 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560255813218 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(792) " "Verilog HDL Case Statement warning at FAMS.v(792): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 792 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560255813219 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(805) " "Verilog HDL Case Statement warning at FAMS.v(805): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 805 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560255813219 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(818) " "Verilog HDL Case Statement warning at FAMS.v(818): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 818 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560255813219 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(831) " "Verilog HDL Case Statement warning at FAMS.v(831): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 831 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560255813219 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(844) " "Verilog HDL Case Statement warning at FAMS.v(844): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 844 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560255813219 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(857) " "Verilog HDL Case Statement warning at FAMS.v(857): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 857 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560255813219 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(870) " "Verilog HDL Case Statement warning at FAMS.v(870): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 870 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560255813219 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(883) " "Verilog HDL Case Statement warning at FAMS.v(883): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 883 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560255813219 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(896) " "Verilog HDL Case Statement warning at FAMS.v(896): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 896 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560255813219 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(909) " "Verilog HDL Case Statement warning at FAMS.v(909): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 909 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560255813219 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(921) " "Verilog HDL Case Statement warning at FAMS.v(921): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 921 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560255813219 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(934) " "Verilog HDL Case Statement warning at FAMS.v(934): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 934 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560255813220 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(946) " "Verilog HDL Case Statement warning at FAMS.v(946): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 946 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560255813220 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(959) " "Verilog HDL Case Statement warning at FAMS.v(959): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 959 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560255813220 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(971) " "Verilog HDL Case Statement warning at FAMS.v(971): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 971 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560255813220 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(984) " "Verilog HDL Case Statement warning at FAMS.v(984): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 984 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560255813220 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(996) " "Verilog HDL Case Statement warning at FAMS.v(996): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 996 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560255813220 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(1009) " "Verilog HDL Case Statement warning at FAMS.v(1009): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1009 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560255813220 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_body_temp_int_ten FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_body_temp_int_ten\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560255813220 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_body_temp_int_one FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_body_temp_int_one\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560255813220 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_body_temp_dec_ten FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_body_temp_dec_ten\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560255813220 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_heart_rate_hun FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_heart_rate_hun\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560255813220 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_heart_rate_ten FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_heart_rate_ten\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560255813220 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_heart_rate_one FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_heart_rate_one\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560255813221 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_h2_ten FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_h2_ten\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560255813221 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_h2_one FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_h2_one\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560255813221 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_liquefied_ten FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_liquefied_ten\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560255813221 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_liquefied_one FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_liquefied_one\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560255813221 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_natural_ten FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_natural_ten\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560255813221 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_natural_one FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_natural_one\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560255813221 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_harmful_ten FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_harmful_ten\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560255813221 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_harmful_one FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_harmful_one\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560255813221 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_oxy_ten FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_oxy_ten\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560255813221 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_oxy_one FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_oxy_one\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560255813221 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_temp_ten FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_temp_ten\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560255813221 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_temp_one FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_temp_one\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560255813221 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_hum_ten FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_hum_ten\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560255813221 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_hum_one FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_hum_one\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560255813221 "|FAMS"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "FAMS.v(1027) " "Verilog HDL Case Statement warning at FAMS.v(1027): can't check case statement for completeness because the case expression has too many possible states" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1027 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1560255813225 "|FAMS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_pwm FAMS.v(28) " "Output port \"lcd_pwm\" at FAMS.v(28) has no driver" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1560255813245 "|FAMS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_reset FAMS.v(29) " "Output port \"lcd_reset\" at FAMS.v(29) has no driver" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1560255813245 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_hum_one FAMS.v(766) " "Inferred latch for \"data_hum_one\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255813248 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_hum_ten FAMS.v(766) " "Inferred latch for \"data_hum_ten\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255813248 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_temp_one FAMS.v(766) " "Inferred latch for \"data_temp_one\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255813248 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_temp_ten FAMS.v(766) " "Inferred latch for \"data_temp_ten\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255813248 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_oxy_one FAMS.v(766) " "Inferred latch for \"data_oxy_one\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255813248 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_oxy_ten FAMS.v(766) " "Inferred latch for \"data_oxy_ten\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255813248 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_harmful_one FAMS.v(766) " "Inferred latch for \"data_harmful_one\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255813248 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_harmful_ten FAMS.v(766) " "Inferred latch for \"data_harmful_ten\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255813248 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_natural_one FAMS.v(766) " "Inferred latch for \"data_natural_one\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255813248 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_natural_ten FAMS.v(766) " "Inferred latch for \"data_natural_ten\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255813248 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_liquefied_one FAMS.v(766) " "Inferred latch for \"data_liquefied_one\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255813248 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_liquefied_ten FAMS.v(766) " "Inferred latch for \"data_liquefied_ten\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255813248 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_h2_one FAMS.v(766) " "Inferred latch for \"data_h2_one\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255813248 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_h2_ten FAMS.v(766) " "Inferred latch for \"data_h2_ten\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255813249 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_heart_rate_one FAMS.v(766) " "Inferred latch for \"data_heart_rate_one\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255813249 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_heart_rate_ten FAMS.v(766) " "Inferred latch for \"data_heart_rate_ten\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255813249 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_heart_rate_hun FAMS.v(766) " "Inferred latch for \"data_heart_rate_hun\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255813249 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_body_temp_dec_ten FAMS.v(766) " "Inferred latch for \"data_body_temp_dec_ten\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255813249 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_body_temp_int_one FAMS.v(766) " "Inferred latch for \"data_body_temp_int_one\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255813249 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_body_temp_int_ten FAMS.v(766) " "Inferred latch for \"data_body_temp_int_ten\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255813249 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdaddress_chinese\[0\] FAMS.v(545) " "Inferred latch for \"rdaddress_chinese\[0\]\" at FAMS.v(545)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255813249 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdaddress_chinese\[1\] FAMS.v(545) " "Inferred latch for \"rdaddress_chinese\[1\]\" at FAMS.v(545)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255813249 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdaddress_chinese\[2\] FAMS.v(545) " "Inferred latch for \"rdaddress_chinese\[2\]\" at FAMS.v(545)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255813249 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdaddress_chinese\[3\] FAMS.v(545) " "Inferred latch for \"rdaddress_chinese\[3\]\" at FAMS.v(545)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255813249 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdaddress_chinese\[4\] FAMS.v(545) " "Inferred latch for \"rdaddress_chinese\[4\]\" at FAMS.v(545)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255813249 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdaddress_chinese\[5\] FAMS.v(545) " "Inferred latch for \"rdaddress_chinese\[5\]\" at FAMS.v(545)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255813249 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdaddress_chinese\[6\] FAMS.v(545) " "Inferred latch for \"rdaddress_chinese\[6\]\" at FAMS.v(545)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255813249 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdaddress_chinese\[7\] FAMS.v(545) " "Inferred latch for \"rdaddress_chinese\[7\]\" at FAMS.v(545)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255813249 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdaddress_chinese\[8\] FAMS.v(545) " "Inferred latch for \"rdaddress_chinese\[8\]\" at FAMS.v(545)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255813249 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdaddress_chinese\[9\] FAMS.v(545) " "Inferred latch for \"rdaddress_chinese\[9\]\" at FAMS.v(545)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255813250 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdaddress_chinese\[10\] FAMS.v(545) " "Inferred latch for \"rdaddress_chinese\[10\]\" at FAMS.v(545)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255813250 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdaddress_chinese\[11\] FAMS.v(545) " "Inferred latch for \"rdaddress_chinese\[11\]\" at FAMS.v(545)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255813250 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdaddress_chinese\[12\] FAMS.v(545) " "Inferred latch for \"rdaddress_chinese\[12\]\" at FAMS.v(545)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255813250 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdaddress_chinese\[13\] FAMS.v(545) " "Inferred latch for \"rdaddress_chinese\[13\]\" at FAMS.v(545)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255813250 "|FAMS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_ctrl_pll system_ctrl_pll:u_system_ctrl_pll " "Elaborating entity \"system_ctrl_pll\" for hierarchy \"system_ctrl_pll:u_system_ctrl_pll\"" {  } { { "FAMS.v" "u_system_ctrl_pll" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255813312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_init_delay system_ctrl_pll:u_system_ctrl_pll\|system_init_delay:u_system_init_delay " "Elaborating entity \"system_init_delay\" for hierarchy \"system_ctrl_pll:u_system_ctrl_pll\|system_init_delay:u_system_init_delay\"" {  } { { "rtl/system_index/system_ctrl_pll.v" "u_system_init_delay" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/system_ctrl_pll.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255813318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\"" {  } { { "rtl/system_index/system_ctrl_pll.v" "pll_inst" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/system_ctrl_pll.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255813331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\"" {  } { { "rtl/system_index/pll.v" "altpll_component" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/pll.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255813403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\"" {  } { { "rtl/system_index/pll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/pll.v" 119 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255813416 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2500 " "Parameter \"clk1_phase_shift\" = \"-2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5000 " "Parameter \"clk2_divide_by\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 3333 " "Parameter \"clk2_multiply_by\" = \"3333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 25 " "Parameter \"clk3_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 12 " "Parameter \"clk3_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 25 " "Parameter \"clk4_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 2 " "Parameter \"clk4_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813416 ""}  } { { "rtl/system_index/pll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/pll.v" 119 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560255813416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255813475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255813475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255813477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SingleSensorDriver_MT9V034 SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034 " "Elaborating entity \"SingleSensorDriver_MT9V034\" for hierarchy \"SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034\"" {  } { { "FAMS.v" "u_SingleSensorDriver_MT9V034" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255813493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_timing_ctrl_16bit SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034\|i2c_timing_ctrl_16bit:u_i2c_timing_ctrl_16bit " "Elaborating entity \"i2c_timing_ctrl_16bit\" for hierarchy \"SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034\|i2c_timing_ctrl_16bit:u_i2c_timing_ctrl_16bit\"" {  } { { "rtl/SingleSensorDriver_MT9V034/SingleSensorDriver_MT9V034.v" "u_i2c_timing_ctrl_16bit" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/SingleSensorDriver_MT9V034/SingleSensorDriver_MT9V034.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255813501 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_timing_ctrl_16bit.v(458) " "Verilog HDL Case Statement information at i2c_timing_ctrl_16bit.v(458): all case item expressions in this case statement are onehot" {  } { { "rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v" 458 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1560255813506 "|FAMS|SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034|i2c_timing_ctrl_16bit:u_i2c_timing_ctrl_16bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_MT9V034_Gray_Config SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034\|I2C_MT9V034_Gray_Config:u_I2C_MT9V034_Gray_Config_sensor1 " "Elaborating entity \"I2C_MT9V034_Gray_Config\" for hierarchy \"SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034\|I2C_MT9V034_Gray_Config:u_I2C_MT9V034_Gray_Config_sensor1\"" {  } { { "rtl/SingleSensorDriver_MT9V034/SingleSensorDriver_MT9V034.v" "u_I2C_MT9V034_Gray_Config_sensor1" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/SingleSensorDriver_MT9V034/SingleSensorDriver_MT9V034.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255813525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMOS_Capture_RAW_Gray SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034\|CMOS_Capture_RAW_Gray:u_CMOS_Capture_RAW_Gray_sensor1 " "Elaborating entity \"CMOS_Capture_RAW_Gray\" for hierarchy \"SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034\|CMOS_Capture_RAW_Gray:u_CMOS_Capture_RAW_Gray_sensor1\"" {  } { { "rtl/SingleSensorDriver_MT9V034/SingleSensorDriver_MT9V034.v" "u_CMOS_Capture_RAW_Gray_sensor1" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/SingleSensorDriver_MT9V034/SingleSensorDriver_MT9V034.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255813537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sensor_Image_Zoom SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034\|Sensor_Image_Zoom:u_Sensor1_Image_Zoom " "Elaborating entity \"Sensor_Image_Zoom\" for hierarchy \"SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034\|Sensor_Image_Zoom:u_Sensor1_Image_Zoom\"" {  } { { "rtl/SingleSensorDriver_MT9V034/SingleSensorDriver_MT9V034.v" "u_Sensor1_Image_Zoom" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/SingleSensorDriver_MT9V034/SingleSensorDriver_MT9V034.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255813549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_Image_Processor Video_Image_Processor:u_Video_Image_Processor " "Elaborating entity \"Video_Image_Processor\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\"" {  } { { "FAMS.v" "u_Video_Image_Processor" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255813557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIP_Gray_Mean_Filter Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter " "Elaborating entity \"VIP_Gray_Mean_Filter\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\"" {  } { { "rtl/Video_Image_Processor/Video_Image_Processor.v" "u_VIP_Gray_Mean_Filter" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/Video_Image_Processor.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255813563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIP_Matrix_Generate_3X3_8Bit Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit " "Elaborating entity \"VIP_Matrix_Generate_3X3_8Bit\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\"" {  } { { "rtl/Video_Image_Processor/VIP_Gray_Mean_Filter.v" "u_VIP_Matrix_Generate_3X3_8Bit" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/VIP_Gray_Mean_Filter.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255813578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Shift_RAM_8Bit Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit " "Elaborating entity \"Line_Shift_RAM_8Bit\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\"" {  } { { "rtl/Video_Image_Processor/VIP_Matrix_Generate_3X3_8Bit.v" "u_Line_Shift_RAM_8Bit" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/VIP_Matrix_Generate_3X3_8Bit.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255813601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "rtl/Video_Image_Processor/Line_Shift_RAM_8Bit.v" "ALTSHIFT_TAPS_component" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/Line_Shift_RAM_8Bit.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255813750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "rtl/Video_Image_Processor/Line_Shift_RAM_8Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/Line_Shift_RAM_8Bit.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255813760 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 640 " "Parameter \"tap_distance\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255813761 ""}  } { { "rtl/Video_Image_Processor/Line_Shift_RAM_8Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/Line_Shift_RAM_8Bit.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560255813760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_7rv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_7rv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_7rv " "Found entity 1: shift_taps_7rv" {  } { { "db/shift_taps_7rv.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/shift_taps_7rv.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255813819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255813819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_7rv Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated " "Elaborating entity \"shift_taps_7rv\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255813821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pja1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pja1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pja1 " "Found entity 1: altsyncram_pja1" {  } { { "db/altsyncram_pja1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_pja1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255813884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255813884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pja1 Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2 " "Elaborating entity \"altsyncram_pja1\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2\"" {  } { { "db/shift_taps_7rv.tdf" "altsyncram2" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/shift_taps_7rv.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255813887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3uf " "Found entity 1: cntr_3uf" {  } { { "db/cntr_3uf.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cntr_3uf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255813957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255813957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3uf Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|cntr_3uf:cntr1 " "Elaborating entity \"cntr_3uf\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|cntr_3uf:cntr1\"" {  } { { "db/shift_taps_7rv.tdf" "cntr1" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/shift_taps_7rv.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255813960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7ic " "Found entity 1: cmpr_7ic" {  } { { "db/cmpr_7ic.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cmpr_7ic.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255814020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255814020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7ic Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|cntr_3uf:cntr1\|cmpr_7ic:cmpr4 " "Elaborating entity \"cmpr_7ic\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|cntr_3uf:cntr1\|cmpr_7ic:cmpr4\"" {  } { { "db/cntr_3uf.tdf" "cmpr4" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cntr_3uf.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255814024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_2Port Sdram_Control_2Port:Sdram_Control_2Port " "Elaborating entity \"Sdram_Control_2Port\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\"" {  } { { "FAMS.v" "Sdram_Control_2Port" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255814037 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mDATAIN2 Sdram_Control_2Port.v(112) " "Verilog HDL warning at Sdram_Control_2Port.v(112): object mDATAIN2 used but never assigned" {  } { { "rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" 112 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1560255814039 "|FAMS|Sdram_Control_2Port:Sdram_Control_2Port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Sdram_Control_2Port.v(420) " "Verilog HDL assignment warning at Sdram_Control_2Port.v(420): truncated value with size 10 to match size of target (9)" {  } { { "rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255814043 "|FAMS|Sdram_Control_2Port:Sdram_Control_2Port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Sdram_Control_2Port.v(429) " "Verilog HDL assignment warning at Sdram_Control_2Port.v(429): truncated value with size 10 to match size of target (9)" {  } { { "rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255814044 "|FAMS|Sdram_Control_2Port:Sdram_Control_2Port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Sdram_Control_2Port.v(438) " "Verilog HDL assignment warning at Sdram_Control_2Port.v(438): truncated value with size 10 to match size of target (9)" {  } { { "rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255814044 "|FAMS|Sdram_Control_2Port:Sdram_Control_2Port"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mDATAIN2 0 Sdram_Control_2Port.v(112) " "Net \"mDATAIN2\" at Sdram_Control_2Port.v(112) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" 112 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1560255814046 "|FAMS|Sdram_Control_2Port:Sdram_Control_2Port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_2Port:Sdram_Control_2Port\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|control_interface:control1\"" {  } { { "rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" "control1" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255814071 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(104) " "Verilog HDL assignment warning at control_interface.v(104): truncated value with size 32 to match size of target (16)" {  } { { "rtl/Sdram_Control_2Port/control_interface.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/control_interface.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255814073 "|FAMS|Sdram_Control_2Port:Sdram_Control_2Port|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(108) " "Verilog HDL assignment warning at control_interface.v(108): truncated value with size 32 to match size of target (16)" {  } { { "rtl/Sdram_Control_2Port/control_interface.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/control_interface.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255814073 "|FAMS|Sdram_Control_2Port:Sdram_Control_2Port|control_interface:control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_2Port:Sdram_Control_2Port\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|command:command1\"" {  } { { "rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" "command1" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255814086 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(225) " "Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/Sdram_Control_2Port/command.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/command.v" 225 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560255814088 "|FAMS|Sdram_Control_2Port:Sdram_Control_2Port|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(225) " "Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/Sdram_Control_2Port/command.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/command.v" 225 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560255814088 "|FAMS|Sdram_Control_2Port:Sdram_Control_2Port|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(225) " "Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/Sdram_Control_2Port/command.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/command.v" 225 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560255814088 "|FAMS|Sdram_Control_2Port:Sdram_Control_2Port|command:command1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_2Port:Sdram_Control_2Port\|sdr_data_path:data_path1 " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|sdr_data_path:data_path1\"" {  } { { "rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" "data_path1" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255814101 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(24) " "Verilog HDL assignment warning at sdr_data_path.v(24): truncated value with size 32 to match size of target (2)" {  } { { "rtl/Sdram_Control_2Port/sdr_data_path.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/sdr_data_path.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255814102 "|FAMS|Sdram_Control_2Port:Sdram_Control_2Port|sdr_data_path:data_path1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1 " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\"" {  } { { "rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" "write_fifo1" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255814114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "rtl/Sdram_Control_2Port/Sdram_WR_FIFO.v" "dcfifo_mixed_widths_component" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_WR_FIFO.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255814396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "rtl/Sdram_Control_2Port/Sdram_WR_FIFO.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_WR_FIFO.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255814401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255814401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255814401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255814401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255814401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255814401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255814401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255814401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 8 " "Parameter \"lpm_widthu_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255814401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255814401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255814401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255814401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255814401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255814401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255814401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255814401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255814401 ""}  } { { "rtl/Sdram_Control_2Port/Sdram_WR_FIFO.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_WR_FIFO.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560255814401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_9dq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_9dq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_9dq1 " "Found entity 1: dcfifo_9dq1" {  } { { "db/dcfifo_9dq1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255814452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255814452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_9dq1 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated " "Elaborating entity \"dcfifo_9dq1\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255814454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_gray2bin_ugb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255814481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255814481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_9dq1.tdf" "rdptr_g_gray2bin" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255814483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_t57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_t57 " "Found entity 1: a_graycounter_t57" {  } { { "db/a_graycounter_t57.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_t57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255814547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255814547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_t57 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|a_graycounter_t57:rdptr_g1p " "Elaborating entity \"a_graycounter_t57\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|a_graycounter_t57:rdptr_g1p\"" {  } { { "db/dcfifo_9dq1.tdf" "rdptr_g1p" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255814549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ojc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ojc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ojc " "Found entity 1: a_graycounter_ojc" {  } { { "db/a_graycounter_ojc.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_ojc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255814605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255814605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ojc Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|a_graycounter_ojc:wrptr_g1p " "Elaborating entity \"a_graycounter_ojc\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|a_graycounter_ojc:wrptr_g1p\"" {  } { { "db/dcfifo_9dq1.tdf" "wrptr_g1p" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255814607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_be51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_be51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_be51 " "Found entity 1: altsyncram_be51" {  } { { "db/altsyncram_be51.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_be51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255814716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255814716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_be51 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|altsyncram_be51:fifo_ram " "Elaborating entity \"altsyncram_be51\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|altsyncram_be51:fifo_ram\"" {  } { { "db/dcfifo_9dq1.tdf" "fifo_ram" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255814719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255814747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255814747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|dffpipe_gd9:rs_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_9dq1.tdf" "rs_brp" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255814750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/alt_synch_pipe_0ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255814791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255814791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_9dq1.tdf" "rs_dgwp" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255814796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255814823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255814823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe13 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe13" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/alt_synch_pipe_0ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255814826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255814855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255814855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|dffpipe_oe9:ws_bwp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|dffpipe_oe9:ws_bwp\"" {  } { { "db/dcfifo_9dq1.tdf" "ws_bwp" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255814858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/alt_synch_pipe_1ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255814893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255814893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_9dq1.tdf" "ws_dgrp" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255814896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255814920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255814920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe17 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe17\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe17" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/alt_synch_pipe_1ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255814923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cmpr_f66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255814979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255814979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_9dq1.tdf" "rdempty_eq_comp" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255814982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_54e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_54e " "Found entity 1: cntr_54e" {  } { { "db/cntr_54e.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cntr_54e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255815038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255815038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_54e Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|cntr_54e:cntr_b " "Elaborating entity \"cntr_54e\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|cntr_54e:cntr_b\"" {  } { { "db/dcfifo_9dq1.tdf" "cntr_b" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255815040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1 " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\"" {  } { { "rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" "read_fifo1" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255815054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "rtl/Sdram_Control_2Port/Sdram_RD_FIFO.v" "dcfifo_mixed_widths_component" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_RD_FIFO.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255815321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "rtl/Sdram_Control_2Port/Sdram_RD_FIFO.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_RD_FIFO.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255815326 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255815326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255815326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255815326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255815326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255815326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255815326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255815326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 10 " "Parameter \"lpm_widthu_r\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255815326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 8 " "Parameter \"lpm_width_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255815326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255815326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255815326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255815326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255815326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255815326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255815326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255815326 ""}  } { { "rtl/Sdram_Control_2Port/Sdram_RD_FIFO.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_RD_FIFO.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560255815326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ieq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ieq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ieq1 " "Found entity 1: dcfifo_ieq1" {  } { { "db/dcfifo_ieq1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_ieq1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255815376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255815376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ieq1 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated " "Elaborating entity \"dcfifo_ieq1\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255815376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_gray2bin_6ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255815405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255815405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_ieq1.tdf" "rdptr_g_gray2bin" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_ieq1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255815407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_477.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_477.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_477 " "Found entity 1: a_graycounter_477" {  } { { "db/a_graycounter_477.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_477.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255815481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255815481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_477 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|a_graycounter_477:rdptr_g1p " "Elaborating entity \"a_graycounter_477\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|a_graycounter_477:rdptr_g1p\"" {  } { { "db/dcfifo_ieq1.tdf" "rdptr_g1p" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_ieq1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255815484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_1lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255815540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255815540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_ieq1.tdf" "wrptr_g1p" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_ieq1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255815542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kf51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kf51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kf51 " "Found entity 1: altsyncram_kf51" {  } { { "db/altsyncram_kf51.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_kf51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255815599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255815599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kf51 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|altsyncram_kf51:fifo_ram " "Elaborating entity \"altsyncram_kf51\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|altsyncram_kf51:fifo_ram\"" {  } { { "db/dcfifo_ieq1.tdf" "fifo_ram" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_ieq1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255815601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255815631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255815631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_ieq1.tdf" "rs_brp" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_ieq1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255815634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/alt_synch_pipe_8pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255815667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255815667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_ieq1.tdf" "rs_dgwp" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_ieq1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255815670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255815695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255815695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_qe9:dffpipe13 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_qe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe13" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/alt_synch_pipe_8pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255815699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/alt_synch_pipe_9pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255815738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255815738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_ieq1.tdf" "ws_dgrp" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_ieq1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255815742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255815766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255815766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_re9:dffpipe16 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_re9:dffpipe16\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe16" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/alt_synch_pipe_9pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255815770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n76 " "Found entity 1: cmpr_n76" {  } { { "db/cmpr_n76.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cmpr_n76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255815825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255815825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n76 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|cmpr_n76:rdempty_eq_comp " "Elaborating entity \"cmpr_n76\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|cmpr_n76:rdempty_eq_comp\"" {  } { { "db/dcfifo_ieq1.tdf" "rdempty_eq_comp" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_ieq1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255815827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_counter_scan key_counter_scan:u_key_counter_scan " "Elaborating entity \"key_counter_scan\" for hierarchy \"key_counter_scan:u_key_counter_scan\"" {  } { { "FAMS.v" "u_key_counter_scan" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255816159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Threshold_Adj Threshold_Adj:u_Threshold_Adj " "Elaborating entity \"Threshold_Adj\" for hierarchy \"Threshold_Adj:u_Threshold_Adj\"" {  } { { "FAMS.v" "u_Threshold_Adj" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255816168 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 Threshold_Adj.v(18) " "Verilog HDL assignment warning at Threshold_Adj.v(18): truncated value with size 8 to match size of target (4)" {  } { { "rtl/key/Threshold_Adj.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key/Threshold_Adj.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255816168 "|FAMS|Threshold_Adj:u_Threshold_Adj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 Threshold_Adj.v(22) " "Verilog HDL assignment warning at Threshold_Adj.v(22): truncated value with size 8 to match size of target (4)" {  } { { "rtl/key/Threshold_Adj.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key/Threshold_Adj.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255816168 "|FAMS|Threshold_Adj:u_Threshold_Adj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 Threshold_Adj.v(23) " "Verilog HDL assignment warning at Threshold_Adj.v(23): truncated value with size 8 to match size of target (4)" {  } { { "rtl/key/Threshold_Adj.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key/Threshold_Adj.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255816168 "|FAMS|Threshold_Adj:u_Threshold_Adj"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Threshold_Adj.v(21) " "Verilog HDL Case Statement information at Threshold_Adj.v(21): all case item expressions in this case statement are onehot" {  } { { "rtl/key/Threshold_Adj.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key/Threshold_Adj.v" 21 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1560255816168 "|FAMS|Threshold_Adj:u_Threshold_Adj"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Image_Handler Image_Handler:u_Image_Handler " "Elaborating entity \"Image_Handler\" for hierarchy \"Image_Handler:u_Image_Handler\"" {  } { { "FAMS.v" "u_Image_Handler" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255816176 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "post_img_Bit Image_Handler.v(20) " "Verilog HDL or VHDL warning at Image_Handler.v(20): object \"post_img_Bit\" assigned a value but never read" {  } { { "rtl/Video_Image_Processor_2/Image_Handler.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Image_Handler.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560255816176 "|FAMS|Image_Handler:u_Image_Handler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Image_Handler.v(26) " "Verilog HDL assignment warning at Image_Handler.v(26): truncated value with size 32 to match size of target (8)" {  } { { "rtl/Video_Image_Processor_2/Image_Handler.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Image_Handler.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255816176 "|FAMS|Image_Handler:u_Image_Handler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIP_Bit_Erosion_Detector Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector " "Elaborating entity \"VIP_Bit_Erosion_Detector\" for hierarchy \"Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\"" {  } { { "rtl/Video_Image_Processor_2/Image_Handler.v" "u_VIP_Erosion__Detector" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Image_Handler.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255816182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIP_Matrix_Generate_3X3_1Bit Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit " "Elaborating entity \"VIP_Matrix_Generate_3X3_1Bit\" for hierarchy \"Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\"" {  } { { "rtl/Video_Image_Processor_2/VIP_Bit_Erosion_Detector.v" "u_VIP_Matrix_Generate_3X3_1Bit" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Bit_Erosion_Detector.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255816188 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "matrix_frame_vsync VIP_Matrix_Generate_3X3_1Bit.v(111) " "Verilog HDL or VHDL warning at VIP_Matrix_Generate_3X3_1Bit.v(111): object \"matrix_frame_vsync\" assigned a value but never read" {  } { { "rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560255816189 "|FAMS|Image_Handler:u_Image_Handler|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "per_frame_vsync_r VIP_Matrix_Generate_3X3_1Bit.v(98) " "Verilog HDL warning at VIP_Matrix_Generate_3X3_1Bit.v(98): object per_frame_vsync_r used but never assigned" {  } { { "rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" 98 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1560255816189 "|FAMS|Image_Handler:u_Image_Handler|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Shift_RAM_1Bit Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit " "Elaborating entity \"Line_Shift_RAM_1Bit\" for hierarchy \"Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\"" {  } { { "rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" "u_Line_Shift_RAM_1Bit" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255816195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v" "ALTSHIFT_TAPS_component" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255816285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255816289 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 1010000000 " "Parameter \"tap_distance\" = \"1010000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816289 ""}  } { { "rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560255816289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_0rv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_0rv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_0rv " "Found entity 1: shift_taps_0rv" {  } { { "db/shift_taps_0rv.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/shift_taps_0rv.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255816342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255816342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_0rv Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_0rv:auto_generated " "Elaborating entity \"shift_taps_0rv\" for hierarchy \"Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_0rv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255816344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fga1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fga1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fga1 " "Found entity 1: altsyncram_fga1" {  } { { "db/altsyncram_fga1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_fga1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255816400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255816400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fga1 Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_0rv:auto_generated\|altsyncram_fga1:altsyncram2 " "Elaborating entity \"altsyncram_fga1\" for hierarchy \"Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_0rv:auto_generated\|altsyncram_fga1:altsyncram2\"" {  } { { "db/shift_taps_0rv.tdf" "altsyncram2" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/shift_taps_0rv.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255816403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIP_Bit_Dilation_Detector Image_Handler:u_Image_Handler\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector " "Elaborating entity \"VIP_Bit_Dilation_Detector\" for hierarchy \"Image_Handler:u_Image_Handler\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\"" {  } { { "rtl/Video_Image_Processor_2/Image_Handler.v" "u_VIP_Bit_Dilation_Detector" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Image_Handler.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255816426 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "post_frame_vsync VIP_Bit_Dilation_Detector.v(143) " "Verilog HDL or VHDL warning at VIP_Bit_Dilation_Detector.v(143): object \"post_frame_vsync\" assigned a value but never read" {  } { { "rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560255816426 "|FAMS|Image_Handler:u_Image_Handler|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "matrix_frame_vsync VIP_Bit_Dilation_Detector.v(56) " "Verilog HDL warning at VIP_Bit_Dilation_Detector.v(56): object matrix_frame_vsync used but never assigned" {  } { { "rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v" 56 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1560255816426 "|FAMS|Image_Handler:u_Image_Handler|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Body_temp_Process Body_temp_Process:Body_temp_Process " "Elaborating entity \"Body_temp_Process\" for hierarchy \"Body_temp_Process:Body_temp_Process\"" {  } { { "FAMS.v" "Body_temp_Process" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255816534 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Body_temp_Process.v(14) " "Verilog HDL assignment warning at Body_temp_Process.v(14): truncated value with size 32 to match size of target (8)" {  } { { "rtl/Body_temp_Process/Body_temp_Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Body_temp_Process/Body_temp_Process.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255816535 "|FAMS|Body_temp_Process:Body_temp_Process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Body_temp_Process.v(17) " "Verilog HDL assignment warning at Body_temp_Process.v(17): truncated value with size 32 to match size of target (8)" {  } { { "rtl/Body_temp_Process/Body_temp_Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Body_temp_Process/Body_temp_Process.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255816535 "|FAMS|Body_temp_Process:Body_temp_Process"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bintobcd Body_temp_Process:Body_temp_Process\|bintobcd:bintobcd_1 " "Elaborating entity \"bintobcd\" for hierarchy \"Body_temp_Process:Body_temp_Process\|bintobcd:bintobcd_1\"" {  } { { "rtl/Body_temp_Process/Body_temp_Process.v" "bintobcd_1" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Body_temp_Process/Body_temp_Process.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255816542 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bintobcd.v(32) " "Verilog HDL assignment warning at bintobcd.v(32): truncated value with size 32 to match size of target (4)" {  } { { "rtl/bintobcd/bintobcd.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/bintobcd/bintobcd.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255816543 "|FAMS|Body_temp_Process:Body_temp_Process|bintobcd:bintobcd_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bintobcd.v(29) " "Verilog HDL assignment warning at bintobcd.v(29): truncated value with size 32 to match size of target (4)" {  } { { "rtl/bintobcd/bintobcd.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/bintobcd/bintobcd.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255816543 "|FAMS|Body_temp_Process:Body_temp_Process|bintobcd:bintobcd_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bintobcd.v(26) " "Verilog HDL assignment warning at bintobcd.v(26): truncated value with size 32 to match size of target (4)" {  } { { "rtl/bintobcd/bintobcd.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/bintobcd/bintobcd.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255816544 "|FAMS|Body_temp_Process:Body_temp_Process|bintobcd:bintobcd_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bintobcd.v(23) " "Verilog HDL assignment warning at bintobcd.v(23): truncated value with size 32 to match size of target (4)" {  } { { "rtl/bintobcd/bintobcd.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/bintobcd/bintobcd.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255816545 "|FAMS|Body_temp_Process:Body_temp_Process|bintobcd:bintobcd_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_rx\"" {  } { { "FAMS.v" "uart_rx" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255816557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Process Process:Process " "Elaborating entity \"Process\" for hierarchy \"Process:Process\"" {  } { { "FAMS.v" "Process" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255816566 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Process.v(51) " "Verilog HDL assignment warning at Process.v(51): truncated value with size 4 to match size of target (3)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255816567 "|FAMS|Process:Process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Process.v(117) " "Verilog HDL assignment warning at Process.v(117): truncated value with size 32 to match size of target (12)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255816567 "|FAMS|Process:Process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Process.v(123) " "Verilog HDL assignment warning at Process.v(123): truncated value with size 32 to match size of target (1)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255816567 "|FAMS|Process:Process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 Process.v(187) " "Verilog HDL assignment warning at Process.v(187): truncated value with size 7 to match size of target (5)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255816568 "|FAMS|Process:Process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Process.v(213) " "Verilog HDL assignment warning at Process.v(213): truncated value with size 32 to match size of target (10)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255816568 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[0\] Process.v(163) " "Inferred latch for \"data_out_reg\[0\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255816570 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[1\] Process.v(163) " "Inferred latch for \"data_out_reg\[1\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255816570 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[2\] Process.v(163) " "Inferred latch for \"data_out_reg\[2\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255816570 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[3\] Process.v(163) " "Inferred latch for \"data_out_reg\[3\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255816570 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[4\] Process.v(163) " "Inferred latch for \"data_out_reg\[4\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255816570 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[5\] Process.v(163) " "Inferred latch for \"data_out_reg\[5\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255816570 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[6\] Process.v(163) " "Inferred latch for \"data_out_reg\[6\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255816570 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[7\] Process.v(163) " "Inferred latch for \"data_out_reg\[7\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255816570 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[8\] Process.v(163) " "Inferred latch for \"data_out_reg\[8\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255816570 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[9\] Process.v(163) " "Inferred latch for \"data_out_reg\[9\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255816570 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[10\] Process.v(163) " "Inferred latch for \"data_out_reg\[10\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255816570 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[11\] Process.v(163) " "Inferred latch for \"data_out_reg\[11\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255816570 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[12\] Process.v(163) " "Inferred latch for \"data_out_reg\[12\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255816570 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[13\] Process.v(163) " "Inferred latch for \"data_out_reg\[13\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255816570 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[14\] Process.v(163) " "Inferred latch for \"data_out_reg\[14\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255816570 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[15\] Process.v(163) " "Inferred latch for \"data_out_reg\[15\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255816570 "|FAMS|Process:Process"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_inst " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_inst\"" {  } { { "FAMS.v" "RAM_inst" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255816587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:RAM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\"" {  } { { "rtl/GY_MCU90640/RAM.v" "altsyncram_component" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/RAM.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255816670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:RAM_inst\|altsyncram:altsyncram_component\"" {  } { { "rtl/GY_MCU90640/RAM.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/RAM.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255816681 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:RAM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 768 " "Parameter \"numwords_a\" = \"768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 768 " "Parameter \"numwords_b\" = \"768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816681 ""}  } { { "rtl/GY_MCU90640/RAM.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/RAM.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560255816681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v8n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v8n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v8n1 " "Found entity 1: altsyncram_v8n1" {  } { { "db/altsyncram_v8n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_v8n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255816746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255816746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v8n1 RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_v8n1:auto_generated " "Elaborating entity \"altsyncram_v8n1\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_v8n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255816747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_chinese ROM_chinese:ROM_chinese_inst " "Elaborating entity \"ROM_chinese\" for hierarchy \"ROM_chinese:ROM_chinese_inst\"" {  } { { "FAMS.v" "ROM_chinese_inst" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255816777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_chinese:ROM_chinese_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_chinese:ROM_chinese_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM/ROM_chinese.v" "altsyncram_component" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_chinese.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255816810 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_chinese:ROM_chinese_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_chinese:ROM_chinese_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM/ROM_chinese.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_chinese.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255816820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_chinese:ROM_chinese_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_chinese:ROM_chinese_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/zhongwen.mif " "Parameter \"init_file\" = \"./mif/zhongwen.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 11776 " "Parameter \"numwords_a\" = \"11776\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255816820 ""}  } { { "ROM/ROM_chinese.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_chinese.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560255816820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_soa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_soa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_soa1 " "Found entity 1: altsyncram_soa1" {  } { { "db/altsyncram_soa1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_soa1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255816880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255816880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_soa1 ROM_chinese:ROM_chinese_inst\|altsyncram:altsyncram_component\|altsyncram_soa1:auto_generated " "Elaborating entity \"altsyncram_soa1\" for hierarchy \"ROM_chinese:ROM_chinese_inst\|altsyncram:altsyncram_component\|altsyncram_soa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255816882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/decode_c8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255816976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255816976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a ROM_chinese:ROM_chinese_inst\|altsyncram:altsyncram_component\|altsyncram_soa1:auto_generated\|decode_c8a:rden_decode " "Elaborating entity \"decode_c8a\" for hierarchy \"ROM_chinese:ROM_chinese_inst\|altsyncram:altsyncram_component\|altsyncram_soa1:auto_generated\|decode_c8a:rden_decode\"" {  } { { "db/altsyncram_soa1.tdf" "rden_decode" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_soa1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255816979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_smb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_smb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_smb " "Found entity 1: mux_smb" {  } { { "db/mux_smb.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/mux_smb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255817040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_smb ROM_chinese:ROM_chinese_inst\|altsyncram:altsyncram_component\|altsyncram_soa1:auto_generated\|mux_smb:mux2 " "Elaborating entity \"mux_smb\" for hierarchy \"ROM_chinese:ROM_chinese_inst\|altsyncram:altsyncram_component\|altsyncram_soa1:auto_generated\|mux_smb:mux2\"" {  } { { "db/altsyncram_soa1.tdf" "mux2" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_soa1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255817043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_dp ROM_dp:ROM_dp_inst " "Elaborating entity \"ROM_dp\" for hierarchy \"ROM_dp:ROM_dp_inst\"" {  } { { "FAMS.v" "ROM_dp_inst" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255817061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_temp_unit ROM_temp_unit:ROM_unit " "Elaborating entity \"ROM_temp_unit\" for hierarchy \"ROM_temp_unit:ROM_unit\"" {  } { { "FAMS.v" "ROM_unit" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255817075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_temp_unit:ROM_unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_temp_unit:ROM_unit\|altsyncram:altsyncram_component\"" {  } { { "ROM/ROM_temp_unit.v" "altsyncram_component" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_temp_unit.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255817095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_temp_unit:ROM_unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_temp_unit:ROM_unit\|altsyncram:altsyncram_component\"" {  } { { "ROM/ROM_temp_unit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_temp_unit.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255817105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_temp_unit:ROM_unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_temp_unit:ROM_unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/temp_unit.mif " "Parameter \"init_file\" = \"./mif/temp_unit.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817105 ""}  } { { "ROM/ROM_temp_unit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_temp_unit.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560255817105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bna1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bna1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bna1 " "Found entity 1: altsyncram_bna1" {  } { { "db/altsyncram_bna1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_bna1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255817166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bna1 ROM_temp_unit:ROM_unit\|altsyncram:altsyncram_component\|altsyncram_bna1:auto_generated " "Elaborating entity \"altsyncram_bna1\" for hierarchy \"ROM_temp_unit:ROM_unit\|altsyncram:altsyncram_component\|altsyncram_bna1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255817168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_ppm ROM_ppm:ROM_ppm_inst " "Elaborating entity \"ROM_ppm\" for hierarchy \"ROM_ppm:ROM_ppm_inst\"" {  } { { "FAMS.v" "ROM_ppm_inst" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255817205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_ppm:ROM_ppm_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_ppm:ROM_ppm_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM/ROM_ppm.v" "altsyncram_component" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_ppm.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255817232 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_ppm:ROM_ppm_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_ppm:ROM_ppm_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM/ROM_ppm.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_ppm.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255817242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_ppm:ROM_ppm_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_ppm:ROM_ppm_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/ppm.mif " "Parameter \"init_file\" = \"./mif/ppm.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3264 " "Parameter \"numwords_a\" = \"3264\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817242 ""}  } { { "ROM/ROM_ppm.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_ppm.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560255817242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_06a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_06a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_06a1 " "Found entity 1: altsyncram_06a1" {  } { { "db/altsyncram_06a1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_06a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255817302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_06a1 ROM_ppm:ROM_ppm_inst\|altsyncram:altsyncram_component\|altsyncram_06a1:auto_generated " "Elaborating entity \"altsyncram_06a1\" for hierarchy \"ROM_ppm:ROM_ppm_inst\|altsyncram:altsyncram_component\|altsyncram_06a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255817304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_rh ROM_rh:ROM_rh_inst " "Elaborating entity \"ROM_rh\" for hierarchy \"ROM_rh:ROM_rh_inst\"" {  } { { "FAMS.v" "ROM_rh_inst" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255817352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_rh:ROM_rh_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_rh:ROM_rh_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM/ROM_rh.v" "altsyncram_component" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_rh.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255817368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_rh:ROM_rh_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_rh:ROM_rh_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM/ROM_rh.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_rh.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255817379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_rh:ROM_rh_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_rh:ROM_rh_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/rh.mif " "Parameter \"init_file\" = \"./mif/rh.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817379 ""}  } { { "ROM/ROM_rh.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_rh.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560255817379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gv91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gv91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gv91 " "Found entity 1: altsyncram_gv91" {  } { { "db/altsyncram_gv91.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_gv91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255817439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gv91 ROM_rh:ROM_rh_inst\|altsyncram:altsyncram_component\|altsyncram_gv91:auto_generated " "Elaborating entity \"altsyncram_gv91\" for hierarchy \"ROM_rh:ROM_rh_inst\|altsyncram:altsyncram_component\|altsyncram_gv91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255817441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Driver LCD_Driver:LCD_Driver " "Elaborating entity \"LCD_Driver\" for hierarchy \"LCD_Driver:LCD_Driver\"" {  } { { "FAMS.v" "LCD_Driver" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255817502 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(532) " "Verilog HDL assignment warning at LCD_Driver.v(532): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817508 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(533) " "Verilog HDL assignment warning at LCD_Driver.v(533): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817508 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(535) " "Verilog HDL assignment warning at LCD_Driver.v(535): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817508 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(536) " "Verilog HDL assignment warning at LCD_Driver.v(536): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817508 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(538) " "Verilog HDL assignment warning at LCD_Driver.v(538): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817509 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(539) " "Verilog HDL assignment warning at LCD_Driver.v(539): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817509 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(541) " "Verilog HDL assignment warning at LCD_Driver.v(541): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817509 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(542) " "Verilog HDL assignment warning at LCD_Driver.v(542): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817509 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(544) " "Verilog HDL assignment warning at LCD_Driver.v(544): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817509 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(545) " "Verilog HDL assignment warning at LCD_Driver.v(545): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817509 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(547) " "Verilog HDL assignment warning at LCD_Driver.v(547): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817509 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(548) " "Verilog HDL assignment warning at LCD_Driver.v(548): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817510 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(550) " "Verilog HDL assignment warning at LCD_Driver.v(550): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817510 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(551) " "Verilog HDL assignment warning at LCD_Driver.v(551): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817510 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(553) " "Verilog HDL assignment warning at LCD_Driver.v(553): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817510 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(554) " "Verilog HDL assignment warning at LCD_Driver.v(554): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817510 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(556) " "Verilog HDL assignment warning at LCD_Driver.v(556): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817510 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(557) " "Verilog HDL assignment warning at LCD_Driver.v(557): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817510 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(560) " "Verilog HDL assignment warning at LCD_Driver.v(560): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817511 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(561) " "Verilog HDL assignment warning at LCD_Driver.v(561): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817511 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(563) " "Verilog HDL assignment warning at LCD_Driver.v(563): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817511 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(564) " "Verilog HDL assignment warning at LCD_Driver.v(564): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817511 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(566) " "Verilog HDL assignment warning at LCD_Driver.v(566): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817511 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(567) " "Verilog HDL assignment warning at LCD_Driver.v(567): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817511 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(569) " "Verilog HDL assignment warning at LCD_Driver.v(569): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817511 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(570) " "Verilog HDL assignment warning at LCD_Driver.v(570): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817512 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(572) " "Verilog HDL assignment warning at LCD_Driver.v(572): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817512 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(573) " "Verilog HDL assignment warning at LCD_Driver.v(573): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817512 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(575) " "Verilog HDL assignment warning at LCD_Driver.v(575): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817512 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(576) " "Verilog HDL assignment warning at LCD_Driver.v(576): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817512 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(578) " "Verilog HDL assignment warning at LCD_Driver.v(578): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817512 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(579) " "Verilog HDL assignment warning at LCD_Driver.v(579): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817512 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(581) " "Verilog HDL assignment warning at LCD_Driver.v(581): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817513 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(582) " "Verilog HDL assignment warning at LCD_Driver.v(582): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817513 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(584) " "Verilog HDL assignment warning at LCD_Driver.v(584): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817513 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(585) " "Verilog HDL assignment warning at LCD_Driver.v(585): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817513 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(587) " "Verilog HDL assignment warning at LCD_Driver.v(587): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817513 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(588) " "Verilog HDL assignment warning at LCD_Driver.v(588): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817513 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(590) " "Verilog HDL assignment warning at LCD_Driver.v(590): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817513 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(591) " "Verilog HDL assignment warning at LCD_Driver.v(591): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817514 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(593) " "Verilog HDL assignment warning at LCD_Driver.v(593): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817514 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(594) " "Verilog HDL assignment warning at LCD_Driver.v(594): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817514 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(596) " "Verilog HDL assignment warning at LCD_Driver.v(596): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817514 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(597) " "Verilog HDL assignment warning at LCD_Driver.v(597): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817514 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(599) " "Verilog HDL assignment warning at LCD_Driver.v(599): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817514 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(600) " "Verilog HDL assignment warning at LCD_Driver.v(600): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817514 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(602) " "Verilog HDL assignment warning at LCD_Driver.v(602): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817515 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(603) " "Verilog HDL assignment warning at LCD_Driver.v(603): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817515 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(605) " "Verilog HDL assignment warning at LCD_Driver.v(605): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817515 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(606) " "Verilog HDL assignment warning at LCD_Driver.v(606): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817515 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(608) " "Verilog HDL assignment warning at LCD_Driver.v(608): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817515 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(609) " "Verilog HDL assignment warning at LCD_Driver.v(609): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817515 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(611) " "Verilog HDL assignment warning at LCD_Driver.v(611): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817515 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(612) " "Verilog HDL assignment warning at LCD_Driver.v(612): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817516 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(614) " "Verilog HDL assignment warning at LCD_Driver.v(614): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817516 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(615) " "Verilog HDL assignment warning at LCD_Driver.v(615): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817516 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(617) " "Verilog HDL assignment warning at LCD_Driver.v(617): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817516 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(618) " "Verilog HDL assignment warning at LCD_Driver.v(618): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817516 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(620) " "Verilog HDL assignment warning at LCD_Driver.v(620): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817516 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(621) " "Verilog HDL assignment warning at LCD_Driver.v(621): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817516 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(623) " "Verilog HDL assignment warning at LCD_Driver.v(623): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817517 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(624) " "Verilog HDL assignment warning at LCD_Driver.v(624): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817517 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(626) " "Verilog HDL assignment warning at LCD_Driver.v(626): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817517 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(627) " "Verilog HDL assignment warning at LCD_Driver.v(627): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817517 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(629) " "Verilog HDL assignment warning at LCD_Driver.v(629): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817517 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(630) " "Verilog HDL assignment warning at LCD_Driver.v(630): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817517 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(632) " "Verilog HDL assignment warning at LCD_Driver.v(632): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817517 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(633) " "Verilog HDL assignment warning at LCD_Driver.v(633): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817517 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(635) " "Verilog HDL assignment warning at LCD_Driver.v(635): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817518 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(636) " "Verilog HDL assignment warning at LCD_Driver.v(636): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817518 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(638) " "Verilog HDL assignment warning at LCD_Driver.v(638): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817518 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(639) " "Verilog HDL assignment warning at LCD_Driver.v(639): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817518 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(641) " "Verilog HDL assignment warning at LCD_Driver.v(641): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817518 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(642) " "Verilog HDL assignment warning at LCD_Driver.v(642): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817518 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(644) " "Verilog HDL assignment warning at LCD_Driver.v(644): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817518 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(645) " "Verilog HDL assignment warning at LCD_Driver.v(645): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817519 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensor sensor:sensor " "Elaborating entity \"sensor\" for hierarchy \"sensor:sensor\"" {  } { { "FAMS.v" "sensor" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255817549 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sensor.v(68) " "Verilog HDL assignment warning at sensor.v(68): truncated value with size 32 to match size of target (8)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817552 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sensor.v(137) " "Verilog HDL assignment warning at sensor.v(137): truncated value with size 32 to match size of target (10)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817553 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sensor.v(171) " "Verilog HDL assignment warning at sensor.v(171): truncated value with size 32 to match size of target (10)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817553 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sensor.v(208) " "Verilog HDL assignment warning at sensor.v(208): truncated value with size 32 to match size of target (10)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817554 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sensor.v(247) " "Verilog HDL assignment warning at sensor.v(247): truncated value with size 32 to match size of target (10)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817554 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sensor.v(291) " "Verilog HDL assignment warning at sensor.v(291): truncated value with size 32 to match size of target (7)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817555 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sensor.v(315) " "Verilog HDL assignment warning at sensor.v(315): truncated value with size 32 to match size of target (10)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817555 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sensor.v(346) " "Verilog HDL assignment warning at sensor.v(346): truncated value with size 32 to match size of target (10)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817555 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sensor.v(386) " "Verilog HDL assignment warning at sensor.v(386): truncated value with size 32 to match size of target (10)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817556 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sensor.v(426) " "Verilog HDL assignment warning at sensor.v(426): truncated value with size 32 to match size of target (10)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817556 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sensor.v(464) " "Verilog HDL assignment warning at sensor.v(464): truncated value with size 32 to match size of target (10)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817557 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sensor.v(502) " "Verilog HDL assignment warning at sensor.v(502): truncated value with size 32 to match size of target (10)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817558 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sensor.v(540) " "Verilog HDL assignment warning at sensor.v(540): truncated value with size 32 to match size of target (10)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817558 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sensor.v(584) " "Verilog HDL assignment warning at sensor.v(584): truncated value with size 32 to match size of target (7)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817560 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "key_data sensor.v(596) " "Verilog HDL Always Construct warning at sensor.v(596): inferring latch(es) for variable \"key_data\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560255817573 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memory_w sensor.v(596) " "Verilog HDL Always Construct warning at sensor.v(596): inferring latch(es) for variable \"memory_w\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560255817573 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memory_r sensor.v(596) " "Verilog HDL Always Construct warning at sensor.v(596): inferring latch(es) for variable \"memory_r\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560255817573 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "slave_high sensor.v(596) " "Verilog HDL Always Construct warning at sensor.v(596): inferring latch(es) for variable \"slave_high\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560255817574 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "word_data sensor.v(596) " "Verilog HDL Always Construct warning at sensor.v(596): inferring latch(es) for variable \"word_data\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560255817574 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "slave_low sensor.v(596) " "Verilog HDL Always Construct warning at sensor.v(596): inferring latch(es) for variable \"slave_low\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560255817574 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_low\[0\] sensor.v(596) " "Inferred latch for \"slave_low\[0\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817593 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_low\[1\] sensor.v(596) " "Inferred latch for \"slave_low\[1\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817593 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_low\[2\] sensor.v(596) " "Inferred latch for \"slave_low\[2\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817593 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_low\[3\] sensor.v(596) " "Inferred latch for \"slave_low\[3\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817593 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_low\[4\] sensor.v(596) " "Inferred latch for \"slave_low\[4\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817594 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_low\[5\] sensor.v(596) " "Inferred latch for \"slave_low\[5\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817594 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_low\[6\] sensor.v(596) " "Inferred latch for \"slave_low\[6\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817594 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_low\[7\] sensor.v(596) " "Inferred latch for \"slave_low\[7\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817594 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[0\] sensor.v(596) " "Inferred latch for \"word_data\[0\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817594 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[1\] sensor.v(596) " "Inferred latch for \"word_data\[1\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817594 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[2\] sensor.v(596) " "Inferred latch for \"word_data\[2\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817594 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[3\] sensor.v(596) " "Inferred latch for \"word_data\[3\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817594 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[4\] sensor.v(596) " "Inferred latch for \"word_data\[4\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817594 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[5\] sensor.v(596) " "Inferred latch for \"word_data\[5\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817594 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[6\] sensor.v(596) " "Inferred latch for \"word_data\[6\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817594 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[7\] sensor.v(596) " "Inferred latch for \"word_data\[7\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817594 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_high\[0\] sensor.v(596) " "Inferred latch for \"slave_high\[0\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817595 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_high\[1\] sensor.v(596) " "Inferred latch for \"slave_high\[1\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817595 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_high\[2\] sensor.v(596) " "Inferred latch for \"slave_high\[2\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817595 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_high\[3\] sensor.v(596) " "Inferred latch for \"slave_high\[3\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817595 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_high\[4\] sensor.v(596) " "Inferred latch for \"slave_high\[4\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817595 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_high\[5\] sensor.v(596) " "Inferred latch for \"slave_high\[5\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817595 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_high\[6\] sensor.v(596) " "Inferred latch for \"slave_high\[6\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817595 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_high\[7\] sensor.v(596) " "Inferred latch for \"slave_high\[7\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817595 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_r\[0\] sensor.v(596) " "Inferred latch for \"memory_r\[0\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817595 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_r\[1\] sensor.v(596) " "Inferred latch for \"memory_r\[1\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817596 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_r\[2\] sensor.v(596) " "Inferred latch for \"memory_r\[2\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817596 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_r\[3\] sensor.v(596) " "Inferred latch for \"memory_r\[3\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817596 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_r\[4\] sensor.v(596) " "Inferred latch for \"memory_r\[4\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817596 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_r\[5\] sensor.v(596) " "Inferred latch for \"memory_r\[5\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817596 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_r\[6\] sensor.v(596) " "Inferred latch for \"memory_r\[6\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817596 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_r\[7\] sensor.v(596) " "Inferred latch for \"memory_r\[7\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817596 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_w\[0\] sensor.v(596) " "Inferred latch for \"memory_w\[0\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817596 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_w\[1\] sensor.v(596) " "Inferred latch for \"memory_w\[1\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817596 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_w\[2\] sensor.v(596) " "Inferred latch for \"memory_w\[2\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817596 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_w\[3\] sensor.v(596) " "Inferred latch for \"memory_w\[3\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817596 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_w\[4\] sensor.v(596) " "Inferred latch for \"memory_w\[4\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817596 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_w\[5\] sensor.v(596) " "Inferred latch for \"memory_w\[5\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817596 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_w\[6\] sensor.v(596) " "Inferred latch for \"memory_w\[6\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817596 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_w\[7\] sensor.v(596) " "Inferred latch for \"memory_w\[7\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817596 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_data.11 sensor.v(596) " "Inferred latch for \"key_data.11\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817596 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_data.10 sensor.v(596) " "Inferred latch for \"key_data.10\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817596 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_data.01 sensor.v(596) " "Inferred latch for \"key_data.01\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817596 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] sensor.v(52) " "Inferred latch for \"dout\[0\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817609 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] sensor.v(52) " "Inferred latch for \"dout\[1\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817609 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] sensor.v(52) " "Inferred latch for \"dout\[2\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817609 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] sensor.v(52) " "Inferred latch for \"dout\[3\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817609 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] sensor.v(52) " "Inferred latch for \"dout\[4\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817609 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] sensor.v(52) " "Inferred latch for \"dout\[5\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817609 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] sensor.v(52) " "Inferred latch for \"dout\[6\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817609 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[7\] sensor.v(52) " "Inferred latch for \"dout\[7\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817609 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[8\] sensor.v(52) " "Inferred latch for \"dout\[8\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817609 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[9\] sensor.v(52) " "Inferred latch for \"dout\[9\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817610 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[10\] sensor.v(52) " "Inferred latch for \"dout\[10\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817610 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[11\] sensor.v(52) " "Inferred latch for \"dout\[11\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817610 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[12\] sensor.v(52) " "Inferred latch for \"dout\[12\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817610 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[13\] sensor.v(52) " "Inferred latch for \"dout\[13\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817610 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[14\] sensor.v(52) " "Inferred latch for \"dout\[14\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817610 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[15\] sensor.v(52) " "Inferred latch for \"dout\[15\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817610 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[16\] sensor.v(52) " "Inferred latch for \"dout\[16\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817610 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[17\] sensor.v(52) " "Inferred latch for \"dout\[17\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817610 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[18\] sensor.v(52) " "Inferred latch for \"dout\[18\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817610 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[19\] sensor.v(52) " "Inferred latch for \"dout\[19\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817610 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[20\] sensor.v(52) " "Inferred latch for \"dout\[20\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817610 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[21\] sensor.v(52) " "Inferred latch for \"dout\[21\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817610 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[22\] sensor.v(52) " "Inferred latch for \"dout\[22\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817610 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[23\] sensor.v(52) " "Inferred latch for \"dout\[23\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817610 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[24\] sensor.v(52) " "Inferred latch for \"dout\[24\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817610 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[25\] sensor.v(52) " "Inferred latch for \"dout\[25\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817610 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[26\] sensor.v(52) " "Inferred latch for \"dout\[26\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817611 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[27\] sensor.v(52) " "Inferred latch for \"dout\[27\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817611 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[28\] sensor.v(52) " "Inferred latch for \"dout\[28\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817611 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[29\] sensor.v(52) " "Inferred latch for \"dout\[29\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817611 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[30\] sensor.v(52) " "Inferred latch for \"dout\[30\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817611 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[31\] sensor.v(52) " "Inferred latch for \"dout\[31\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817611 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[32\] sensor.v(52) " "Inferred latch for \"dout\[32\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817611 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[33\] sensor.v(52) " "Inferred latch for \"dout\[33\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817611 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[34\] sensor.v(52) " "Inferred latch for \"dout\[34\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817611 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[35\] sensor.v(52) " "Inferred latch for \"dout\[35\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817611 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[36\] sensor.v(52) " "Inferred latch for \"dout\[36\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817611 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[37\] sensor.v(52) " "Inferred latch for \"dout\[37\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817611 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[38\] sensor.v(52) " "Inferred latch for \"dout\[38\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817611 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[39\] sensor.v(52) " "Inferred latch for \"dout\[39\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817611 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[40\] sensor.v(52) " "Inferred latch for \"dout\[40\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817611 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[41\] sensor.v(52) " "Inferred latch for \"dout\[41\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817611 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[42\] sensor.v(52) " "Inferred latch for \"dout\[42\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817611 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[43\] sensor.v(52) " "Inferred latch for \"dout\[43\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817611 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[44\] sensor.v(52) " "Inferred latch for \"dout\[44\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817612 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[45\] sensor.v(52) " "Inferred latch for \"dout\[45\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817612 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[46\] sensor.v(52) " "Inferred latch for \"dout\[46\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817612 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[47\] sensor.v(52) " "Inferred latch for \"dout\[47\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817612 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[48\] sensor.v(52) " "Inferred latch for \"dout\[48\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817612 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[49\] sensor.v(52) " "Inferred latch for \"dout\[49\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817612 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[50\] sensor.v(52) " "Inferred latch for \"dout\[50\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817612 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[51\] sensor.v(52) " "Inferred latch for \"dout\[51\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817612 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[52\] sensor.v(52) " "Inferred latch for \"dout\[52\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817612 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[53\] sensor.v(52) " "Inferred latch for \"dout\[53\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817612 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[54\] sensor.v(52) " "Inferred latch for \"dout\[54\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817612 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[55\] sensor.v(52) " "Inferred latch for \"dout\[55\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817613 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[56\] sensor.v(52) " "Inferred latch for \"dout\[56\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817613 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[57\] sensor.v(52) " "Inferred latch for \"dout\[57\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817613 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[58\] sensor.v(52) " "Inferred latch for \"dout\[58\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817613 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[59\] sensor.v(52) " "Inferred latch for \"dout\[59\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817613 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[60\] sensor.v(52) " "Inferred latch for \"dout\[60\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817613 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[61\] sensor.v(52) " "Inferred latch for \"dout\[61\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817613 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[62\] sensor.v(52) " "Inferred latch for \"dout\[62\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817613 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[63\] sensor.v(52) " "Inferred latch for \"dout\[63\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817613 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[64\] sensor.v(52) " "Inferred latch for \"dout\[64\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817613 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[65\] sensor.v(52) " "Inferred latch for \"dout\[65\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817613 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[66\] sensor.v(52) " "Inferred latch for \"dout\[66\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817613 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[67\] sensor.v(52) " "Inferred latch for \"dout\[67\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817613 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[68\] sensor.v(52) " "Inferred latch for \"dout\[68\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817613 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[69\] sensor.v(52) " "Inferred latch for \"dout\[69\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817613 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[70\] sensor.v(52) " "Inferred latch for \"dout\[70\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817613 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[71\] sensor.v(52) " "Inferred latch for \"dout\[71\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817613 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[72\] sensor.v(52) " "Inferred latch for \"dout\[72\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817614 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[73\] sensor.v(52) " "Inferred latch for \"dout\[73\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817614 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[74\] sensor.v(52) " "Inferred latch for \"dout\[74\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817614 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[75\] sensor.v(52) " "Inferred latch for \"dout\[75\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817614 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[76\] sensor.v(52) " "Inferred latch for \"dout\[76\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817614 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[77\] sensor.v(52) " "Inferred latch for \"dout\[77\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817614 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[78\] sensor.v(52) " "Inferred latch for \"dout\[78\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817614 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[79\] sensor.v(52) " "Inferred latch for \"dout\[79\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817614 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[80\] sensor.v(52) " "Inferred latch for \"dout\[80\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817614 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[81\] sensor.v(52) " "Inferred latch for \"dout\[81\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817614 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[82\] sensor.v(52) " "Inferred latch for \"dout\[82\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817614 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[83\] sensor.v(52) " "Inferred latch for \"dout\[83\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817614 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[84\] sensor.v(52) " "Inferred latch for \"dout\[84\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817614 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[85\] sensor.v(52) " "Inferred latch for \"dout\[85\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817614 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[86\] sensor.v(52) " "Inferred latch for \"dout\[86\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817614 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[87\] sensor.v(52) " "Inferred latch for \"dout\[87\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817614 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[88\] sensor.v(52) " "Inferred latch for \"dout\[88\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817614 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[89\] sensor.v(52) " "Inferred latch for \"dout\[89\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817614 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[90\] sensor.v(52) " "Inferred latch for \"dout\[90\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817614 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[91\] sensor.v(52) " "Inferred latch for \"dout\[91\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817614 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[92\] sensor.v(52) " "Inferred latch for \"dout\[92\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817614 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[93\] sensor.v(52) " "Inferred latch for \"dout\[93\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817614 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[94\] sensor.v(52) " "Inferred latch for \"dout\[94\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817614 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[95\] sensor.v(52) " "Inferred latch for \"dout\[95\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817614 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[96\] sensor.v(52) " "Inferred latch for \"dout\[96\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817614 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[97\] sensor.v(52) " "Inferred latch for \"dout\[97\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817614 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[98\] sensor.v(52) " "Inferred latch for \"dout\[98\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817614 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[99\] sensor.v(52) " "Inferred latch for \"dout\[99\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817614 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[100\] sensor.v(52) " "Inferred latch for \"dout\[100\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817614 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[101\] sensor.v(52) " "Inferred latch for \"dout\[101\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817614 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[102\] sensor.v(52) " "Inferred latch for \"dout\[102\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817614 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[103\] sensor.v(52) " "Inferred latch for \"dout\[103\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817615 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[104\] sensor.v(52) " "Inferred latch for \"dout\[104\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817615 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[105\] sensor.v(52) " "Inferred latch for \"dout\[105\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817615 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[106\] sensor.v(52) " "Inferred latch for \"dout\[106\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817615 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[107\] sensor.v(52) " "Inferred latch for \"dout\[107\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817615 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[108\] sensor.v(52) " "Inferred latch for \"dout\[108\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817615 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[109\] sensor.v(52) " "Inferred latch for \"dout\[109\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817615 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[110\] sensor.v(52) " "Inferred latch for \"dout\[110\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817615 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[111\] sensor.v(52) " "Inferred latch for \"dout\[111\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817615 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[112\] sensor.v(52) " "Inferred latch for \"dout\[112\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817615 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[113\] sensor.v(52) " "Inferred latch for \"dout\[113\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817615 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[114\] sensor.v(52) " "Inferred latch for \"dout\[114\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817615 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[115\] sensor.v(52) " "Inferred latch for \"dout\[115\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817615 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[116\] sensor.v(52) " "Inferred latch for \"dout\[116\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817615 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[117\] sensor.v(52) " "Inferred latch for \"dout\[117\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817615 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[118\] sensor.v(52) " "Inferred latch for \"dout\[118\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817615 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[119\] sensor.v(52) " "Inferred latch for \"dout\[119\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817615 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[120\] sensor.v(52) " "Inferred latch for \"dout\[120\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817616 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[121\] sensor.v(52) " "Inferred latch for \"dout\[121\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817616 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[122\] sensor.v(52) " "Inferred latch for \"dout\[122\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817616 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[123\] sensor.v(52) " "Inferred latch for \"dout\[123\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817616 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[124\] sensor.v(52) " "Inferred latch for \"dout\[124\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817616 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[125\] sensor.v(52) " "Inferred latch for \"dout\[125\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817616 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[126\] sensor.v(52) " "Inferred latch for \"dout\[126\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817616 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[127\] sensor.v(52) " "Inferred latch for \"dout\[127\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817616 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[128\] sensor.v(52) " "Inferred latch for \"dout\[128\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817616 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[129\] sensor.v(52) " "Inferred latch for \"dout\[129\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817616 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[130\] sensor.v(52) " "Inferred latch for \"dout\[130\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817616 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[131\] sensor.v(52) " "Inferred latch for \"dout\[131\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817617 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[132\] sensor.v(52) " "Inferred latch for \"dout\[132\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817617 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[133\] sensor.v(52) " "Inferred latch for \"dout\[133\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817617 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[134\] sensor.v(52) " "Inferred latch for \"dout\[134\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817617 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[135\] sensor.v(52) " "Inferred latch for \"dout\[135\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817617 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[136\] sensor.v(52) " "Inferred latch for \"dout\[136\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817617 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[137\] sensor.v(52) " "Inferred latch for \"dout\[137\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817617 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[138\] sensor.v(52) " "Inferred latch for \"dout\[138\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817617 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[139\] sensor.v(52) " "Inferred latch for \"dout\[139\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817617 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[140\] sensor.v(52) " "Inferred latch for \"dout\[140\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817617 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[141\] sensor.v(52) " "Inferred latch for \"dout\[141\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817617 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[142\] sensor.v(52) " "Inferred latch for \"dout\[142\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817617 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[143\] sensor.v(52) " "Inferred latch for \"dout\[143\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817617 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[144\] sensor.v(52) " "Inferred latch for \"dout\[144\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817617 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[145\] sensor.v(52) " "Inferred latch for \"dout\[145\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817617 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[146\] sensor.v(52) " "Inferred latch for \"dout\[146\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817617 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[147\] sensor.v(52) " "Inferred latch for \"dout\[147\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817617 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[148\] sensor.v(52) " "Inferred latch for \"dout\[148\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817618 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[149\] sensor.v(52) " "Inferred latch for \"dout\[149\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817618 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[150\] sensor.v(52) " "Inferred latch for \"dout\[150\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817618 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[151\] sensor.v(52) " "Inferred latch for \"dout\[151\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817618 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[152\] sensor.v(52) " "Inferred latch for \"dout\[152\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817618 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[153\] sensor.v(52) " "Inferred latch for \"dout\[153\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817618 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[154\] sensor.v(52) " "Inferred latch for \"dout\[154\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817618 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[155\] sensor.v(52) " "Inferred latch for \"dout\[155\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817618 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[156\] sensor.v(52) " "Inferred latch for \"dout\[156\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817618 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[157\] sensor.v(52) " "Inferred latch for \"dout\[157\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817618 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[158\] sensor.v(52) " "Inferred latch for \"dout\[158\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817618 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[159\] sensor.v(52) " "Inferred latch for \"dout\[159\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817618 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[160\] sensor.v(52) " "Inferred latch for \"dout\[160\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817618 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[161\] sensor.v(52) " "Inferred latch for \"dout\[161\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817618 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[162\] sensor.v(52) " "Inferred latch for \"dout\[162\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817618 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[163\] sensor.v(52) " "Inferred latch for \"dout\[163\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817618 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[164\] sensor.v(52) " "Inferred latch for \"dout\[164\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817618 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[165\] sensor.v(52) " "Inferred latch for \"dout\[165\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817618 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[166\] sensor.v(52) " "Inferred latch for \"dout\[166\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817619 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[167\] sensor.v(52) " "Inferred latch for \"dout\[167\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817619 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[168\] sensor.v(52) " "Inferred latch for \"dout\[168\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817619 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[169\] sensor.v(52) " "Inferred latch for \"dout\[169\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817619 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[170\] sensor.v(52) " "Inferred latch for \"dout\[170\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817619 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[171\] sensor.v(52) " "Inferred latch for \"dout\[171\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817619 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[172\] sensor.v(52) " "Inferred latch for \"dout\[172\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817619 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[173\] sensor.v(52) " "Inferred latch for \"dout\[173\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817619 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[174\] sensor.v(52) " "Inferred latch for \"dout\[174\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817619 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[175\] sensor.v(52) " "Inferred latch for \"dout\[175\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817619 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[176\] sensor.v(52) " "Inferred latch for \"dout\[176\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817619 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[177\] sensor.v(52) " "Inferred latch for \"dout\[177\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817619 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[178\] sensor.v(52) " "Inferred latch for \"dout\[178\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817619 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[179\] sensor.v(52) " "Inferred latch for \"dout\[179\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817619 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[180\] sensor.v(52) " "Inferred latch for \"dout\[180\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817619 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[181\] sensor.v(52) " "Inferred latch for \"dout\[181\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817619 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[182\] sensor.v(52) " "Inferred latch for \"dout\[182\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817620 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[183\] sensor.v(52) " "Inferred latch for \"dout\[183\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817620 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[184\] sensor.v(52) " "Inferred latch for \"dout\[184\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817620 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[185\] sensor.v(52) " "Inferred latch for \"dout\[185\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817620 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[186\] sensor.v(52) " "Inferred latch for \"dout\[186\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817620 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[187\] sensor.v(52) " "Inferred latch for \"dout\[187\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817620 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[188\] sensor.v(52) " "Inferred latch for \"dout\[188\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817620 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[189\] sensor.v(52) " "Inferred latch for \"dout\[189\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817620 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[190\] sensor.v(52) " "Inferred latch for \"dout\[190\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817620 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[191\] sensor.v(52) " "Inferred latch for \"dout\[191\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817620 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[192\] sensor.v(52) " "Inferred latch for \"dout\[192\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817620 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[193\] sensor.v(52) " "Inferred latch for \"dout\[193\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817620 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[194\] sensor.v(52) " "Inferred latch for \"dout\[194\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817620 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[195\] sensor.v(52) " "Inferred latch for \"dout\[195\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817620 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[196\] sensor.v(52) " "Inferred latch for \"dout\[196\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817620 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[197\] sensor.v(52) " "Inferred latch for \"dout\[197\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817620 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[198\] sensor.v(52) " "Inferred latch for \"dout\[198\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817620 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[199\] sensor.v(52) " "Inferred latch for \"dout\[199\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817621 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[200\] sensor.v(52) " "Inferred latch for \"dout\[200\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817621 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[201\] sensor.v(52) " "Inferred latch for \"dout\[201\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817621 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[202\] sensor.v(52) " "Inferred latch for \"dout\[202\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817621 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[203\] sensor.v(52) " "Inferred latch for \"dout\[203\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817621 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[204\] sensor.v(52) " "Inferred latch for \"dout\[204\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817621 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[205\] sensor.v(52) " "Inferred latch for \"dout\[205\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817621 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[206\] sensor.v(52) " "Inferred latch for \"dout\[206\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817621 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[207\] sensor.v(52) " "Inferred latch for \"dout\[207\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817621 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[208\] sensor.v(52) " "Inferred latch for \"dout\[208\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817621 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[209\] sensor.v(52) " "Inferred latch for \"dout\[209\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817621 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[210\] sensor.v(52) " "Inferred latch for \"dout\[210\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817621 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[211\] sensor.v(52) " "Inferred latch for \"dout\[211\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817621 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[212\] sensor.v(52) " "Inferred latch for \"dout\[212\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817621 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[213\] sensor.v(52) " "Inferred latch for \"dout\[213\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817621 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[214\] sensor.v(52) " "Inferred latch for \"dout\[214\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817621 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[215\] sensor.v(52) " "Inferred latch for \"dout\[215\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817621 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[216\] sensor.v(52) " "Inferred latch for \"dout\[216\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817622 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[217\] sensor.v(52) " "Inferred latch for \"dout\[217\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817622 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[218\] sensor.v(52) " "Inferred latch for \"dout\[218\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817622 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[219\] sensor.v(52) " "Inferred latch for \"dout\[219\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817622 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[220\] sensor.v(52) " "Inferred latch for \"dout\[220\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817622 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[221\] sensor.v(52) " "Inferred latch for \"dout\[221\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817622 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[222\] sensor.v(52) " "Inferred latch for \"dout\[222\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817622 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[223\] sensor.v(52) " "Inferred latch for \"dout\[223\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817622 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[224\] sensor.v(52) " "Inferred latch for \"dout\[224\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817622 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[225\] sensor.v(52) " "Inferred latch for \"dout\[225\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817622 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[226\] sensor.v(52) " "Inferred latch for \"dout\[226\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817622 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[227\] sensor.v(52) " "Inferred latch for \"dout\[227\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817622 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[228\] sensor.v(52) " "Inferred latch for \"dout\[228\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817622 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[229\] sensor.v(52) " "Inferred latch for \"dout\[229\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817622 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[230\] sensor.v(52) " "Inferred latch for \"dout\[230\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817622 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[231\] sensor.v(52) " "Inferred latch for \"dout\[231\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817622 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[232\] sensor.v(52) " "Inferred latch for \"dout\[232\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817622 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[233\] sensor.v(52) " "Inferred latch for \"dout\[233\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817623 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[234\] sensor.v(52) " "Inferred latch for \"dout\[234\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817623 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[235\] sensor.v(52) " "Inferred latch for \"dout\[235\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817623 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[236\] sensor.v(52) " "Inferred latch for \"dout\[236\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817623 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[237\] sensor.v(52) " "Inferred latch for \"dout\[237\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817623 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[238\] sensor.v(52) " "Inferred latch for \"dout\[238\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817623 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[239\] sensor.v(52) " "Inferred latch for \"dout\[239\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817623 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[240\] sensor.v(52) " "Inferred latch for \"dout\[240\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817623 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[241\] sensor.v(52) " "Inferred latch for \"dout\[241\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817623 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[242\] sensor.v(52) " "Inferred latch for \"dout\[242\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817623 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[243\] sensor.v(52) " "Inferred latch for \"dout\[243\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817623 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[244\] sensor.v(52) " "Inferred latch for \"dout\[244\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817623 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[245\] sensor.v(52) " "Inferred latch for \"dout\[245\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817623 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[246\] sensor.v(52) " "Inferred latch for \"dout\[246\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817623 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[247\] sensor.v(52) " "Inferred latch for \"dout\[247\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817623 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[248\] sensor.v(52) " "Inferred latch for \"dout\[248\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817624 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[249\] sensor.v(52) " "Inferred latch for \"dout\[249\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817624 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[250\] sensor.v(52) " "Inferred latch for \"dout\[250\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817624 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[251\] sensor.v(52) " "Inferred latch for \"dout\[251\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817624 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[252\] sensor.v(52) " "Inferred latch for \"dout\[252\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817624 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[253\] sensor.v(52) " "Inferred latch for \"dout\[253\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817624 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[254\] sensor.v(52) " "Inferred latch for \"dout\[254\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817624 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[255\] sensor.v(52) " "Inferred latch for \"dout\[255\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817624 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[256\] sensor.v(52) " "Inferred latch for \"dout\[256\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817624 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[257\] sensor.v(52) " "Inferred latch for \"dout\[257\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817624 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[258\] sensor.v(52) " "Inferred latch for \"dout\[258\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817624 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[259\] sensor.v(52) " "Inferred latch for \"dout\[259\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817624 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[260\] sensor.v(52) " "Inferred latch for \"dout\[260\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817624 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[261\] sensor.v(52) " "Inferred latch for \"dout\[261\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817624 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[262\] sensor.v(52) " "Inferred latch for \"dout\[262\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817624 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[263\] sensor.v(52) " "Inferred latch for \"dout\[263\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817625 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[264\] sensor.v(52) " "Inferred latch for \"dout\[264\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817625 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[265\] sensor.v(52) " "Inferred latch for \"dout\[265\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817625 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[266\] sensor.v(52) " "Inferred latch for \"dout\[266\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817625 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[267\] sensor.v(52) " "Inferred latch for \"dout\[267\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817625 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[268\] sensor.v(52) " "Inferred latch for \"dout\[268\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817625 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[269\] sensor.v(52) " "Inferred latch for \"dout\[269\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817625 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[270\] sensor.v(52) " "Inferred latch for \"dout\[270\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817625 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[271\] sensor.v(52) " "Inferred latch for \"dout\[271\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817625 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[272\] sensor.v(52) " "Inferred latch for \"dout\[272\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817625 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[273\] sensor.v(52) " "Inferred latch for \"dout\[273\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817625 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[274\] sensor.v(52) " "Inferred latch for \"dout\[274\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817625 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[275\] sensor.v(52) " "Inferred latch for \"dout\[275\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817625 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[276\] sensor.v(52) " "Inferred latch for \"dout\[276\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817625 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[277\] sensor.v(52) " "Inferred latch for \"dout\[277\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817625 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[278\] sensor.v(52) " "Inferred latch for \"dout\[278\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817626 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[279\] sensor.v(52) " "Inferred latch for \"dout\[279\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817626 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[280\] sensor.v(52) " "Inferred latch for \"dout\[280\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817626 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[281\] sensor.v(52) " "Inferred latch for \"dout\[281\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817626 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[282\] sensor.v(52) " "Inferred latch for \"dout\[282\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817626 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[283\] sensor.v(52) " "Inferred latch for \"dout\[283\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817626 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[284\] sensor.v(52) " "Inferred latch for \"dout\[284\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817626 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[285\] sensor.v(52) " "Inferred latch for \"dout\[285\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817626 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[286\] sensor.v(52) " "Inferred latch for \"dout\[286\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817626 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[287\] sensor.v(52) " "Inferred latch for \"dout\[287\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817626 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[288\] sensor.v(52) " "Inferred latch for \"dout\[288\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817626 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[289\] sensor.v(52) " "Inferred latch for \"dout\[289\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817626 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[290\] sensor.v(52) " "Inferred latch for \"dout\[290\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817626 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[291\] sensor.v(52) " "Inferred latch for \"dout\[291\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817626 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[292\] sensor.v(52) " "Inferred latch for \"dout\[292\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817626 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[293\] sensor.v(52) " "Inferred latch for \"dout\[293\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817626 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[294\] sensor.v(52) " "Inferred latch for \"dout\[294\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817627 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[295\] sensor.v(52) " "Inferred latch for \"dout\[295\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817627 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[296\] sensor.v(52) " "Inferred latch for \"dout\[296\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817627 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[297\] sensor.v(52) " "Inferred latch for \"dout\[297\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817627 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[298\] sensor.v(52) " "Inferred latch for \"dout\[298\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817627 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[299\] sensor.v(52) " "Inferred latch for \"dout\[299\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817627 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[300\] sensor.v(52) " "Inferred latch for \"dout\[300\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817627 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[301\] sensor.v(52) " "Inferred latch for \"dout\[301\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817627 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[302\] sensor.v(52) " "Inferred latch for \"dout\[302\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817627 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[303\] sensor.v(52) " "Inferred latch for \"dout\[303\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817627 "|FAMS|sensor:sensor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD7928 AD7928:AD7928 " "Elaborating entity \"AD7928\" for hierarchy \"AD7928:AD7928\"" {  } { { "FAMS.v" "AD7928" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255817697 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 AD7928.v(120) " "Verilog HDL assignment warning at AD7928.v(120): truncated value with size 32 to match size of target (3)" {  } { { "rtl/ADC/AD7928.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/ADC/AD7928.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817698 "|FAMS|AD7928:AD7928"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AD7928.v(187) " "Verilog HDL assignment warning at AD7928.v(187): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ADC/AD7928.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/ADC/AD7928.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817699 "|FAMS|AD7928:AD7928"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dout_vld AD7928.v(12) " "Output port \"dout_vld\" at AD7928.v(12) has no driver" {  } { { "rtl/ADC/AD7928.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/ADC/AD7928.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1560255817701 "|FAMS|AD7928:AD7928"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oxygen Oxygen:Oxygen " "Elaborating entity \"Oxygen\" for hierarchy \"Oxygen:Oxygen\"" {  } { { "FAMS.v" "Oxygen" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255817717 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Oxygen.v(33) " "Verilog HDL assignment warning at Oxygen.v(33): truncated value with size 32 to match size of target (8)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817717 "|FAMS|Oxygen:Oxygen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Oxygen.v(94) " "Verilog HDL assignment warning at Oxygen.v(94): truncated value with size 32 to match size of target (10)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817718 "|FAMS|Oxygen:Oxygen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Oxygen.v(128) " "Verilog HDL assignment warning at Oxygen.v(128): truncated value with size 32 to match size of target (10)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817718 "|FAMS|Oxygen:Oxygen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Oxygen.v(167) " "Verilog HDL assignment warning at Oxygen.v(167): truncated value with size 32 to match size of target (10)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817719 "|FAMS|Oxygen:Oxygen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Oxygen.v(215) " "Verilog HDL assignment warning at Oxygen.v(215): truncated value with size 32 to match size of target (4)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817719 "|FAMS|Oxygen:Oxygen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Oxygen.v(241) " "Verilog HDL assignment warning at Oxygen.v(241): truncated value with size 32 to match size of target (10)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817719 "|FAMS|Oxygen:Oxygen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Oxygen.v(272) " "Verilog HDL assignment warning at Oxygen.v(272): truncated value with size 32 to match size of target (10)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817720 "|FAMS|Oxygen:Oxygen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Oxygen.v(304) " "Verilog HDL assignment warning at Oxygen.v(304): truncated value with size 32 to match size of target (4)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817720 "|FAMS|Oxygen:Oxygen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "key_data Oxygen.v(320) " "Verilog HDL Always Construct warning at Oxygen.v(320): inferring latch(es) for variable \"key_data\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560255817721 "|FAMS|Oxygen:Oxygen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "slave_addr Oxygen.v(320) " "Verilog HDL Always Construct warning at Oxygen.v(320): inferring latch(es) for variable \"slave_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560255817721 "|FAMS|Oxygen:Oxygen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "word_data Oxygen.v(320) " "Verilog HDL Always Construct warning at Oxygen.v(320): inferring latch(es) for variable \"word_data\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560255817722 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[0\] Oxygen.v(320) " "Inferred latch for \"word_data\[0\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817724 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[1\] Oxygen.v(320) " "Inferred latch for \"word_data\[1\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817724 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[2\] Oxygen.v(320) " "Inferred latch for \"word_data\[2\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817724 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[3\] Oxygen.v(320) " "Inferred latch for \"word_data\[3\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817724 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[4\] Oxygen.v(320) " "Inferred latch for \"word_data\[4\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817724 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[5\] Oxygen.v(320) " "Inferred latch for \"word_data\[5\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817724 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[6\] Oxygen.v(320) " "Inferred latch for \"word_data\[6\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817724 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[7\] Oxygen.v(320) " "Inferred latch for \"word_data\[7\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817724 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[0\] Oxygen.v(320) " "Inferred latch for \"slave_addr\[0\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817724 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[1\] Oxygen.v(320) " "Inferred latch for \"slave_addr\[1\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817724 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[2\] Oxygen.v(320) " "Inferred latch for \"slave_addr\[2\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817725 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[3\] Oxygen.v(320) " "Inferred latch for \"slave_addr\[3\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817725 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[4\] Oxygen.v(320) " "Inferred latch for \"slave_addr\[4\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817725 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[5\] Oxygen.v(320) " "Inferred latch for \"slave_addr\[5\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817725 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[6\] Oxygen.v(320) " "Inferred latch for \"slave_addr\[6\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817725 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[7\] Oxygen.v(320) " "Inferred latch for \"slave_addr\[7\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817725 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_data.01 Oxygen.v(320) " "Inferred latch for \"key_data.01\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817725 "|FAMS|Oxygen:Oxygen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT11_top DHT11_top:DHT11_inst " "Elaborating entity \"DHT11_top\" for hierarchy \"DHT11_top:DHT11_inst\"" {  } { { "FAMS.v" "DHT11_inst" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255817740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT11_opera DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst " "Elaborating entity \"DHT11_opera\" for hierarchy \"DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\"" {  } { { "rtl/DHT11/DHT11_top.v" "DHT11_opera_inst" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_top.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255817747 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 DHT11_opera.v(56) " "Verilog HDL assignment warning at DHT11_opera.v(56): truncated value with size 32 to match size of target (27)" {  } { { "rtl/DHT11/DHT11_opera.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_opera.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817748 "|FAMS|DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 DHT11_opera.v(75) " "Verilog HDL assignment warning at DHT11_opera.v(75): truncated value with size 32 to match size of target (21)" {  } { { "rtl/DHT11/DHT11_opera.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_opera.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817748 "|FAMS|DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DHT11_opera.v(86) " "Verilog HDL assignment warning at DHT11_opera.v(86): truncated value with size 32 to match size of target (12)" {  } { { "rtl/DHT11/DHT11_opera.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_opera.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817749 "|FAMS|DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DHT11_opera.v(109) " "Verilog HDL assignment warning at DHT11_opera.v(109): truncated value with size 32 to match size of target (12)" {  } { { "rtl/DHT11/DHT11_opera.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_opera.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817749 "|FAMS|DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DHT11_opera.v(113) " "Verilog HDL assignment warning at DHT11_opera.v(113): truncated value with size 32 to match size of target (6)" {  } { { "rtl/DHT11/DHT11_opera.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_opera.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817749 "|FAMS|DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT11_cmd DHT11_top:DHT11_inst\|DHT11_cmd:DHT11_cmd_inst " "Elaborating entity \"DHT11_cmd\" for hierarchy \"DHT11_top:DHT11_inst\|DHT11_cmd:DHT11_cmd_inst\"" {  } { { "rtl/DHT11/DHT11_top.v" "DHT11_cmd_inst" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_top.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255817770 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 DHT11_cmd.v(20) " "Verilog HDL assignment warning at DHT11_cmd.v(20): truncated value with size 32 to match size of target (27)" {  } { { "rtl/DHT11/DHT11_cmd.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_cmd.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817770 "|FAMS|DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 DHT11_cmd.v(29) " "Verilog HDL assignment warning at DHT11_cmd.v(29): truncated value with size 32 to match size of target (27)" {  } { { "rtl/DHT11/DHT11_cmd.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_cmd.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817771 "|FAMS|DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_send DHT11_top:DHT11_inst\|async_send:async_send_inst " "Elaborating entity \"async_send\" for hierarchy \"DHT11_top:DHT11_inst\|async_send:async_send_inst\"" {  } { { "rtl/DHT11/DHT11_top.v" "async_send_inst" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255817782 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 async_send.v(16) " "Verilog HDL assignment warning at async_send.v(16): truncated value with size 32 to match size of target (17)" {  } { { "rtl/DHT11/async_send.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/async_send.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560255817783 "|FAMS|DHT11_top:DHT11_inst|async_send:async_send_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system qsys_system:u0 " "Elaborating entity \"qsys_system\" for hierarchy \"qsys_system:u0\"" {  } { { "FAMS.v" "u0" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255817797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_RAM qsys_system:u0\|qsys_system_RAM:ram " "Elaborating entity \"qsys_system_RAM\" for hierarchy \"qsys_system:u0\|qsys_system_RAM:ram\"" {  } { { "db/ip/qsys_system/qsys_system.v" "ram" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255817850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_ram.v" "the_altsyncram" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255817868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255817879 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex " "Parameter \"init_file\" = \"E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255817879 ""}  } { { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560255817879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j3n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j3n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j3n1 " "Found entity 1: altsyncram_j3n1" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255817941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255817941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j3n1 qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated " "Elaborating entity \"altsyncram_j3n1\" for hierarchy \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255817944 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "qsys_system_RAM.hex 640 10 " "Width of data items in \"qsys_system_RAM.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 640 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 qsys_system_RAM.hex " "Data at line (2) of memory initialization file \"qsys_system_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560255817969 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 qsys_system_RAM.hex " "Data at line (3) of memory initialization file \"qsys_system_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560255817969 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 qsys_system_RAM.hex " "Data at line (4) of memory initialization file \"qsys_system_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560255817969 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 qsys_system_RAM.hex " "Data at line (5) of memory initialization file \"qsys_system_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560255817969 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 qsys_system_RAM.hex " "Data at line (6) of memory initialization file \"qsys_system_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560255817969 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 qsys_system_RAM.hex " "Data at line (7) of memory initialization file \"qsys_system_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560255817969 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 qsys_system_RAM.hex " "Data at line (8) of memory initialization file \"qsys_system_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560255817969 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 qsys_system_RAM.hex " "Data at line (9) of memory initialization file \"qsys_system_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560255817969 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 qsys_system_RAM.hex " "Data at line (10) of memory initialization file \"qsys_system_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560255817969 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 qsys_system_RAM.hex " "Data at line (11) of memory initialization file \"qsys_system_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560255817969 ""}  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1560255817969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_ROM qsys_system:u0\|qsys_system_ROM:rom " "Elaborating entity \"qsys_system_ROM\" for hierarchy \"qsys_system:u0\|qsys_system_ROM:rom\"" {  } { { "db/ip/qsys_system/qsys_system.v" "rom" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255818129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_system:u0\|qsys_system_ROM:rom\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_system:u0\|qsys_system_ROM:rom\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_rom.v" "the_altsyncram" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_rom.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255818146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:u0\|qsys_system_ROM:rom\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_ROM:rom\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_rom.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_rom.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255818157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:u0\|qsys_system_ROM:rom\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_system:u0\|qsys_system_ROM:rom\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255818157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex " "Parameter \"init_file\" = \"E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255818157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255818157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255818157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255818157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255818157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255818157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255818157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255818157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255818157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255818157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255818157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255818157 ""}  } { { "db/ip/qsys_system/submodules/qsys_system_rom.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_rom.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560255818157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b4n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b4n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b4n1 " "Found entity 1: altsyncram_b4n1" {  } { { "db/altsyncram_b4n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_b4n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255818220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255818220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b4n1 qsys_system:u0\|qsys_system_ROM:rom\|altsyncram:the_altsyncram\|altsyncram_b4n1:auto_generated " "Elaborating entity \"altsyncram_b4n1\" for hierarchy \"qsys_system:u0\|qsys_system_ROM:rom\|altsyncram:the_altsyncram\|altsyncram_b4n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255818223 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "qsys_system_ROM.hex 256 10 " "Width of data items in \"qsys_system_ROM.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 256 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 qsys_system_ROM.hex " "Data at line (2) of memory initialization file \"qsys_system_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560255818242 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 qsys_system_ROM.hex " "Data at line (3) of memory initialization file \"qsys_system_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560255818242 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 qsys_system_ROM.hex " "Data at line (4) of memory initialization file \"qsys_system_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560255818242 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 qsys_system_ROM.hex " "Data at line (5) of memory initialization file \"qsys_system_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560255818242 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 qsys_system_ROM.hex " "Data at line (6) of memory initialization file \"qsys_system_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560255818242 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 qsys_system_ROM.hex " "Data at line (7) of memory initialization file \"qsys_system_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560255818242 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 qsys_system_ROM.hex " "Data at line (8) of memory initialization file \"qsys_system_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560255818242 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 qsys_system_ROM.hex " "Data at line (9) of memory initialization file \"qsys_system_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560255818242 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 qsys_system_ROM.hex " "Data at line (10) of memory initialization file \"qsys_system_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560255818242 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 qsys_system_ROM.hex " "Data at line (11) of memory initialization file \"qsys_system_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560255818242 ""}  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1560255818242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_ain_ch0 qsys_system:u0\|qsys_system_ain_ch0:ain_ch0 " "Elaborating entity \"qsys_system_ain_ch0\" for hierarchy \"qsys_system:u0\|qsys_system_ain_ch0:ain_ch0\"" {  } { { "db/ip/qsys_system/qsys_system.v" "ain_ch0" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255818367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_end_o qsys_system:u0\|qsys_system_end_o:end_o " "Elaborating entity \"qsys_system_end_o\" for hierarchy \"qsys_system:u0\|qsys_system_end_o:end_o\"" {  } { { "db/ip/qsys_system/qsys_system.v" "end_o" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255818385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_h2_one qsys_system:u0\|qsys_system_h2_one:h2_one " "Elaborating entity \"qsys_system_h2_one\" for hierarchy \"qsys_system:u0\|qsys_system_h2_one:h2_one\"" {  } { { "db/ip/qsys_system/qsys_system.v" "h2_one" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255818395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_jtag_uart qsys_system:u0\|qsys_system_jtag_uart:jtag_uart " "Elaborating entity \"qsys_system_jtag_uart\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\"" {  } { { "db/ip/qsys_system/qsys_system.v" "jtag_uart" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255818417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_jtag_uart_scfifo_w qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w " "Elaborating entity \"qsys_system_jtag_uart_scfifo_w\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "the_qsys_system_jtag_uart_scfifo_w" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255818430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "wfifo" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255818655 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255818660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255818660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255818660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255818660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255818660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255818660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255818660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255818660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255818660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255818660 ""}  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560255818660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255818720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255818720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255818723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255818808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255818808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255818812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255818840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255818840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255818846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255818902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255818902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255818908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255818980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255818980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255818985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255819045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255819045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255819050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_jtag_uart_scfifo_r qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_r:the_qsys_system_jtag_uart_scfifo_r " "Elaborating entity \"qsys_system_jtag_uart_scfifo_r\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_r:the_qsys_system_jtag_uart_scfifo_r\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "the_qsys_system_jtag_uart_scfifo_r" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255819076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "qsys_system_jtag_uart_alt_jtag_atlantic" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255819413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255819437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255819437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255819437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255819437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255819437 ""}  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560255819437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255819979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255820125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_max30102_0 qsys_system:u0\|qsys_system_max30102_0:max30102_0 " "Elaborating entity \"qsys_system_max30102_0\" for hierarchy \"qsys_system:u0\|qsys_system_max30102_0:max30102_0\"" {  } { { "db/ip/qsys_system/qsys_system.v" "max30102_0" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255820175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2 qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2 " "Elaborating entity \"qsys_system_nios2_gen2\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\"" {  } { { "db/ip/qsys_system/qsys_system.v" "nios2_gen2" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255820192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu " "Elaborating entity \"qsys_system_nios2_gen2_cpu\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2.v" "cpu" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255820205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_test_bench qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_test_bench:the_qsys_system_nios2_gen2_cpu_test_bench " "Elaborating entity \"qsys_system_nios2_gen2_cpu_test_bench\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_test_bench:the_qsys_system_nios2_gen2_cpu_test_bench\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_test_bench" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255820308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_register_bank_a_module qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a " "Elaborating entity \"qsys_system_nios2_gen2_cpu_register_bank_a_module\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "qsys_system_nios2_gen2_cpu_register_bank_a" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255820324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_altsyncram" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255820358 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255820370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255820370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255820370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255820370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255820370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255820370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255820370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255820370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255820370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255820370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255820370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255820370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255820370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255820370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255820370 ""}  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560255820370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255820433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255820433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255820436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_register_bank_b_module qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_register_bank_b_module:qsys_system_nios2_gen2_cpu_register_bank_b " "Elaborating entity \"qsys_system_nios2_gen2_cpu_register_bank_b_module\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_register_bank_b_module:qsys_system_nios2_gen2_cpu_register_bank_b\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "qsys_system_nios2_gen2_cpu_register_bank_b" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255820463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255820496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_debug qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_debug\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci_debug" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255820522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_altera_std_synchronizer" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255820563 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255820569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255820569 ""}  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560255820569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_break qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_break:the_qsys_system_nios2_gen2_cpu_nios2_oci_break " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_break\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_break:the_qsys_system_nios2_gen2_cpu_nios2_oci_break\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci_break" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255820576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_xbrk qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_xbrk:the_qsys_system_nios2_gen2_cpu_nios2_oci_xbrk " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_xbrk\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_xbrk:the_qsys_system_nios2_gen2_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci_xbrk" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255820620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_dbrk qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_dbrk:the_qsys_system_nios2_gen2_cpu_nios2_oci_dbrk " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_dbrk\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_dbrk:the_qsys_system_nios2_gen2_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci_dbrk" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255820629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_itrace qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_itrace:the_qsys_system_nios2_gen2_cpu_nios2_oci_itrace " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_itrace\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_itrace:the_qsys_system_nios2_gen2_cpu_nios2_oci_itrace\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci_itrace" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255820640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_dtrace qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_dtrace:the_qsys_system_nios2_gen2_cpu_nios2_oci_dtrace " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_dtrace\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_dtrace:the_qsys_system_nios2_gen2_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci_dtrace" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255820651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_td_mode qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_dtrace:the_qsys_system_nios2_gen2_cpu_nios2_oci_dtrace\|qsys_system_nios2_gen2_cpu_nios2_oci_td_mode:qsys_system_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_td_mode\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_dtrace:the_qsys_system_nios2_gen2_cpu_nios2_oci_dtrace\|qsys_system_nios2_gen2_cpu_nios2_oci_td_mode:qsys_system_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "qsys_system_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255820704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_fifo qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_fifo\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255820713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo\|qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo\|qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255820747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo\|qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo\|qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255820755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo\|qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo\|qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255820763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_pib qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_pib:the_qsys_system_nios2_gen2_cpu_nios2_oci_pib " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_pib\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_pib:the_qsys_system_nios2_gen2_cpu_nios2_oci_pib\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci_pib" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255820773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_im qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_im:the_qsys_system_nios2_gen2_cpu_nios2_oci_im " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_im\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_im:the_qsys_system_nios2_gen2_cpu_nios2_oci_im\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci_im" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255820781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_avalon_reg qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_avalon_reg\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255820795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_ocimem qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_ocimem\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_ocimem" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255820808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_ociram_sp_ram_module qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem\|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram " "Elaborating entity \"qsys_system_nios2_gen2_cpu_ociram_sp_ram_module\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem\|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "qsys_system_nios2_gen2_cpu_ociram_sp_ram" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255820849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem\|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem\|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_altsyncram" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255820871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem\|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem\|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255820883 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem\|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem\|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255820883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255820883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255820883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255820883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255820883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255820883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255820883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255820883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255820883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255820883 ""}  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560255820883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255820946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255820946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem\|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem\|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255820949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_debug_slave_wrapper qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper " "Elaborating entity \"qsys_system_nios2_gen2_cpu_debug_slave_wrapper\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255820977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_debug_slave_tck qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|qsys_system_nios2_gen2_cpu_debug_slave_tck:the_qsys_system_nios2_gen2_cpu_debug_slave_tck " "Elaborating entity \"qsys_system_nios2_gen2_cpu_debug_slave_tck\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|qsys_system_nios2_gen2_cpu_debug_slave_tck:the_qsys_system_nios2_gen2_cpu_debug_slave_tck\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" "the_qsys_system_nios2_gen2_cpu_debug_slave_tck" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255820987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_debug_slave_sysclk qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|qsys_system_nios2_gen2_cpu_debug_slave_sysclk:the_qsys_system_nios2_gen2_cpu_debug_slave_sysclk " "Elaborating entity \"qsys_system_nios2_gen2_cpu_debug_slave_sysclk\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|qsys_system_nios2_gen2_cpu_debug_slave_sysclk:the_qsys_system_nios2_gen2_cpu_debug_slave_sysclk\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" "the_qsys_system_nios2_gen2_cpu_debug_slave_sysclk" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255821039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" "qsys_system_nios2_gen2_cpu_debug_slave_phy" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255821116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255821122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy " "Instantiated megafunction \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255821122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255821122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255821122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255821122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255821122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255821122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255821122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255821122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255821122 ""}  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560255821122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255821127 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255821135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255821141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255821156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_sysid_qsys qsys_system:u0\|qsys_system_sysid_qsys:sysid_qsys " "Elaborating entity \"qsys_system_sysid_qsys\" for hierarchy \"qsys_system:u0\|qsys_system_sysid_qsys:sysid_qsys\"" {  } { { "db/ip/qsys_system/qsys_system.v" "sysid_qsys" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255821188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0 qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"qsys_system_mm_interconnect_0\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/qsys_system/qsys_system.v" "mm_interconnect_0" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255821196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_data_master_translator\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "nios2_gen2_data_master_translator" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 1773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255821885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_instruction_master_translator\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "nios2_gen2_instruction_master_translator" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 1833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255821900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 1897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255821916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255821933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "nios2_gen2_debug_mem_slave_translator" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 2025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255821951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "ram_s1_translator" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 2089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255821967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:max30102_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:max30102_0_s1_translator\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "max30102_0_s1_translator" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 2153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255821984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rom_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rom_s1_translator\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "rom_s1_translator" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 3497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255822049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_data_master_agent\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "nios2_gen2_data_master_agent" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 3578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255822065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_instruction_master_agent\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "nios2_gen2_instruction_master_agent" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 3659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255822080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 3743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255822095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255822112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 3784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255822129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router:router " "Elaborating entity \"qsys_system_mm_interconnect_0_router\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router:router\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "router" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 6925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255822329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_default_decode qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router:router\|qsys_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_default_decode\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router:router\|qsys_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255822377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_001 qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"qsys_system_mm_interconnect_0_router_001\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "router_001" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 6941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255822386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_001_default_decode qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_001:router_001\|qsys_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_001:router_001\|qsys_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255822407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_002 qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"qsys_system_mm_interconnect_0_router_002\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "router_002" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 6957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255822416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_002_default_decode qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_002:router_002\|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_002:router_002\|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255822427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_004 qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"qsys_system_mm_interconnect_0_router_004\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "router_004" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 6989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255822443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_004_default_decode qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_004:router_004\|qsys_system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_004:router_004\|qsys_system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255822455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_cmd_demux qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"qsys_system_mm_interconnect_0_cmd_demux\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "cmd_demux" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 7524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255822572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_cmd_demux_001 qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"qsys_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "cmd_demux_001" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 7553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255822619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_cmd_mux qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"qsys_system_mm_interconnect_0_cmd_mux\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "cmd_mux" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 7570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255822632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_cmd_mux_002 qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"qsys_system_mm_interconnect_0_cmd_mux_002\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "cmd_mux_002" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 7610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255822644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255822662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255822670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_rsp_demux qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"qsys_system_mm_interconnect_0_rsp_demux\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "rsp_demux" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 8030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255822744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_rsp_demux_002 qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"qsys_system_mm_interconnect_0_rsp_demux_002\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "rsp_demux_002" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 8070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255822758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_rsp_mux qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"qsys_system_mm_interconnect_0_rsp_mux\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "rsp_mux" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 8640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255822826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255822954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255822964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_rsp_mux_001 qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"qsys_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "rsp_mux_001" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 8669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255822974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255822995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255823004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_avalon_st_adapter qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"qsys_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 8698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255823013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255823023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_irq_mapper qsys_system:u0\|qsys_system_irq_mapper:irq_mapper " "Elaborating entity \"qsys_system_irq_mapper\" for hierarchy \"qsys_system:u0\|qsys_system_irq_mapper:irq_mapper\"" {  } { { "db/ip/qsys_system/qsys_system.v" "irq_mapper" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255823156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsys_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsys_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/qsys_system/qsys_system.v" "rst_controller" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255823164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/qsys_system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255823174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/qsys_system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255823182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsys_system:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsys_system:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/qsys_system/qsys_system.v" "rst_controller_001" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255823191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC2FPGA_UART_Test PC2FPGA_UART_Test:bt_inst " "Elaborating entity \"PC2FPGA_UART_Test\" for hierarchy \"PC2FPGA_UART_Test:bt_inst\"" {  } { { "FAMS.v" "bt_inst" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255823205 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "txd_data uart_test.v(63) " "Verilog HDL Always Construct warning at uart_test.v(63): inferring latch(es) for variable \"txd_data\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560255823206 "|FAMS|PC2FPGA_UART_Test:bt_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_data\[0\] uart_test.v(63) " "Inferred latch for \"txd_data\[0\]\" at uart_test.v(63)" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255823207 "|FAMS|PC2FPGA_UART_Test:bt_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_data\[1\] uart_test.v(63) " "Inferred latch for \"txd_data\[1\]\" at uart_test.v(63)" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255823207 "|FAMS|PC2FPGA_UART_Test:bt_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_data\[2\] uart_test.v(63) " "Inferred latch for \"txd_data\[2\]\" at uart_test.v(63)" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255823207 "|FAMS|PC2FPGA_UART_Test:bt_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_data\[3\] uart_test.v(63) " "Inferred latch for \"txd_data\[3\]\" at uart_test.v(63)" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255823207 "|FAMS|PC2FPGA_UART_Test:bt_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_data\[4\] uart_test.v(63) " "Inferred latch for \"txd_data\[4\]\" at uart_test.v(63)" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255823207 "|FAMS|PC2FPGA_UART_Test:bt_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_data\[5\] uart_test.v(63) " "Inferred latch for \"txd_data\[5\]\" at uart_test.v(63)" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255823207 "|FAMS|PC2FPGA_UART_Test:bt_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_data\[6\] uart_test.v(63) " "Inferred latch for \"txd_data\[6\]\" at uart_test.v(63)" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255823207 "|FAMS|PC2FPGA_UART_Test:bt_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_data\[7\] uart_test.v(63) " "Inferred latch for \"txd_data\[7\]\" at uart_test.v(63)" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255823207 "|FAMS|PC2FPGA_UART_Test:bt_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "precise_divider PC2FPGA_UART_Test:bt_inst\|precise_divider:u_precise_divider " "Elaborating entity \"precise_divider\" for hierarchy \"PC2FPGA_UART_Test:bt_inst\|precise_divider:u_precise_divider\"" {  } { { "rtl/uart_tx/uart_test.v" "u_precise_divider" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255823215 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt precise_divider.v(15) " "Verilog HDL Always Construct warning at precise_divider.v(15): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/uart_tx/precise_divider.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/precise_divider.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560255823216 "|FAMS|PC2FPGA_UART_Test:bt_inst|precise_divider:u_precise_divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] precise_divider.v(15) " "Inferred latch for \"cnt\[0\]\" at precise_divider.v(15)" {  } { { "rtl/uart_tx/precise_divider.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/precise_divider.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255823216 "|FAMS|PC2FPGA_UART_Test:bt_inst|precise_divider:u_precise_divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] precise_divider.v(15) " "Inferred latch for \"cnt\[1\]\" at precise_divider.v(15)" {  } { { "rtl/uart_tx/precise_divider.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/precise_divider.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255823216 "|FAMS|PC2FPGA_UART_Test:bt_inst|precise_divider:u_precise_divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transfer PC2FPGA_UART_Test:bt_inst\|uart_transfer:u_uart_transfer " "Elaborating entity \"uart_transfer\" for hierarchy \"PC2FPGA_UART_Test:bt_inst\|uart_transfer:u_uart_transfer\"" {  } { { "rtl/uart_tx/uart_test.v" "u_uart_transfer" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255823222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_control key_control:key_control_inst " "Elaborating entity \"key_control\" for hierarchy \"key_control:key_control_inst\"" {  } { { "FAMS.v" "key_control_inst" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255823229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_0 ROM_0:ROM_0_body_temp_int_ten " "Elaborating entity \"ROM_0\" for hierarchy \"ROM_0:ROM_0_body_temp_int_ten\"" {  } { { "FAMS.v" "ROM_0_body_temp_int_ten" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255823235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_1 ROM_1:ROM_1_body_temp_int_ten " "Elaborating entity \"ROM_1\" for hierarchy \"ROM_1:ROM_1_body_temp_int_ten\"" {  } { { "FAMS.v" "ROM_1_body_temp_int_ten" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255823245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_2 ROM_2:ROM_2_body_temp_int_ten " "Elaborating entity \"ROM_2\" for hierarchy \"ROM_2:ROM_2_body_temp_int_ten\"" {  } { { "FAMS.v" "ROM_2_body_temp_int_ten" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255823254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_3 ROM_3:ROM_3_body_temp_int_ten " "Elaborating entity \"ROM_3\" for hierarchy \"ROM_3:ROM_3_body_temp_int_ten\"" {  } { { "FAMS.v" "ROM_3_body_temp_int_ten" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255823263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_4 ROM_4:ROM_4_body_temp_int_ten " "Elaborating entity \"ROM_4\" for hierarchy \"ROM_4:ROM_4_body_temp_int_ten\"" {  } { { "FAMS.v" "ROM_4_body_temp_int_ten" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255823273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_5 ROM_5:ROM_5_body_temp_int_ten " "Elaborating entity \"ROM_5\" for hierarchy \"ROM_5:ROM_5_body_temp_int_ten\"" {  } { { "FAMS.v" "ROM_5_body_temp_int_ten" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255823282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_6 ROM_6:ROM_6_body_temp_int_ten " "Elaborating entity \"ROM_6\" for hierarchy \"ROM_6:ROM_6_body_temp_int_ten\"" {  } { { "FAMS.v" "ROM_6_body_temp_int_ten" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255823291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_7 ROM_7:ROM_7_body_temp_int_ten " "Elaborating entity \"ROM_7\" for hierarchy \"ROM_7:ROM_7_body_temp_int_ten\"" {  } { { "FAMS.v" "ROM_7_body_temp_int_ten" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255823301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_8 ROM_8:ROM_8_body_temp_int_ten " "Elaborating entity \"ROM_8\" for hierarchy \"ROM_8:ROM_8_body_temp_int_ten\"" {  } { { "FAMS.v" "ROM_8_body_temp_int_ten" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255823311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_9 ROM_9:ROM_9_body_temp_int_ten " "Elaborating entity \"ROM_9\" for hierarchy \"ROM_9:ROM_9_body_temp_int_ten\"" {  } { { "FAMS.v" "ROM_9_body_temp_int_ten" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255823320 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1560255827013 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.06.11.20:23:51 Progress: Loading sld0f2e8f86/alt_sld_fab_wrapper_hw.tcl " "2019.06.11.20:23:51 Progress: Loading sld0f2e8f86/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255831142 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255833406 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255833566 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255835827 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255835978 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255836128 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255836298 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255836301 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255836302 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1560255836994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0f2e8f86/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0f2e8f86/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0f2e8f86/alt_sld_fab.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/sld0f2e8f86/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255837218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255837218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255837308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255837308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255837314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255837314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255837383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255837383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255837471 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255837471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255837471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255837542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255837542 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1560255838592 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1560255838592 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ONE" "" "1 design partition does not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1560255838592 ""}  } {  } 0 12207 "1 design partition does not require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1560255838592 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Handler:u_Image_Handler\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_0rv:auto_generated\|altsyncram_fga1:altsyncram2\|q_b\[0\] " "Synthesized away node \"Image_Handler:u_Image_Handler\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_0rv:auto_generated\|altsyncram_fga1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_fga1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_fga1.tdf" 38 2 0 } } { "db/shift_taps_0rv.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/shift_taps_0rv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v" 84 0 0 } } { "rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" 94 0 0 } } { "rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v" 81 0 0 } } { "rtl/Video_Image_Processor_2/Image_Handler.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Image_Handler.v" 66 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 304 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255839188 "|FAMS|Image_Handler:u_Image_Handler|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Handler:u_Image_Handler\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_0rv:auto_generated\|altsyncram_fga1:altsyncram2\|q_b\[1\] " "Synthesized away node \"Image_Handler:u_Image_Handler\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_0rv:auto_generated\|altsyncram_fga1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_fga1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_fga1.tdf" 68 2 0 } } { "db/shift_taps_0rv.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/shift_taps_0rv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v" 84 0 0 } } { "rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" 94 0 0 } } { "rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v" 81 0 0 } } { "rtl/Video_Image_Processor_2/Image_Handler.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Image_Handler.v" 66 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 304 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255839188 "|FAMS|Image_Handler:u_Image_Handler|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1560255839188 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1560255839188 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_body_temp_int_ten " "LATCH primitive \"data_body_temp_int_ten\" is permanently enabled" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 627 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1560255847616 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "1 " "Converted the following 1 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ALTSYNCRAM 1024 " "Converted the following logical RAM block \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 1024" { { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a3 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255850471 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a22 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255850471 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a23 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 544 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255850471 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a24 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255850471 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a25 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255850471 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a26 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 610 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255850471 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a2 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255850471 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a0 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255850471 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a1 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255850471 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a4 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 126 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255850471 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a5 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 148 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255850471 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a15 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255850471 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a14 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255850471 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a11 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 280 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255850471 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a13 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255850471 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a16 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 390 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255850471 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a12 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 302 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255850471 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a20 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255850471 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a21 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 500 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255850471 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a6 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 170 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255850471 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a19 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255850471 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a18 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255850471 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a17 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255850471 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a10 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255850471 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a9 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 236 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255850471 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a8 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255850471 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a7 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255850471 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a27 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 632 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255850471 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a28 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255850471 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a29 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 676 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255850471 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a30 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255850471 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a31 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 720 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255850471 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Design Software" 0 -1 1560255850471 ""}  } {  } 0 270021 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "Analysis & Synthesis" 0 -1 1560255850471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255850513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|altsyncram:ram_block1a0 " "Instantiated megafunction \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 5120 " "Parameter \"NUMWORDS_A\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1 " "Parameter \"NUMWORDS_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B UNUSED " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B UNUSED " "Parameter \"RDCONTROL_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B UNUSED " "Parameter \"ADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 4 " "Parameter \"WIDTH_BYTEENA_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex " "Parameter \"INIT_FILE\" = \"E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 1024 " "Parameter \"MAXIMUM_DEPTH\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A NORMAL " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255850513 ""}  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560255850513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nnj3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nnj3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nnj3 " "Found entity 1: altsyncram_nnj3" {  } { { "db/altsyncram_nnj3.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_nnj3.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255850595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255850595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_osa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_osa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_osa " "Found entity 1: decode_osa" {  } { { "db/decode_osa.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/decode_osa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255850952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255850952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lob " "Found entity 1: mux_lob" {  } { { "db/mux_lob.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/mux_lob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560255851022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255851022 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "219 " "219 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1560255851744 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 -1 1560255851832 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Oxygen:Oxygen\|word_data\[5\] Oxygen:Oxygen\|word_data\[7\] " "Duplicate LATCH primitive \"Oxygen:Oxygen\|word_data\[5\]\" merged with LATCH primitive \"Oxygen:Oxygen\|word_data\[7\]\"" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255851963 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Oxygen:Oxygen\|word_data\[4\] Oxygen:Oxygen\|word_data\[7\] " "Duplicate LATCH primitive \"Oxygen:Oxygen\|word_data\[4\]\" merged with LATCH primitive \"Oxygen:Oxygen\|word_data\[7\]\"" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255851963 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sensor:sensor\|slave_high\[5\] sensor:sensor\|slave_high\[6\] " "Duplicate LATCH primitive \"sensor:sensor\|slave_high\[5\]\" merged with LATCH primitive \"sensor:sensor\|slave_high\[6\]\"" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255851963 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sensor:sensor\|memory_r\[6\] sensor:sensor\|memory_w\[6\] " "Duplicate LATCH primitive \"sensor:sensor\|memory_r\[6\]\" merged with LATCH primitive \"sensor:sensor\|memory_w\[6\]\"" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255851963 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sensor:sensor\|memory_w\[3\] sensor:sensor\|memory_w\[5\] " "Duplicate LATCH primitive \"sensor:sensor\|memory_w\[3\]\" merged with LATCH primitive \"sensor:sensor\|memory_w\[5\]\"" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255851963 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sensor:sensor\|memory_w\[2\] sensor:sensor\|memory_w\[5\] " "Duplicate LATCH primitive \"sensor:sensor\|memory_w\[2\]\" merged with LATCH primitive \"sensor:sensor\|memory_w\[5\]\"" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255851963 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sensor:sensor\|memory_r\[5\] sensor:sensor\|memory_w\[5\] " "Duplicate LATCH primitive \"sensor:sensor\|memory_r\[5\]\" merged with LATCH primitive \"sensor:sensor\|memory_w\[5\]\"" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255851963 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sensor:sensor\|memory_r\[3\] sensor:sensor\|memory_w\[5\] " "Duplicate LATCH primitive \"sensor:sensor\|memory_r\[3\]\" merged with LATCH primitive \"sensor:sensor\|memory_w\[5\]\"" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255851963 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sensor:sensor\|memory_r\[2\] sensor:sensor\|memory_w\[5\] " "Duplicate LATCH primitive \"sensor:sensor\|memory_r\[2\]\" merged with LATCH primitive \"sensor:sensor\|memory_w\[5\]\"" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255851963 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sensor:sensor\|memory_r\[4\] sensor:sensor\|memory_w\[4\] " "Duplicate LATCH primitive \"sensor:sensor\|memory_r\[4\]\" merged with LATCH primitive \"sensor:sensor\|memory_w\[4\]\"" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255851963 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sensor:sensor\|memory_r\[1\] sensor:sensor\|memory_w\[1\] " "Duplicate LATCH primitive \"sensor:sensor\|memory_r\[1\]\" merged with LATCH primitive \"sensor:sensor\|memory_w\[1\]\"" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1560255851963 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1560255851963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_hum_one " "Latch data_hum_one has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[33\] " "Ports D and ENA on the latch are fed by the same signal DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[33\]" {  } { { "rtl/DHT11/DHT11_opera.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_opera.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851972 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 760 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_hum_ten " "Latch data_hum_ten has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[39\] " "Ports D and ENA on the latch are fed by the same signal DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[39\]" {  } { { "rtl/DHT11/DHT11_opera.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_opera.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851972 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 753 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_temp_one " "Latch data_temp_one has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[17\] " "Ports D and ENA on the latch are fed by the same signal DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[17\]" {  } { { "rtl/DHT11/DHT11_opera.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_opera.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851972 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 746 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_temp_ten " "Latch data_temp_ten has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[23\] " "Ports D and ENA on the latch are fed by the same signal DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[23\]" {  } { { "rtl/DHT11/DHT11_opera.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_opera.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851972 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 739 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_oxy_one " "Latch data_oxy_one has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:oxy_one\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:oxy_one\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851972 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 732 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_oxy_ten " "Latch data_oxy_ten has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:oxy_ten\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:oxy_ten\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851972 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 725 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_harmful_one " "Latch data_harmful_one has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:harmful_one\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:harmful_one\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851973 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 718 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_harmful_ten " "Latch data_harmful_ten has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:harmful_ten\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:harmful_ten\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851973 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_natural_one " "Latch data_natural_one has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:natural_one\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:natural_one\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851973 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 704 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_natural_ten " "Latch data_natural_ten has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:natural_ten\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:natural_ten\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851973 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 697 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_liquefied_one " "Latch data_liquefied_one has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:liquefied_one\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:liquefied_one\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851973 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 690 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_liquefied_ten " "Latch data_liquefied_ten has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:liquefied_ten\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:liquefied_ten\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851973 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 683 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_h2_one " "Latch data_h2_one has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:h2_one\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:h2_one\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851973 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 676 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_h2_ten " "Latch data_h2_ten has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:h2_ten\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:h2_ten\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851973 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 669 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_heart_rate_one " "Latch data_heart_rate_one has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:heart_rate_one\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:heart_rate_one\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851973 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 662 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_heart_rate_ten " "Latch data_heart_rate_ten has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:heart_rate_ten\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:heart_rate_ten\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851973 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 655 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_heart_rate_hun " "Latch data_heart_rate_hun has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:heart_rate_hun\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:heart_rate_hun\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851974 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 648 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_body_temp_dec_ten " "Latch data_body_temp_dec_ten has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Body_temp_Process:Body_temp_Process\|bintobcd:bintobcd_2\|ten\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal Body_temp_Process:Body_temp_Process\|bintobcd:bintobcd_2\|ten\[2\]~synth" {  } { { "rtl/bintobcd/bintobcd.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/bintobcd/bintobcd.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851974 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 641 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_body_temp_int_one " "Latch data_body_temp_int_one has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|dout\[297\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|dout\[297\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851974 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 634 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC2FPGA_UART_Test:bt_inst\|txd_data\[0\] " "Latch PC2FPGA_UART_Test:bt_inst\|txd_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC2FPGA_UART_Test:bt_inst\|txd_cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal PC2FPGA_UART_Test:bt_inst\|txd_cnt\[4\]" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851974 ""}  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC2FPGA_UART_Test:bt_inst\|txd_data\[1\] " "Latch PC2FPGA_UART_Test:bt_inst\|txd_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC2FPGA_UART_Test:bt_inst\|txd_cnt\[2\] " "Ports D and ENA on the latch are fed by the same signal PC2FPGA_UART_Test:bt_inst\|txd_cnt\[2\]" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851974 ""}  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC2FPGA_UART_Test:bt_inst\|txd_data\[2\] " "Latch PC2FPGA_UART_Test:bt_inst\|txd_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC2FPGA_UART_Test:bt_inst\|txd_cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal PC2FPGA_UART_Test:bt_inst\|txd_cnt\[4\]" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851974 ""}  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC2FPGA_UART_Test:bt_inst\|txd_data\[5\] " "Latch PC2FPGA_UART_Test:bt_inst\|txd_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC2FPGA_UART_Test:bt_inst\|txd_cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal PC2FPGA_UART_Test:bt_inst\|txd_cnt\[4\]" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851974 ""}  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC2FPGA_UART_Test:bt_inst\|txd_data\[4\] " "Latch PC2FPGA_UART_Test:bt_inst\|txd_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC2FPGA_UART_Test:bt_inst\|txd_cnt\[2\] " "Ports D and ENA on the latch are fed by the same signal PC2FPGA_UART_Test:bt_inst\|txd_cnt\[2\]" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851974 ""}  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC2FPGA_UART_Test:bt_inst\|txd_data\[3\] " "Latch PC2FPGA_UART_Test:bt_inst\|txd_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC2FPGA_UART_Test:bt_inst\|txd_cnt\[2\] " "Ports D and ENA on the latch are fed by the same signal PC2FPGA_UART_Test:bt_inst\|txd_cnt\[2\]" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851974 ""}  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC2FPGA_UART_Test:bt_inst\|txd_data\[6\] " "Latch PC2FPGA_UART_Test:bt_inst\|txd_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC2FPGA_UART_Test:bt_inst\|txd_cnt\[2\] " "Ports D and ENA on the latch are fed by the same signal PC2FPGA_UART_Test:bt_inst\|txd_cnt\[2\]" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851974 ""}  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC2FPGA_UART_Test:bt_inst\|txd_data\[7\] " "Latch PC2FPGA_UART_Test:bt_inst\|txd_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC2FPGA_UART_Test:bt_inst\|txd_cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal PC2FPGA_UART_Test:bt_inst\|txd_cnt\[4\]" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851975 ""}  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[13\] " "Latch rdaddress_chinese\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851975 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[0\] " "Latch rdaddress_chinese\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851975 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[1\] " "Latch rdaddress_chinese\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851975 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[2\] " "Latch rdaddress_chinese\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851975 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[3\] " "Latch rdaddress_chinese\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851975 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[4\] " "Latch rdaddress_chinese\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851975 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[5\] " "Latch rdaddress_chinese\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851975 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[6\] " "Latch rdaddress_chinese\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851976 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[7\] " "Latch rdaddress_chinese\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851976 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[8\] " "Latch rdaddress_chinese\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851976 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[9\] " "Latch rdaddress_chinese\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851976 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[10\] " "Latch rdaddress_chinese\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851976 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[11\] " "Latch rdaddress_chinese\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851976 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[12\] " "Latch rdaddress_chinese\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851976 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|key_data.10_5387 " "Latch sensor:sensor\|key_data.10_5387 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851977 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|key_data.01_5395 " "Latch sensor:sensor\|key_data.01_5395 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851977 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|slave_high\[7\] " "Latch sensor:sensor\|slave_high\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[5\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[5\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851977 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|word_data\[7\] " "Latch sensor:sensor\|word_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851977 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Oxygen:Oxygen\|word_data\[7\] " "Latch Oxygen:Oxygen\|word_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Oxygen:Oxygen\|num\[2\] " "Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen\|num\[2\]" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851977 ""}  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|word_data\[6\] " "Latch sensor:sensor\|word_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851977 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|slave_high\[6\] " "Latch sensor:sensor\|slave_high\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[4\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[4\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851977 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|memory_w\[6\] " "Latch sensor:sensor\|memory_w\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851977 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|word_data\[5\] " "Latch sensor:sensor\|word_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851978 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|memory_w\[5\] " "Latch sensor:sensor\|memory_w\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851978 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|word_data\[4\] " "Latch sensor:sensor\|word_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851978 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|slave_high\[4\] " "Latch sensor:sensor\|slave_high\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[5\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[5\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851978 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|memory_w\[4\] " "Latch sensor:sensor\|memory_w\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851978 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Oxygen:Oxygen\|slave_addr\[4\] " "Latch Oxygen:Oxygen\|slave_addr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Oxygen:Oxygen\|num\[2\] " "Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen\|num\[2\]" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851978 ""}  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|slave_high\[3\] " "Latch sensor:sensor\|slave_high\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[3\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[3\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851978 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|word_data\[3\] " "Latch sensor:sensor\|word_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851978 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|word_data\[2\] " "Latch sensor:sensor\|word_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851979 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|slave_high\[2\] " "Latch sensor:sensor\|slave_high\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[5\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[5\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851979 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Oxygen:Oxygen\|word_data\[2\] " "Latch Oxygen:Oxygen\|word_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Oxygen:Oxygen\|num\[2\] " "Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen\|num\[2\]" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851979 ""}  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|slave_high\[1\] " "Latch sensor:sensor\|slave_high\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[5\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[5\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851979 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|memory_w\[1\] " "Latch sensor:sensor\|memory_w\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851979 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|word_data\[1\] " "Latch sensor:sensor\|word_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851979 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Oxygen:Oxygen\|slave_addr\[1\] " "Latch Oxygen:Oxygen\|slave_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Oxygen:Oxygen\|num\[1\] " "Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen\|num\[1\]" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851979 ""}  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Oxygen:Oxygen\|word_data\[1\] " "Latch Oxygen:Oxygen\|word_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Oxygen:Oxygen\|num\[2\] " "Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen\|num\[2\]" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851979 ""}  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|slave_high\[0\] " "Latch sensor:sensor\|slave_high\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[0\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851979 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|word_data\[0\] " "Latch sensor:sensor\|word_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851979 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Oxygen:Oxygen\|slave_addr\[0\] " "Latch Oxygen:Oxygen\|slave_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Oxygen:Oxygen\|num\[2\] " "Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen\|num\[2\]" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851979 ""}  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Oxygen:Oxygen\|word_data\[0\] " "Latch Oxygen:Oxygen\|word_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Oxygen:Oxygen\|num\[2\] " "Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen\|num\[2\]" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560255851979 ""}  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560255851979 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/key_control/key_control.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key_control/key_control.v" 54 -1 0 } } { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 13 -1 0 } } { "rtl/ADC/AD7928.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/ADC/AD7928.v" 18 -1 0 } } { "rtl/ADC/AD7928.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/ADC/AD7928.v" 20 -1 0 } } { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 75 -1 0 } } { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 5 -1 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 337 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v" 164 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v" 310 -1 0 } } { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 19 -1 0 } } { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 20 -1 0 } } { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 9 -1 0 } } { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 10 -1 0 } } { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 352 -1 0 } } { "db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_1lc.tdf" 32 2 0 } } { "rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v" 445 -1 0 } } { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 398 -1 0 } } { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 3500 -1 0 } } { "db/a_graycounter_t57.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_t57.tdf" 32 2 0 } } { "rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" 390 -1 0 } } { "db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2878 -1 0 } } { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 3878 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_1lc.tdf" 45 2 0 } } { "db/a_graycounter_477.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_477.tdf" 37 2 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/a_graycounter_t57.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_t57.tdf" 44 2 0 } } { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2099 -1 0 } } { "rtl/key/Threshold_Adj.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key/Threshold_Adj.v" 34 -1 0 } } { "db/a_graycounter_ojc.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_ojc.tdf" 37 2 0 } } { "db/ip/qsys_system/submodules/altera_reset_synchronizer.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "rtl/key/Threshold_Adj.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key/Threshold_Adj.v" 19 -1 0 } } { "rtl/key/key_counter_scan.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key/key_counter_scan.v" 58 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1560255852021 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1560255852022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_hum_ten " "LATCH primitive \"data_hum_ten\" is permanently enabled" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 753 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1560255857190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_temp_ten " "LATCH primitive \"data_temp_ten\" is permanently enabled" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 739 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1560255857190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_body_temp_dec_ten " "LATCH primitive \"data_body_temp_dec_ten\" is permanently enabled" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 641 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1560255857190 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[12\] GND " "Pin \"sdram_addr\[12\]\" is stuck at GND" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560255859514 "|FAMS|sdram_addr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_pwm GND " "Pin \"lcd_pwm\" is stuck at GND" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560255859514 "|FAMS|lcd_pwm"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_reset GND " "Pin \"lcd_reset\" is stuck at GND" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560255859514 "|FAMS|lcd_reset"} { "Warning" "WMLS_MLS_STUCK_PIN" "bz VCC " "Pin \"bz\" is stuck at VCC" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560255859514 "|FAMS|bz"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_ctl1 GND " "Pin \"cmos_ctl1\" is stuck at GND" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560255859514 "|FAMS|cmos_ctl1"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_ctl2 GND " "Pin \"cmos_ctl2\" is stuck at GND" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560255859514 "|FAMS|cmos_ctl2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1560255859514 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560255860064 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "350 " "350 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1560255876777 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Add58~4 " "Logic cell \"Add58~4\"" {  } { { "FAMS.v" "Add58~4" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 754 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255876836 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add56~4 " "Logic cell \"Add56~4\"" {  } { { "FAMS.v" "Add56~4" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 740 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255876836 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add42~2 " "Logic cell \"Add42~2\"" {  } { { "FAMS.v" "Add42~2" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 642 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255876836 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add42~4 " "Logic cell \"Add42~4\"" {  } { { "FAMS.v" "Add42~4" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 642 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255876836 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add42~6 " "Logic cell \"Add42~6\"" {  } { { "FAMS.v" "Add42~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 642 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255876836 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add40~6 " "Logic cell \"Add40~6\"" {  } { { "FAMS.v" "Add40~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 628 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255876836 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add34~0 " "Logic cell \"Add34~0\"" {  } { { "FAMS.v" "Add34~0" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 567 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255876836 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add55~4 " "Logic cell \"Add55~4\"" {  } { { "FAMS.v" "Add55~4" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 733 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255876836 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add55~6 " "Logic cell \"Add55~6\"" {  } { { "FAMS.v" "Add55~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 733 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255876836 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add47~0 " "Logic cell \"Add47~0\"" {  } { { "FAMS.v" "Add47~0" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 677 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255876836 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add47~6 " "Logic cell \"Add47~6\"" {  } { { "FAMS.v" "Add47~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 677 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255876836 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add54~6 " "Logic cell \"Add54~6\"" {  } { { "FAMS.v" "Add54~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 726 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255876836 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add46~6 " "Logic cell \"Add46~6\"" {  } { { "FAMS.v" "Add46~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 670 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255876836 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add57~2 " "Logic cell \"Add57~2\"" {  } { { "FAMS.v" "Add57~2" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 747 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255876836 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add57~6 " "Logic cell \"Add57~6\"" {  } { { "FAMS.v" "Add57~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 747 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255876836 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add59~0 " "Logic cell \"Add59~0\"" {  } { { "FAMS.v" "Add59~0" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 761 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255876836 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add59~6 " "Logic cell \"Add59~6\"" {  } { { "FAMS.v" "Add59~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 761 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255876836 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add44~4 " "Logic cell \"Add44~4\"" {  } { { "FAMS.v" "Add44~4" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 656 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255876836 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add44~6 " "Logic cell \"Add44~6\"" {  } { { "FAMS.v" "Add44~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 656 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255876836 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add43~2 " "Logic cell \"Add43~2\"" {  } { { "FAMS.v" "Add43~2" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 649 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255876836 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add53~4 " "Logic cell \"Add53~4\"" {  } { { "FAMS.v" "Add53~4" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 719 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255876836 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add53~6 " "Logic cell \"Add53~6\"" {  } { { "FAMS.v" "Add53~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 719 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255876836 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add52~2 " "Logic cell \"Add52~2\"" {  } { { "FAMS.v" "Add52~2" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 712 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255876836 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add51~4 " "Logic cell \"Add51~4\"" {  } { { "FAMS.v" "Add51~4" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 705 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255876836 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add51~6 " "Logic cell \"Add51~6\"" {  } { { "FAMS.v" "Add51~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 705 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255876836 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add50~6 " "Logic cell \"Add50~6\"" {  } { { "FAMS.v" "Add50~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255876836 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add49~4 " "Logic cell \"Add49~4\"" {  } { { "FAMS.v" "Add49~4" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 691 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255876836 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add49~6 " "Logic cell \"Add49~6\"" {  } { { "FAMS.v" "Add49~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 691 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255876836 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add41~0 " "Logic cell \"Add41~0\"" {  } { { "FAMS.v" "Add41~0" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 635 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255876836 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add41~2 " "Logic cell \"Add41~2\"" {  } { { "FAMS.v" "Add41~2" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 635 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255876836 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add48~6 " "Logic cell \"Add48~6\"" {  } { { "FAMS.v" "Add48~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 684 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255876836 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add45~6 " "Logic cell \"Add45~6\"" {  } { { "FAMS.v" "Add45~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 663 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255876836 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1560255876836 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9612 " "Implemented 9612 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "54 " "Implemented 54 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1560255876896 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1560255876896 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "20 " "Implemented 20 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1560255876896 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9095 " "Implemented 9095 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1560255876896 ""} { "Info" "ICUT_CUT_TM_RAMS" "368 " "Implemented 368 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1560255876896 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1560255876896 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1560255876896 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/output_files/FAMS.map.smsg " "Generated suppressed messages file E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/output_files/FAMS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255877891 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 420 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 420 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5099 " "Peak virtual memory: 5099 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560255879106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 20:24:39 2019 " "Processing ended: Tue Jun 11 20:24:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560255879106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:07 " "Elapsed time: 00:02:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560255879106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:54 " "Total CPU time (on all processors): 00:02:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560255879106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560255879106 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1560255880665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560255880672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 20:24:40 2019 " "Processing started: Tue Jun 11 20:24:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560255880672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1560255880672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off FAMS -c FAMS --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off FAMS -c FAMS --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1560255880672 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1560255880817 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "Top " "Previously generated Fitter netlist for partition \"Top\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1560255881016 ""}  } {  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1560255881016 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255881016 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255881357 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "2 " "Resolved and merged 2 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1560255881541 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1560255881684 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1560255881684 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9745 " "Implemented 9745 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1560255882155 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1560255882155 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "20 " "Implemented 20 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1560255882155 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9262 " "Implemented 9262 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1560255882155 ""} { "Info" "ICUT_CUT_TM_RAMS" "368 " "Implemented 368 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1560255882155 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1560255882155 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1560255882155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 2 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560255882642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 20:24:42 2019 " "Processing ended: Tue Jun 11 20:24:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560255882642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560255882642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560255882642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1560255882642 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560255884233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560255884241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 20:24:43 2019 " "Processing started: Tue Jun 11 20:24:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560255884241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1560255884241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FAMS -c FAMS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FAMS -c FAMS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1560255884242 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1560255884373 ""}
{ "Info" "0" "" "Project  = FAMS" {  } {  } 0 0 "Project  = FAMS" 0 0 "Fitter" 0 0 1560255884374 ""}
{ "Info" "0" "" "Revision = FAMS" {  } {  } 0 0 "Revision = FAMS" 0 0 "Fitter" 0 0 1560255884374 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1560255884626 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1560255884626 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FAMS EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"FAMS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1560255884718 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560255884767 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560255884767 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 5686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1560255884812 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -90 -2500 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -90 degrees (-2500 ps) for system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 5687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1560255884812 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 2 3 0 0 " "Implementing clock multiplication of 2, clock division of 3, and phase shift of 0 degrees (0 ps) for system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 5688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1560255884812 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 5689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1560255884812 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\] 2 25 0 0 " "Implementing clock multiplication of 2, clock division of 25, and phase shift of 0 degrees (0 ps) for system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 5690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1560255884812 ""}  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 5686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1560255884812 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1560255884966 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560255885376 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560255885376 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560255885376 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1560255885376 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 23629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560255885399 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 23631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560255885399 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 23633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560255885399 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 23635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560255885399 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1560255885399 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1560255885405 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1560255885523 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 109 " "No exact pin location assignment(s) for 12 pins of 109 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1560255886001 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "140 " "The Timing Analyzer is analyzing 140 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1560255887148 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255887158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255887158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255887158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255887158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255887158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255887158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255887158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255887158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255887158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255887158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255887158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255887158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255887158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255887158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255887158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255887158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255887158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255887158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255887158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255887158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255887158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255887158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255887158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255887158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255887158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255887158 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1560255887158 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255887158 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1560255887158 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_9dq1 " "Entity dcfifo_9dq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255887158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255887158 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1560255887158 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ieq1 " "Entity dcfifo_ieq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255887158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255887158 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1560255887158 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255887158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255887158 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1560255887158 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1560255887158 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1560255887235 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.sdc " "Reading SDC File: 'e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1560255887247 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50m " "Node: clk_50m was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ROM_ppm:ROM_ppm_inst\|altsyncram:altsyncram_component\|altsyncram_06a1:auto_generated\|ram_block1a0~porta_address_reg0 clk_50m " "Register ROM_ppm:ROM_ppm_inst\|altsyncram:altsyncram_component\|altsyncram_06a1:auto_generated\|ram_block1a0~porta_address_reg0 is being clocked by clk_50m" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255887305 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560255887305 "|FAMS|clk_50m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|end_reg " "Node: sensor:sensor\|end_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sensor:sensor\|dout\[295\] sensor:sensor\|end_reg " "Latch sensor:sensor\|dout\[295\] is being clocked by sensor:sensor\|end_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255887305 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560255887305 "|FAMS|sensor:sensor|end_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|clk_sys " "Node: sensor:sensor\|clk_sys was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sensor:sensor\|end_reg sensor:sensor\|clk_sys " "Register sensor:sensor\|end_reg is being clocked by sensor:sensor\|clk_sys" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255887305 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560255887305 "|FAMS|sensor:sensor|clk_sys"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|num\[1\] " "Node: sensor:sensor\|num\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sensor:sensor\|key_data.01_5395 sensor:sensor\|num\[1\] " "Latch sensor:sensor\|key_data.01_5395 is being clocked by sensor:sensor\|num\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255887305 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560255887305 "|FAMS|sensor:sensor|num[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Oxygen:Oxygen\|num\[1\] " "Node: Oxygen:Oxygen\|num\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Oxygen:Oxygen\|word_data\[7\] Oxygen:Oxygen\|num\[1\] " "Latch Oxygen:Oxygen\|word_data\[7\] is being clocked by Oxygen:Oxygen\|num\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255887305 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560255887305 "|FAMS|Oxygen:Oxygen|num[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|num\[2\] " "Node: sensor:sensor\|num\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sensor:sensor\|slave_low\[1\] sensor:sensor\|num\[2\] " "Latch sensor:sensor\|slave_low\[1\] is being clocked by sensor:sensor\|num\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255887305 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560255887305 "|FAMS|sensor:sensor|num[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:heart_rate_ten\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:heart_rate_ten\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_heart_rate_ten qsys_system:u0\|qsys_system_h2_one:heart_rate_ten\|data_out\[1\] " "Latch data_heart_rate_ten is being clocked by qsys_system:u0\|qsys_system_h2_one:heart_rate_ten\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255887305 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560255887305 "|FAMS|qsys_system:u0|qsys_system_h2_one:heart_rate_ten|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:heart_rate_hun\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:heart_rate_hun\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_heart_rate_hun qsys_system:u0\|qsys_system_h2_one:heart_rate_hun\|data_out\[1\] " "Latch data_heart_rate_hun is being clocked by qsys_system:u0\|qsys_system_h2_one:heart_rate_hun\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255887305 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560255887305 "|FAMS|qsys_system:u0|qsys_system_h2_one:heart_rate_hun|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:harmful_one\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:harmful_one\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_harmful_one qsys_system:u0\|qsys_system_h2_one:harmful_one\|data_out\[1\] " "Latch data_harmful_one is being clocked by qsys_system:u0\|qsys_system_h2_one:harmful_one\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255887305 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560255887305 "|FAMS|qsys_system:u0|qsys_system_h2_one:harmful_one|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_Driver:LCD_Driver\|hcount_r\[10\] " "Node: LCD_Driver:LCD_Driver\|hcount_r\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch rdaddress_chinese\[12\] LCD_Driver:LCD_Driver\|hcount_r\[10\] " "Latch rdaddress_chinese\[12\] is being clocked by LCD_Driver:LCD_Driver\|hcount_r\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255887305 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560255887305 "|FAMS|LCD_Driver:LCD_Driver|hcount_r[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Process:Process\|clk_data " "Node: Process:Process\|clk_data was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Process:Process\|data_out_reg\[15\] Process:Process\|clk_data " "Latch Process:Process\|data_out_reg\[15\] is being clocked by Process:Process\|clk_data" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255887305 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560255887305 "|FAMS|Process:Process|clk_data"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart_rx:uart_rx\|uart_done " "Node: uart_rx:uart_rx\|uart_done was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Process:Process\|clk_data uart_rx:uart_rx\|uart_done " "Register Process:Process\|clk_data is being clocked by uart_rx:uart_rx\|uart_done" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255887306 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560255887306 "|FAMS|uart_rx:uart_rx|uart_done"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AD7928:AD7928\|adc_cs_n " "Node: AD7928:AD7928\|adc_cs_n was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AD7928:AD7928\|dout_4\[7\] AD7928:AD7928\|adc_cs_n " "Register AD7928:AD7928\|dout_4\[7\] is being clocked by AD7928:AD7928\|adc_cs_n" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255887306 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560255887306 "|FAMS|AD7928:AD7928|adc_cs_n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos_pclk " "Node: cmos_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|delayed_wrptr_g\[0\] cmos_pclk " "Register Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|delayed_wrptr_g\[0\] is being clocked by cmos_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255887306 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560255887306 "|FAMS|cmos_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Oxygen:Oxygen\|clk_sys " "Node: Oxygen:Oxygen\|clk_sys was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Oxygen:Oxygen\|cnt\[0\] Oxygen:Oxygen\|clk_sys " "Register Oxygen:Oxygen\|cnt\[0\] is being clocked by Oxygen:Oxygen\|clk_sys" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255887306 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560255887306 "|FAMS|Oxygen:Oxygen|clk_sys"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:h2_one\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:h2_one\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_h2_one qsys_system:u0\|qsys_system_h2_one:h2_one\|data_out\[1\] " "Latch data_h2_one is being clocked by qsys_system:u0\|qsys_system_h2_one:h2_one\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255887306 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560255887306 "|FAMS|qsys_system:u0|qsys_system_h2_one:h2_one|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:oxy_ten\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:oxy_ten\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_oxy_ten qsys_system:u0\|qsys_system_h2_one:oxy_ten\|data_out\[1\] " "Latch data_oxy_ten is being clocked by qsys_system:u0\|qsys_system_h2_one:oxy_ten\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255887306 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560255887306 "|FAMS|qsys_system:u0|qsys_system_h2_one:oxy_ten|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:h2_ten\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:h2_ten\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_h2_ten qsys_system:u0\|qsys_system_h2_one:h2_ten\|data_out\[1\] " "Latch data_h2_ten is being clocked by qsys_system:u0\|qsys_system_h2_one:h2_ten\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255887306 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560255887306 "|FAMS|qsys_system:u0|qsys_system_h2_one:h2_ten|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[17\] " "Node: DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[17\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_temp_one DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[17\] " "Latch data_temp_one is being clocked by DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[17\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255887306 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560255887306 "|FAMS|DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst|get_data[17]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[33\] " "Node: DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[33\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_hum_one DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[33\] " "Latch data_hum_one is being clocked by DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[33\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255887306 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560255887306 "|FAMS|DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst|get_data[33]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:harmful_ten\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:harmful_ten\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_harmful_ten qsys_system:u0\|qsys_system_h2_one:harmful_ten\|data_out\[1\] " "Latch data_harmful_ten is being clocked by qsys_system:u0\|qsys_system_h2_one:harmful_ten\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255887306 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560255887306 "|FAMS|qsys_system:u0|qsys_system_h2_one:harmful_ten|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:natural_one\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:natural_one\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_natural_one qsys_system:u0\|qsys_system_h2_one:natural_one\|data_out\[1\] " "Latch data_natural_one is being clocked by qsys_system:u0\|qsys_system_h2_one:natural_one\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255887306 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560255887306 "|FAMS|qsys_system:u0|qsys_system_h2_one:natural_one|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:natural_ten\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:natural_ten\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_natural_ten qsys_system:u0\|qsys_system_h2_one:natural_ten\|data_out\[1\] " "Latch data_natural_ten is being clocked by qsys_system:u0\|qsys_system_h2_one:natural_ten\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255887306 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560255887306 "|FAMS|qsys_system:u0|qsys_system_h2_one:natural_ten|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:liquefied_one\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:liquefied_one\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_liquefied_one qsys_system:u0\|qsys_system_h2_one:liquefied_one\|data_out\[1\] " "Latch data_liquefied_one is being clocked by qsys_system:u0\|qsys_system_h2_one:liquefied_one\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255887306 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560255887306 "|FAMS|qsys_system:u0|qsys_system_h2_one:liquefied_one|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|dout\[297\] " "Node: sensor:sensor\|dout\[297\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_body_temp_int_one sensor:sensor\|dout\[297\] " "Latch data_body_temp_int_one is being clocked by sensor:sensor\|dout\[297\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255887307 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560255887307 "|FAMS|sensor:sensor|dout[297]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:liquefied_ten\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:liquefied_ten\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_liquefied_ten qsys_system:u0\|qsys_system_h2_one:liquefied_ten\|data_out\[1\] " "Latch data_liquefied_ten is being clocked by qsys_system:u0\|qsys_system_h2_one:liquefied_ten\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255887307 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560255887307 "|FAMS|qsys_system:u0|qsys_system_h2_one:liquefied_ten|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:heart_rate_one\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:heart_rate_one\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_heart_rate_one qsys_system:u0\|qsys_system_h2_one:heart_rate_one\|data_out\[1\] " "Latch data_heart_rate_one is being clocked by qsys_system:u0\|qsys_system_h2_one:heart_rate_one\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255887307 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560255887307 "|FAMS|qsys_system:u0|qsys_system_h2_one:heart_rate_one|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PC2FPGA_UART_Test:bt_inst\|txd_cnt\[1\] " "Node: PC2FPGA_UART_Test:bt_inst\|txd_cnt\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch PC2FPGA_UART_Test:bt_inst\|txd_data\[5\] PC2FPGA_UART_Test:bt_inst\|txd_cnt\[1\] " "Latch PC2FPGA_UART_Test:bt_inst\|txd_data\[5\] is being clocked by PC2FPGA_UART_Test:bt_inst\|txd_cnt\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255887307 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560255887307 "|FAMS|PC2FPGA_UART_Test:bt_inst|txd_cnt[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:oxy_one\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:oxy_one\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_oxy_one qsys_system:u0\|qsys_system_h2_one:oxy_one\|data_out\[1\] " "Latch data_oxy_one is being clocked by qsys_system:u0\|qsys_system_h2_one:oxy_one\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255887307 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560255887307 "|FAMS|qsys_system:u0|qsys_system_h2_one:oxy_one|data_out[1]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560255887422 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560255887422 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560255887422 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560255887422 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560255887422 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1560255887422 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1560255887423 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1560255887423 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1560255887423 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1560255887423 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1560255887424 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1560255887424 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1560255887424 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1560255887424 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1560255887424 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560255887961 ""}  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 5686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560255887961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560255887961 ""}  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 5686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560255887961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_1) " "Automatically promoted node system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560255887962 ""}  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 5686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560255887962 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1) " "Automatically promoted node system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560255887962 ""}  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 5686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560255887962 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C3 of PLL_1) " "Automatically promoted node system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560255887962 ""}  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 5686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560255887962 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sensor:sensor\|clk_sys  " "Automatically promoted node sensor:sensor\|clk_sys " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560255887962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor:sensor\|clk_sys~0 " "Destination node sensor:sensor\|clk_sys~0" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 12955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560255887962 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1560255887962 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 3626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560255887962 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560255887962 ""}  } { { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 23060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560255887962 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sensor:sensor\|end_reg  " "Automatically promoted node sensor:sensor\|end_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560255887962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor:sensor\|end_reg~2 " "Destination node sensor:sensor\|end_reg~2" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 10867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560255887962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys_system:u0\|qsys_system_end_o:end_o\|read_mux_out " "Destination node qsys_system:u0\|qsys_system_end_o:end_o\|read_mux_out" {  } { { "db/ip/qsys_system/submodules/qsys_system_end_o.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_end_o.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 2641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560255887962 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1560255887962 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 3632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560255887962 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AD7928:AD7928\|adc_cs_n  " "Automatically promoted node AD7928:AD7928\|adc_cs_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560255887962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AD7928:AD7928\|adc_cs_n~0 " "Destination node AD7928:AD7928\|adc_cs_n~0" {  } { { "rtl/ADC/AD7928.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/ADC/AD7928.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 9848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560255887962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AD7928:AD7928\|cs_n_wrsigrise~0 " "Destination node AD7928:AD7928\|cs_n_wrsigrise~0" {  } { { "rtl/ADC/AD7928.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/ADC/AD7928.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 13549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560255887962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AD7928:AD7928\|always6~0 " "Destination node AD7928:AD7928\|always6~0" {  } { { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 16580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560255887962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AD7928:AD7928\|cs_n~0 " "Destination node AD7928:AD7928\|cs_n~0" {  } { { "rtl/ADC/AD7928.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/ADC/AD7928.v" 95 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 17062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560255887962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_cs_n~output " "Destination node adc_cs_n~output" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 23569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560255887962 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1560255887962 ""}  } { { "rtl/ADC/AD7928.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/ADC/AD7928.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 3124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560255887962 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Process:Process\|clk_data  " "Automatically promoted node Process:Process\|clk_data " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560255887962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Process:Process\|clk_data~0 " "Destination node Process:Process\|clk_data~0" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 12741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560255887962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Process:Process\|data_out_reg~0 " "Destination node Process:Process\|data_out_reg~0" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 13491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560255887962 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1560255887962 ""}  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 4478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560255887962 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1560255889026 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560255889039 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560255889040 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560255889055 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560255889077 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1560255889097 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1560255889097 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1560255889112 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1560255889360 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1560255889372 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1560255889372 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "12 unused 2.5V 2 10 0 " "Number of I/O pins in group: 12 (unused VREF, 2.5V VCCIO, 2 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1560255889447 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1560255889447 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1560255889447 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 18 3 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 18 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560255889448 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 7 12 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560255889448 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 5 21 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560255889448 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 11 16 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560255889448 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 23 2 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 23 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560255889448 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 12 2 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560255889448 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 15 11 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560255889448 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 14 12 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560255889448 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1560255889448 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1560255889448 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[1\] sdram_clk~output " "PLL \"system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "rtl/system_index/pll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/pll.v" 119 0 0 } } { "rtl/system_index/system_ctrl_pll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/system_ctrl_pll.v" 97 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 105 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 8 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1560255889557 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[2\] lcd_clk~output " "PLL \"system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"lcd_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "rtl/system_index/pll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/pll.v" 119 0 0 } } { "rtl/system_index/system_ctrl_pll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/system_ctrl_pll.v" 97 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 105 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 21 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1560255889558 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[3\] cmos_xclk~output " "PLL \"system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"cmos_xclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "rtl/system_index/pll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/pll.v" 119 0 0 } } { "rtl/system_index/system_ctrl_pll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/system_ctrl_pll.v" 97 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 105 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 46 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1560255889558 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cmos_rst_n " "Node \"cmos_rst_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_rst_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560255889748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "eeprom_scl " "Node \"eeprom_scl\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eeprom_scl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560255889748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "eeprom_sda " "Node \"eeprom_sda\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eeprom_sda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560255889748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gy_mcu90640_rxd " "Node \"gy_mcu90640_rxd\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gy_mcu90640_rxd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560255889748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[1\] " "Node \"key\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560255889748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[2\] " "Node \"key\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560255889748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[3\] " "Node \"key\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560255889748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key_b " "Node \"key_b\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_b" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560255889748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[0\] " "Node \"led\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560255889748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[1\] " "Node \"led\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560255889748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[2\] " "Node \"led\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560255889748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[3\] " "Node \"led\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560255889748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[4\] " "Node \"led\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560255889748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[5\] " "Node \"led\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560255889748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[6\] " "Node \"led\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560255889748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[7\] " "Node \"led\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560255889748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[8\] " "Node \"led\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560255889748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[9\] " "Node \"led\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560255889748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rxd " "Node \"rxd\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rxd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560255889748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "txd " "Node \"txd\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "txd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560255889748 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1560255889748 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560255889749 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1560255889765 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1560255890991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560255893031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1560255893114 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1560255897739 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560255897739 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1560255900201 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "22 " "Router estimated average interconnect usage is 22% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1560255902790 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1560255902790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1560255904013 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1560255904013 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1560255904013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560255904020 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.90 " "Total time spent on timing analysis during the Fitter is 0.90 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1560255904812 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560255904894 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560255906367 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560255906371 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560255908785 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560255911422 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1560255911950 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/output_files/FAMS.fit.smsg " "Generated suppressed messages file E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/output_files/FAMS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1560255912521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 68 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5673 " "Peak virtual memory: 5673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560255914753 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 20:25:14 2019 " "Processing ended: Tue Jun 11 20:25:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560255914753 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560255914753 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560255914753 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1560255914753 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1560255916164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560255916172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 20:25:16 2019 " "Processing started: Tue Jun 11 20:25:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560255916172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1560255916172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FAMS -c FAMS " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FAMS -c FAMS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1560255916172 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1560255916756 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1560255917696 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1560255917719 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560255917981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 20:25:17 2019 " "Processing ended: Tue Jun 11 20:25:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560255917981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560255917981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560255917981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1560255917981 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1560255918814 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1560255919688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560255919698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 20:25:19 2019 " "Processing started: Tue Jun 11 20:25:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560255919698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1560255919698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FAMS -c FAMS " "Command: quartus_sta FAMS -c FAMS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1560255919698 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1560255919849 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1560255920418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1560255920419 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560255920464 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560255920465 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "140 " "The Timing Analyzer is analyzing 140 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1560255920871 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255921087 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255921087 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255921087 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255921087 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255921087 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255921087 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255921087 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255921087 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255921087 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255921087 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255921087 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255921087 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255921087 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255921087 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255921087 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255921087 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255921087 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255921087 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255921087 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255921087 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255921087 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255921087 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255921087 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255921087 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255921087 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255921087 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1560255921087 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255921087 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1560255921087 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_9dq1 " "Entity dcfifo_9dq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255921087 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255921087 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1560255921087 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ieq1 " "Entity dcfifo_ieq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255921087 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255921087 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1560255921087 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255921087 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560255921087 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1560255921087 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1560255921087 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1560255921141 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.sdc " "Reading SDC File: 'e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1560255921155 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50m " "Node: clk_50m was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ROM_ppm:ROM_ppm_inst\|altsyncram:altsyncram_component\|altsyncram_06a1:auto_generated\|ram_block1a0~porta_address_reg0 clk_50m " "Register ROM_ppm:ROM_ppm_inst\|altsyncram:altsyncram_component\|altsyncram_06a1:auto_generated\|ram_block1a0~porta_address_reg0 is being clocked by clk_50m" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255921196 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255921196 "|FAMS|clk_50m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|end_reg " "Node: sensor:sensor\|end_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sensor:sensor\|dout\[295\] sensor:sensor\|end_reg " "Latch sensor:sensor\|dout\[295\] is being clocked by sensor:sensor\|end_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255921196 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255921196 "|FAMS|sensor:sensor|end_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|clk_sys " "Node: sensor:sensor\|clk_sys was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sensor:sensor\|end_reg sensor:sensor\|clk_sys " "Register sensor:sensor\|end_reg is being clocked by sensor:sensor\|clk_sys" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255921196 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255921196 "|FAMS|sensor:sensor|clk_sys"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|num\[1\] " "Node: sensor:sensor\|num\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sensor:sensor\|key_data.01_5395 sensor:sensor\|num\[1\] " "Latch sensor:sensor\|key_data.01_5395 is being clocked by sensor:sensor\|num\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255921196 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255921196 "|FAMS|sensor:sensor|num[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Oxygen:Oxygen\|num\[1\] " "Node: Oxygen:Oxygen\|num\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Oxygen:Oxygen\|word_data\[7\] Oxygen:Oxygen\|num\[1\] " "Latch Oxygen:Oxygen\|word_data\[7\] is being clocked by Oxygen:Oxygen\|num\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255921196 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255921196 "|FAMS|Oxygen:Oxygen|num[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|num\[2\] " "Node: sensor:sensor\|num\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sensor:sensor\|slave_low\[1\] sensor:sensor\|num\[2\] " "Latch sensor:sensor\|slave_low\[1\] is being clocked by sensor:sensor\|num\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255921196 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255921196 "|FAMS|sensor:sensor|num[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:heart_rate_ten\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:heart_rate_ten\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_heart_rate_ten qsys_system:u0\|qsys_system_h2_one:heart_rate_ten\|data_out\[1\] " "Latch data_heart_rate_ten is being clocked by qsys_system:u0\|qsys_system_h2_one:heart_rate_ten\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255921196 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255921196 "|FAMS|qsys_system:u0|qsys_system_h2_one:heart_rate_ten|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:heart_rate_hun\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:heart_rate_hun\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_heart_rate_hun qsys_system:u0\|qsys_system_h2_one:heart_rate_hun\|data_out\[1\] " "Latch data_heart_rate_hun is being clocked by qsys_system:u0\|qsys_system_h2_one:heart_rate_hun\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255921196 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255921196 "|FAMS|qsys_system:u0|qsys_system_h2_one:heart_rate_hun|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:harmful_one\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:harmful_one\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_harmful_one qsys_system:u0\|qsys_system_h2_one:harmful_one\|data_out\[1\] " "Latch data_harmful_one is being clocked by qsys_system:u0\|qsys_system_h2_one:harmful_one\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255921196 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255921196 "|FAMS|qsys_system:u0|qsys_system_h2_one:harmful_one|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_Driver:LCD_Driver\|hcount_r\[10\] " "Node: LCD_Driver:LCD_Driver\|hcount_r\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch rdaddress_chinese\[12\] LCD_Driver:LCD_Driver\|hcount_r\[10\] " "Latch rdaddress_chinese\[12\] is being clocked by LCD_Driver:LCD_Driver\|hcount_r\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255921197 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255921197 "|FAMS|LCD_Driver:LCD_Driver|hcount_r[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Process:Process\|clk_data " "Node: Process:Process\|clk_data was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Process:Process\|data_out_reg\[15\] Process:Process\|clk_data " "Latch Process:Process\|data_out_reg\[15\] is being clocked by Process:Process\|clk_data" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255921197 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255921197 "|FAMS|Process:Process|clk_data"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart_rx:uart_rx\|uart_done " "Node: uart_rx:uart_rx\|uart_done was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Process:Process\|clk_data uart_rx:uart_rx\|uart_done " "Register Process:Process\|clk_data is being clocked by uart_rx:uart_rx\|uart_done" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255921197 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255921197 "|FAMS|uart_rx:uart_rx|uart_done"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AD7928:AD7928\|adc_cs_n " "Node: AD7928:AD7928\|adc_cs_n was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AD7928:AD7928\|dout_1\[7\] AD7928:AD7928\|adc_cs_n " "Register AD7928:AD7928\|dout_1\[7\] is being clocked by AD7928:AD7928\|adc_cs_n" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255921197 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255921197 "|FAMS|AD7928:AD7928|adc_cs_n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos_pclk " "Node: cmos_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|delayed_wrptr_g\[3\] cmos_pclk " "Register Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|delayed_wrptr_g\[3\] is being clocked by cmos_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255921197 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255921197 "|FAMS|cmos_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Oxygen:Oxygen\|clk_sys " "Node: Oxygen:Oxygen\|clk_sys was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Oxygen:Oxygen\|cnt\[0\] Oxygen:Oxygen\|clk_sys " "Register Oxygen:Oxygen\|cnt\[0\] is being clocked by Oxygen:Oxygen\|clk_sys" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255921197 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255921197 "|FAMS|Oxygen:Oxygen|clk_sys"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:h2_one\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:h2_one\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_h2_one qsys_system:u0\|qsys_system_h2_one:h2_one\|data_out\[1\] " "Latch data_h2_one is being clocked by qsys_system:u0\|qsys_system_h2_one:h2_one\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255921197 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255921197 "|FAMS|qsys_system:u0|qsys_system_h2_one:h2_one|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:oxy_ten\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:oxy_ten\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_oxy_ten qsys_system:u0\|qsys_system_h2_one:oxy_ten\|data_out\[1\] " "Latch data_oxy_ten is being clocked by qsys_system:u0\|qsys_system_h2_one:oxy_ten\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255921197 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255921197 "|FAMS|qsys_system:u0|qsys_system_h2_one:oxy_ten|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:h2_ten\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:h2_ten\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_h2_ten qsys_system:u0\|qsys_system_h2_one:h2_ten\|data_out\[1\] " "Latch data_h2_ten is being clocked by qsys_system:u0\|qsys_system_h2_one:h2_ten\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255921197 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255921197 "|FAMS|qsys_system:u0|qsys_system_h2_one:h2_ten|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[17\] " "Node: DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[17\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_temp_one DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[17\] " "Latch data_temp_one is being clocked by DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[17\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255921197 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255921197 "|FAMS|DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst|get_data[17]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[33\] " "Node: DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[33\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_hum_one DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[33\] " "Latch data_hum_one is being clocked by DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[33\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255921197 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255921197 "|FAMS|DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst|get_data[33]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:harmful_ten\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:harmful_ten\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_harmful_ten qsys_system:u0\|qsys_system_h2_one:harmful_ten\|data_out\[1\] " "Latch data_harmful_ten is being clocked by qsys_system:u0\|qsys_system_h2_one:harmful_ten\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255921197 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255921197 "|FAMS|qsys_system:u0|qsys_system_h2_one:harmful_ten|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:natural_one\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:natural_one\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_natural_one qsys_system:u0\|qsys_system_h2_one:natural_one\|data_out\[1\] " "Latch data_natural_one is being clocked by qsys_system:u0\|qsys_system_h2_one:natural_one\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255921197 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255921197 "|FAMS|qsys_system:u0|qsys_system_h2_one:natural_one|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:natural_ten\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:natural_ten\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_natural_ten qsys_system:u0\|qsys_system_h2_one:natural_ten\|data_out\[1\] " "Latch data_natural_ten is being clocked by qsys_system:u0\|qsys_system_h2_one:natural_ten\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255921197 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255921197 "|FAMS|qsys_system:u0|qsys_system_h2_one:natural_ten|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:liquefied_one\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:liquefied_one\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_liquefied_one qsys_system:u0\|qsys_system_h2_one:liquefied_one\|data_out\[1\] " "Latch data_liquefied_one is being clocked by qsys_system:u0\|qsys_system_h2_one:liquefied_one\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255921197 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255921197 "|FAMS|qsys_system:u0|qsys_system_h2_one:liquefied_one|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|dout\[297\] " "Node: sensor:sensor\|dout\[297\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_body_temp_int_one sensor:sensor\|dout\[297\] " "Latch data_body_temp_int_one is being clocked by sensor:sensor\|dout\[297\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255921198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255921198 "|FAMS|sensor:sensor|dout[297]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:liquefied_ten\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:liquefied_ten\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_liquefied_ten qsys_system:u0\|qsys_system_h2_one:liquefied_ten\|data_out\[1\] " "Latch data_liquefied_ten is being clocked by qsys_system:u0\|qsys_system_h2_one:liquefied_ten\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255921198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255921198 "|FAMS|qsys_system:u0|qsys_system_h2_one:liquefied_ten|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:heart_rate_one\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:heart_rate_one\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_heart_rate_one qsys_system:u0\|qsys_system_h2_one:heart_rate_one\|data_out\[1\] " "Latch data_heart_rate_one is being clocked by qsys_system:u0\|qsys_system_h2_one:heart_rate_one\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255921198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255921198 "|FAMS|qsys_system:u0|qsys_system_h2_one:heart_rate_one|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PC2FPGA_UART_Test:bt_inst\|txd_cnt\[1\] " "Node: PC2FPGA_UART_Test:bt_inst\|txd_cnt\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch PC2FPGA_UART_Test:bt_inst\|txd_data\[5\] PC2FPGA_UART_Test:bt_inst\|txd_cnt\[1\] " "Latch PC2FPGA_UART_Test:bt_inst\|txd_data\[5\] is being clocked by PC2FPGA_UART_Test:bt_inst\|txd_cnt\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255921198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255921198 "|FAMS|PC2FPGA_UART_Test:bt_inst|txd_cnt[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:oxy_one\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:oxy_one\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_oxy_one qsys_system:u0\|qsys_system_h2_one:oxy_one\|data_out\[1\] " "Latch data_oxy_one is being clocked by qsys_system:u0\|qsys_system_h2_one:oxy_one\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255921198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255921198 "|FAMS|qsys_system:u0|qsys_system_h2_one:oxy_one|data_out[1]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560255921262 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560255921262 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560255921262 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560255921262 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560255921262 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560255921262 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1560255921263 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1560255921263 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1560255921263 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1560255921263 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1560255921263 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1560255921292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.441 " "Worst-case setup slack is 44.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255921313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255921313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.441               0.000 altera_reserved_tck  " "   44.441               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255921313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560255921313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255921318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255921318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 altera_reserved_tck  " "    0.453               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255921318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560255921318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.555 " "Worst-case recovery slack is 47.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255921321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255921321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.555               0.000 altera_reserved_tck  " "   47.555               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255921321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560255921321 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.341 " "Worst-case removal slack is 1.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255921324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255921324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.341               0.000 altera_reserved_tck  " "    1.341               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255921324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560255921324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.662 " "Worst-case minimum pulse width slack is 49.662" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255921326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255921326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.662               0.000 altera_reserved_tck  " "   49.662               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255921326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560255921326 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560255921382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560255921382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560255921382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560255921382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.106 ns " "Worst Case Available Settling Time: 197.106 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560255921382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560255921382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560255921382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560255921382 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560255921382 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1560255921388 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1560255921428 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1560255922856 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50m " "Node: clk_50m was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ROM_ppm:ROM_ppm_inst\|altsyncram:altsyncram_component\|altsyncram_06a1:auto_generated\|ram_block1a0~porta_address_reg0 clk_50m " "Register ROM_ppm:ROM_ppm_inst\|altsyncram:altsyncram_component\|altsyncram_06a1:auto_generated\|ram_block1a0~porta_address_reg0 is being clocked by clk_50m" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923406 "|FAMS|clk_50m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|end_reg " "Node: sensor:sensor\|end_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sensor:sensor\|dout\[295\] sensor:sensor\|end_reg " "Latch sensor:sensor\|dout\[295\] is being clocked by sensor:sensor\|end_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923406 "|FAMS|sensor:sensor|end_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|clk_sys " "Node: sensor:sensor\|clk_sys was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sensor:sensor\|end_reg sensor:sensor\|clk_sys " "Register sensor:sensor\|end_reg is being clocked by sensor:sensor\|clk_sys" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923406 "|FAMS|sensor:sensor|clk_sys"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|num\[1\] " "Node: sensor:sensor\|num\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sensor:sensor\|key_data.01_5395 sensor:sensor\|num\[1\] " "Latch sensor:sensor\|key_data.01_5395 is being clocked by sensor:sensor\|num\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923406 "|FAMS|sensor:sensor|num[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Oxygen:Oxygen\|num\[1\] " "Node: Oxygen:Oxygen\|num\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Oxygen:Oxygen\|word_data\[7\] Oxygen:Oxygen\|num\[1\] " "Latch Oxygen:Oxygen\|word_data\[7\] is being clocked by Oxygen:Oxygen\|num\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923406 "|FAMS|Oxygen:Oxygen|num[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|num\[2\] " "Node: sensor:sensor\|num\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sensor:sensor\|slave_low\[1\] sensor:sensor\|num\[2\] " "Latch sensor:sensor\|slave_low\[1\] is being clocked by sensor:sensor\|num\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923406 "|FAMS|sensor:sensor|num[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:heart_rate_ten\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:heart_rate_ten\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_heart_rate_ten qsys_system:u0\|qsys_system_h2_one:heart_rate_ten\|data_out\[1\] " "Latch data_heart_rate_ten is being clocked by qsys_system:u0\|qsys_system_h2_one:heart_rate_ten\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923406 "|FAMS|qsys_system:u0|qsys_system_h2_one:heart_rate_ten|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:heart_rate_hun\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:heart_rate_hun\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_heart_rate_hun qsys_system:u0\|qsys_system_h2_one:heart_rate_hun\|data_out\[1\] " "Latch data_heart_rate_hun is being clocked by qsys_system:u0\|qsys_system_h2_one:heart_rate_hun\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923406 "|FAMS|qsys_system:u0|qsys_system_h2_one:heart_rate_hun|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:harmful_one\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:harmful_one\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_harmful_one qsys_system:u0\|qsys_system_h2_one:harmful_one\|data_out\[1\] " "Latch data_harmful_one is being clocked by qsys_system:u0\|qsys_system_h2_one:harmful_one\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923406 "|FAMS|qsys_system:u0|qsys_system_h2_one:harmful_one|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_Driver:LCD_Driver\|hcount_r\[10\] " "Node: LCD_Driver:LCD_Driver\|hcount_r\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch rdaddress_chinese\[12\] LCD_Driver:LCD_Driver\|hcount_r\[10\] " "Latch rdaddress_chinese\[12\] is being clocked by LCD_Driver:LCD_Driver\|hcount_r\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923406 "|FAMS|LCD_Driver:LCD_Driver|hcount_r[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Process:Process\|clk_data " "Node: Process:Process\|clk_data was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Process:Process\|data_out_reg\[15\] Process:Process\|clk_data " "Latch Process:Process\|data_out_reg\[15\] is being clocked by Process:Process\|clk_data" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923406 "|FAMS|Process:Process|clk_data"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart_rx:uart_rx\|uart_done " "Node: uart_rx:uart_rx\|uart_done was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Process:Process\|clk_data uart_rx:uart_rx\|uart_done " "Register Process:Process\|clk_data is being clocked by uart_rx:uart_rx\|uart_done" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923406 "|FAMS|uart_rx:uart_rx|uart_done"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AD7928:AD7928\|adc_cs_n " "Node: AD7928:AD7928\|adc_cs_n was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AD7928:AD7928\|dout_1\[7\] AD7928:AD7928\|adc_cs_n " "Register AD7928:AD7928\|dout_1\[7\] is being clocked by AD7928:AD7928\|adc_cs_n" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923406 "|FAMS|AD7928:AD7928|adc_cs_n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos_pclk " "Node: cmos_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|delayed_wrptr_g\[3\] cmos_pclk " "Register Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|delayed_wrptr_g\[3\] is being clocked by cmos_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923407 "|FAMS|cmos_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Oxygen:Oxygen\|clk_sys " "Node: Oxygen:Oxygen\|clk_sys was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Oxygen:Oxygen\|cnt\[0\] Oxygen:Oxygen\|clk_sys " "Register Oxygen:Oxygen\|cnt\[0\] is being clocked by Oxygen:Oxygen\|clk_sys" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923407 "|FAMS|Oxygen:Oxygen|clk_sys"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:h2_one\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:h2_one\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_h2_one qsys_system:u0\|qsys_system_h2_one:h2_one\|data_out\[1\] " "Latch data_h2_one is being clocked by qsys_system:u0\|qsys_system_h2_one:h2_one\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923407 "|FAMS|qsys_system:u0|qsys_system_h2_one:h2_one|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:oxy_ten\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:oxy_ten\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_oxy_ten qsys_system:u0\|qsys_system_h2_one:oxy_ten\|data_out\[1\] " "Latch data_oxy_ten is being clocked by qsys_system:u0\|qsys_system_h2_one:oxy_ten\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923407 "|FAMS|qsys_system:u0|qsys_system_h2_one:oxy_ten|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:h2_ten\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:h2_ten\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_h2_ten qsys_system:u0\|qsys_system_h2_one:h2_ten\|data_out\[1\] " "Latch data_h2_ten is being clocked by qsys_system:u0\|qsys_system_h2_one:h2_ten\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923407 "|FAMS|qsys_system:u0|qsys_system_h2_one:h2_ten|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[17\] " "Node: DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[17\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_temp_one DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[17\] " "Latch data_temp_one is being clocked by DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[17\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923407 "|FAMS|DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst|get_data[17]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[33\] " "Node: DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[33\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_hum_one DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[33\] " "Latch data_hum_one is being clocked by DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[33\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923407 "|FAMS|DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst|get_data[33]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:harmful_ten\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:harmful_ten\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_harmful_ten qsys_system:u0\|qsys_system_h2_one:harmful_ten\|data_out\[1\] " "Latch data_harmful_ten is being clocked by qsys_system:u0\|qsys_system_h2_one:harmful_ten\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923407 "|FAMS|qsys_system:u0|qsys_system_h2_one:harmful_ten|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:natural_one\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:natural_one\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_natural_one qsys_system:u0\|qsys_system_h2_one:natural_one\|data_out\[1\] " "Latch data_natural_one is being clocked by qsys_system:u0\|qsys_system_h2_one:natural_one\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923407 "|FAMS|qsys_system:u0|qsys_system_h2_one:natural_one|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:natural_ten\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:natural_ten\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_natural_ten qsys_system:u0\|qsys_system_h2_one:natural_ten\|data_out\[1\] " "Latch data_natural_ten is being clocked by qsys_system:u0\|qsys_system_h2_one:natural_ten\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923407 "|FAMS|qsys_system:u0|qsys_system_h2_one:natural_ten|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:liquefied_one\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:liquefied_one\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_liquefied_one qsys_system:u0\|qsys_system_h2_one:liquefied_one\|data_out\[1\] " "Latch data_liquefied_one is being clocked by qsys_system:u0\|qsys_system_h2_one:liquefied_one\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923407 "|FAMS|qsys_system:u0|qsys_system_h2_one:liquefied_one|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|dout\[297\] " "Node: sensor:sensor\|dout\[297\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_body_temp_int_one sensor:sensor\|dout\[297\] " "Latch data_body_temp_int_one is being clocked by sensor:sensor\|dout\[297\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923407 "|FAMS|sensor:sensor|dout[297]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:liquefied_ten\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:liquefied_ten\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_liquefied_ten qsys_system:u0\|qsys_system_h2_one:liquefied_ten\|data_out\[1\] " "Latch data_liquefied_ten is being clocked by qsys_system:u0\|qsys_system_h2_one:liquefied_ten\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923407 "|FAMS|qsys_system:u0|qsys_system_h2_one:liquefied_ten|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:heart_rate_one\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:heart_rate_one\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_heart_rate_one qsys_system:u0\|qsys_system_h2_one:heart_rate_one\|data_out\[1\] " "Latch data_heart_rate_one is being clocked by qsys_system:u0\|qsys_system_h2_one:heart_rate_one\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923407 "|FAMS|qsys_system:u0|qsys_system_h2_one:heart_rate_one|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PC2FPGA_UART_Test:bt_inst\|txd_cnt\[1\] " "Node: PC2FPGA_UART_Test:bt_inst\|txd_cnt\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch PC2FPGA_UART_Test:bt_inst\|txd_data\[5\] PC2FPGA_UART_Test:bt_inst\|txd_cnt\[1\] " "Latch PC2FPGA_UART_Test:bt_inst\|txd_data\[5\] is being clocked by PC2FPGA_UART_Test:bt_inst\|txd_cnt\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923407 "|FAMS|PC2FPGA_UART_Test:bt_inst|txd_cnt[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:oxy_one\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:oxy_one\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_oxy_one qsys_system:u0\|qsys_system_h2_one:oxy_one\|data_out\[1\] " "Latch data_oxy_one is being clocked by qsys_system:u0\|qsys_system_h2_one:oxy_one\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923408 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923408 "|FAMS|qsys_system:u0|qsys_system_h2_one:oxy_one|data_out[1]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560255923414 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560255923414 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560255923414 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560255923414 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560255923414 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560255923414 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1560255923414 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1560255923414 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1560255923414 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1560255923414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.944 " "Worst-case setup slack is 44.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255923428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255923428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.944               0.000 altera_reserved_tck  " "   44.944               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255923428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560255923428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255923434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255923434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255923434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560255923434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.820 " "Worst-case recovery slack is 47.820" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255923437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255923437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.820               0.000 altera_reserved_tck  " "   47.820               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255923437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560255923437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.239 " "Worst-case removal slack is 1.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255923441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255923441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.239               0.000 altera_reserved_tck  " "    1.239               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255923441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560255923441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.580 " "Worst-case minimum pulse width slack is 49.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255923444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255923444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.580               0.000 altera_reserved_tck  " "   49.580               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255923444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560255923444 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560255923497 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560255923497 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560255923497 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560255923497 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.337 ns " "Worst Case Available Settling Time: 197.337 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560255923497 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560255923497 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560255923497 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560255923497 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560255923497 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1560255923506 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50m " "Node: clk_50m was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ROM_ppm:ROM_ppm_inst\|altsyncram:altsyncram_component\|altsyncram_06a1:auto_generated\|ram_block1a0~porta_address_reg0 clk_50m " "Register ROM_ppm:ROM_ppm_inst\|altsyncram:altsyncram_component\|altsyncram_06a1:auto_generated\|ram_block1a0~porta_address_reg0 is being clocked by clk_50m" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923829 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923829 "|FAMS|clk_50m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|end_reg " "Node: sensor:sensor\|end_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sensor:sensor\|dout\[295\] sensor:sensor\|end_reg " "Latch sensor:sensor\|dout\[295\] is being clocked by sensor:sensor\|end_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923829 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923829 "|FAMS|sensor:sensor|end_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|clk_sys " "Node: sensor:sensor\|clk_sys was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sensor:sensor\|end_reg sensor:sensor\|clk_sys " "Register sensor:sensor\|end_reg is being clocked by sensor:sensor\|clk_sys" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923829 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923829 "|FAMS|sensor:sensor|clk_sys"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|num\[1\] " "Node: sensor:sensor\|num\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sensor:sensor\|key_data.01_5395 sensor:sensor\|num\[1\] " "Latch sensor:sensor\|key_data.01_5395 is being clocked by sensor:sensor\|num\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923829 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923829 "|FAMS|sensor:sensor|num[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Oxygen:Oxygen\|num\[1\] " "Node: Oxygen:Oxygen\|num\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Oxygen:Oxygen\|word_data\[7\] Oxygen:Oxygen\|num\[1\] " "Latch Oxygen:Oxygen\|word_data\[7\] is being clocked by Oxygen:Oxygen\|num\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923829 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923829 "|FAMS|Oxygen:Oxygen|num[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|num\[2\] " "Node: sensor:sensor\|num\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sensor:sensor\|slave_low\[1\] sensor:sensor\|num\[2\] " "Latch sensor:sensor\|slave_low\[1\] is being clocked by sensor:sensor\|num\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923829 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923829 "|FAMS|sensor:sensor|num[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:heart_rate_ten\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:heart_rate_ten\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_heart_rate_ten qsys_system:u0\|qsys_system_h2_one:heart_rate_ten\|data_out\[1\] " "Latch data_heart_rate_ten is being clocked by qsys_system:u0\|qsys_system_h2_one:heart_rate_ten\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923829 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923829 "|FAMS|qsys_system:u0|qsys_system_h2_one:heart_rate_ten|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:heart_rate_hun\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:heart_rate_hun\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_heart_rate_hun qsys_system:u0\|qsys_system_h2_one:heart_rate_hun\|data_out\[1\] " "Latch data_heart_rate_hun is being clocked by qsys_system:u0\|qsys_system_h2_one:heart_rate_hun\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923829 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923829 "|FAMS|qsys_system:u0|qsys_system_h2_one:heart_rate_hun|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:harmful_one\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:harmful_one\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_harmful_one qsys_system:u0\|qsys_system_h2_one:harmful_one\|data_out\[1\] " "Latch data_harmful_one is being clocked by qsys_system:u0\|qsys_system_h2_one:harmful_one\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923829 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923829 "|FAMS|qsys_system:u0|qsys_system_h2_one:harmful_one|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_Driver:LCD_Driver\|hcount_r\[10\] " "Node: LCD_Driver:LCD_Driver\|hcount_r\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch rdaddress_chinese\[12\] LCD_Driver:LCD_Driver\|hcount_r\[10\] " "Latch rdaddress_chinese\[12\] is being clocked by LCD_Driver:LCD_Driver\|hcount_r\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923830 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923830 "|FAMS|LCD_Driver:LCD_Driver|hcount_r[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Process:Process\|clk_data " "Node: Process:Process\|clk_data was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Process:Process\|data_out_reg\[15\] Process:Process\|clk_data " "Latch Process:Process\|data_out_reg\[15\] is being clocked by Process:Process\|clk_data" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923830 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923830 "|FAMS|Process:Process|clk_data"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart_rx:uart_rx\|uart_done " "Node: uart_rx:uart_rx\|uart_done was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Process:Process\|clk_data uart_rx:uart_rx\|uart_done " "Register Process:Process\|clk_data is being clocked by uart_rx:uart_rx\|uart_done" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923830 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923830 "|FAMS|uart_rx:uart_rx|uart_done"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AD7928:AD7928\|adc_cs_n " "Node: AD7928:AD7928\|adc_cs_n was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AD7928:AD7928\|dout_1\[7\] AD7928:AD7928\|adc_cs_n " "Register AD7928:AD7928\|dout_1\[7\] is being clocked by AD7928:AD7928\|adc_cs_n" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923830 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923830 "|FAMS|AD7928:AD7928|adc_cs_n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos_pclk " "Node: cmos_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|delayed_wrptr_g\[3\] cmos_pclk " "Register Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|delayed_wrptr_g\[3\] is being clocked by cmos_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923830 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923830 "|FAMS|cmos_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Oxygen:Oxygen\|clk_sys " "Node: Oxygen:Oxygen\|clk_sys was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Oxygen:Oxygen\|cnt\[0\] Oxygen:Oxygen\|clk_sys " "Register Oxygen:Oxygen\|cnt\[0\] is being clocked by Oxygen:Oxygen\|clk_sys" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923830 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923830 "|FAMS|Oxygen:Oxygen|clk_sys"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:h2_one\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:h2_one\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_h2_one qsys_system:u0\|qsys_system_h2_one:h2_one\|data_out\[1\] " "Latch data_h2_one is being clocked by qsys_system:u0\|qsys_system_h2_one:h2_one\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923830 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923830 "|FAMS|qsys_system:u0|qsys_system_h2_one:h2_one|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:oxy_ten\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:oxy_ten\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_oxy_ten qsys_system:u0\|qsys_system_h2_one:oxy_ten\|data_out\[1\] " "Latch data_oxy_ten is being clocked by qsys_system:u0\|qsys_system_h2_one:oxy_ten\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923830 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923830 "|FAMS|qsys_system:u0|qsys_system_h2_one:oxy_ten|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:h2_ten\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:h2_ten\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_h2_ten qsys_system:u0\|qsys_system_h2_one:h2_ten\|data_out\[1\] " "Latch data_h2_ten is being clocked by qsys_system:u0\|qsys_system_h2_one:h2_ten\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923830 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923830 "|FAMS|qsys_system:u0|qsys_system_h2_one:h2_ten|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[17\] " "Node: DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[17\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_temp_one DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[17\] " "Latch data_temp_one is being clocked by DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[17\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923830 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923830 "|FAMS|DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst|get_data[17]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[33\] " "Node: DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[33\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_hum_one DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[33\] " "Latch data_hum_one is being clocked by DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[33\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923830 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923830 "|FAMS|DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst|get_data[33]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:harmful_ten\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:harmful_ten\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_harmful_ten qsys_system:u0\|qsys_system_h2_one:harmful_ten\|data_out\[1\] " "Latch data_harmful_ten is being clocked by qsys_system:u0\|qsys_system_h2_one:harmful_ten\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923830 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923830 "|FAMS|qsys_system:u0|qsys_system_h2_one:harmful_ten|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:natural_one\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:natural_one\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_natural_one qsys_system:u0\|qsys_system_h2_one:natural_one\|data_out\[1\] " "Latch data_natural_one is being clocked by qsys_system:u0\|qsys_system_h2_one:natural_one\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923830 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923830 "|FAMS|qsys_system:u0|qsys_system_h2_one:natural_one|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:natural_ten\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:natural_ten\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_natural_ten qsys_system:u0\|qsys_system_h2_one:natural_ten\|data_out\[1\] " "Latch data_natural_ten is being clocked by qsys_system:u0\|qsys_system_h2_one:natural_ten\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923830 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923830 "|FAMS|qsys_system:u0|qsys_system_h2_one:natural_ten|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:liquefied_one\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:liquefied_one\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_liquefied_one qsys_system:u0\|qsys_system_h2_one:liquefied_one\|data_out\[1\] " "Latch data_liquefied_one is being clocked by qsys_system:u0\|qsys_system_h2_one:liquefied_one\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923830 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923830 "|FAMS|qsys_system:u0|qsys_system_h2_one:liquefied_one|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|dout\[297\] " "Node: sensor:sensor\|dout\[297\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_body_temp_int_one sensor:sensor\|dout\[297\] " "Latch data_body_temp_int_one is being clocked by sensor:sensor\|dout\[297\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923830 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923830 "|FAMS|sensor:sensor|dout[297]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:liquefied_ten\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:liquefied_ten\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_liquefied_ten qsys_system:u0\|qsys_system_h2_one:liquefied_ten\|data_out\[1\] " "Latch data_liquefied_ten is being clocked by qsys_system:u0\|qsys_system_h2_one:liquefied_ten\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923831 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923831 "|FAMS|qsys_system:u0|qsys_system_h2_one:liquefied_ten|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:heart_rate_one\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:heart_rate_one\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_heart_rate_one qsys_system:u0\|qsys_system_h2_one:heart_rate_one\|data_out\[1\] " "Latch data_heart_rate_one is being clocked by qsys_system:u0\|qsys_system_h2_one:heart_rate_one\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923831 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923831 "|FAMS|qsys_system:u0|qsys_system_h2_one:heart_rate_one|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PC2FPGA_UART_Test:bt_inst\|txd_cnt\[1\] " "Node: PC2FPGA_UART_Test:bt_inst\|txd_cnt\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch PC2FPGA_UART_Test:bt_inst\|txd_data\[5\] PC2FPGA_UART_Test:bt_inst\|txd_cnt\[1\] " "Latch PC2FPGA_UART_Test:bt_inst\|txd_data\[5\] is being clocked by PC2FPGA_UART_Test:bt_inst\|txd_cnt\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923831 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923831 "|FAMS|PC2FPGA_UART_Test:bt_inst|txd_cnt[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:oxy_one\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:oxy_one\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_oxy_one qsys_system:u0\|qsys_system_h2_one:oxy_one\|data_out\[1\] " "Latch data_oxy_one is being clocked by qsys_system:u0\|qsys_system_h2_one:oxy_one\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560255923831 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560255923831 "|FAMS|qsys_system:u0|qsys_system_h2_one:oxy_one|data_out[1]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560255923838 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560255923838 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560255923838 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560255923838 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560255923838 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560255923838 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1560255923838 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1560255923838 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1560255923838 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1560255923838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.508 " "Worst-case setup slack is 47.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255923846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255923846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.508               0.000 altera_reserved_tck  " "   47.508               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255923846 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560255923846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255923853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255923853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255923853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560255923853 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.081 " "Worst-case recovery slack is 49.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255923858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255923858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.081               0.000 altera_reserved_tck  " "   49.081               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255923858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560255923858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.568 " "Worst-case removal slack is 0.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255923862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255923862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.568               0.000 altera_reserved_tck  " "    0.568               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255923862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560255923862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.501 " "Worst-case minimum pulse width slack is 49.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255923866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255923866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.501               0.000 altera_reserved_tck  " "   49.501               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560255923866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560255923866 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560255923924 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560255923924 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560255923924 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560255923924 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.782 ns " "Worst Case Available Settling Time: 198.782 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560255923924 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560255923924 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560255923924 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560255923924 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560255923924 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1560255924351 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1560255924360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 119 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560255924510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 20:25:24 2019 " "Processing ended: Tue Jun 11 20:25:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560255924510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560255924510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560255924510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1560255924510 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 610 s " "Quartus Prime Full Compilation was successful. 0 errors, 610 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1560255925325 ""}
