Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: pulse_aggregator.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pulse_aggregator.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pulse_aggregator"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : pulse_aggregator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\arya\Documents\GitHub\tesla-osc\pulse_generator.vhd" into library work
Parsing entity <pulse_generator>.
Parsing architecture <Behavioral> of entity <pulse_generator>.
Parsing VHDL file "C:\Users\arya\Documents\GitHub\tesla-osc\pulse_aggregator.vhd" into library work
Parsing entity <pulse_aggregator>.
Parsing architecture <Behavioral> of entity <pulse_aggregator>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <pulse_aggregator> (architecture <Behavioral>) from library <work>.

Elaborating entity <pulse_generator> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\arya\Documents\GitHub\tesla-osc\pulse_generator.vhd" Line 57: pulse_width should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\arya\Documents\GitHub\tesla-osc\pulse_generator.vhd" Line 64: duty should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pulse_aggregator>.
    Related source file is "C:\Users\arya\Documents\GitHub\tesla-osc\pulse_aggregator.vhd".
WARNING:Xst:647 - Input <notes_on<7:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\arya\Documents\GitHub\tesla-osc\pulse_aggregator.vhd" line 63: Output port <counter_out> of the instance <A> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\arya\Documents\GitHub\tesla-osc\pulse_aggregator.vhd" line 72: Output port <counter_out> of the instance <B> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <hold_on>.
    Found 28-bit register for signal <counter_int>.
    Found 28-bit adder for signal <counter_int[27]_GND_5_o_add_2_OUT> created at line 89.
    Found 28-bit comparator greater for signal <counter_int[27]_GND_5_o_LessThan_6_o> created at line 91
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <pulse_aggregator> synthesized.

Synthesizing Unit <pulse_generator>.
    Related source file is "C:\Users\arya\Documents\GitHub\tesla-osc\pulse_generator.vhd".
    Found 28-bit register for signal <counter_int>.
    Found 28-bit adder for signal <counter_int[27]_GND_6_o_add_0_OUT> created at line 52.
    Found 28-bit comparator equal for signal <counter_int[27]_pulse_width[27]_equal_3_o> created at line 57
    Found 28-bit comparator greater for signal <counter_int[27]_duty[27]_LessThan_4_o> created at line 64
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <pulse_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 28-bit adder                                          : 3
# Registers                                            : 4
 1-bit register                                        : 1
 28-bit register                                       : 3
# Comparators                                          : 5
 28-bit comparator equal                               : 2
 28-bit comparator greater                             : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <pulse_aggregator>.
The following registers are absorbed into counter <counter_int>: 1 register on signal <counter_int>.
Unit <pulse_aggregator> synthesized (advanced).

Synthesizing (advanced) Unit <pulse_generator>.
The following registers are absorbed into counter <counter_int>: 1 register on signal <counter_int>.
Unit <pulse_generator> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 28-bit up counter                                     : 3
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 5
 28-bit comparator equal                               : 2
 28-bit comparator greater                             : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <pulse_aggregator> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pulse_aggregator, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 85
 Flip-Flops                                            : 85

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : pulse_aggregator.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 329
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 83
#      LUT2                        : 1
#      LUT4                        : 6
#      LUT5                        : 30
#      LUT6                        : 12
#      MUXCY                       : 108
#      VCC                         : 1
#      XORCY                       : 84
# FlipFlops/Latches                : 85
#      FDC                         : 57
#      FDCE                        : 28
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 2
#      OBUF                        : 29

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              85  out of  54576     0%  
 Number of Slice LUTs:                  135  out of  27288     0%  
    Number used as Logic:               135  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    135
   Number with an unused Flip Flop:      50  out of    135    37%  
   Number with an unused LUT:             0  out of    135     0%  
   Number of fully used LUT-FF pairs:    85  out of    135    62%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          38
 Number of bonded IOBs:                  32  out of    218    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 85    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.190ns (Maximum Frequency: 238.655MHz)
   Minimum input arrival time before clock: 4.120ns
   Maximum output required time after clock: 6.188ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 4.190ns (frequency: 238.655MHz)
  Total number of paths / destination ports: 3725 / 198
-------------------------------------------------------------------------
Delay:               4.190ns (Levels of Logic = 2)
  Source:            counter_int_19 (FF)
  Destination:       counter_int_0 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: counter_int_19 to counter_int_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   1.079  counter_int_19 (counter_int_19)
     LUT6:I0->O            2   0.203   0.845  counter_int[27]_GND_5_o_equal_7_o<27>4 (counter_int[27]_GND_5_o_equal_7_o<27>3)
     LUT5:I2->O           15   0.205   0.981  counter_int[27]_GND_5_o_equal_7_o<27>6 (counter_int[27]_GND_5_o_equal_7_o)
     FDCE:CLR                  0.430          counter_int_0
    ----------------------------------------
    Total                      4.190ns (1.285ns logic, 2.905ns route)
                                       (30.7% logic, 69.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 58 / 57
-------------------------------------------------------------------------
Offset:              4.120ns (Levels of Logic = 3)
  Source:            notes_on<1> (PAD)
  Destination:       B/counter_int_0 (FF)
  Destination Clock: clock rising

  Data Path: notes_on<1> to B/counter_int_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.617  notes_on_1_IBUF (notes_on_1_IBUF)
     LUT1:I0->O            1   0.205   0.000  B/enable_counter_int[27]_OR_28_o1_cy_rt (B/enable_counter_int[27]_OR_28_o1_cy_rt)
     MUXCY:S->O           28   0.411   1.234  B/enable_counter_int[27]_OR_28_o1_cy (B/enable_counter_int[27]_OR_28_o)
     FDC:CLR                   0.430          B/counter_int_0
    ----------------------------------------
    Total                      4.120ns (2.268ns logic, 1.852ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 78 / 29
-------------------------------------------------------------------------
Offset:              6.188ns (Levels of Logic = 8)
  Source:            counter_int_4 (FF)
  Destination:       pulse (PAD)
  Source Clock:      clock rising

  Data Path: counter_int_4 to pulse
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   1.059  counter_int_4 (counter_int_4)
     LUT5:I0->O            1   0.203   0.000  Mcompar_counter_int[27]_GND_5_o_LessThan_6_o_lut<0> (Mcompar_counter_int[27]_GND_5_o_LessThan_6_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_counter_int[27]_GND_5_o_LessThan_6_o_cy<0> (Mcompar_counter_int[27]_GND_5_o_LessThan_6_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_counter_int[27]_GND_5_o_LessThan_6_o_cy<1> (Mcompar_counter_int[27]_GND_5_o_LessThan_6_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_counter_int[27]_GND_5_o_LessThan_6_o_cy<2> (Mcompar_counter_int[27]_GND_5_o_LessThan_6_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_counter_int[27]_GND_5_o_LessThan_6_o_cy<3> (Mcompar_counter_int[27]_GND_5_o_LessThan_6_o_cy<3>)
     MUXCY:CI->O           1   0.213   0.684  Mcompar_counter_int[27]_GND_5_o_LessThan_6_o_cy<4> (Mcompar_counter_int[27]_GND_5_o_LessThan_6_o_cy<4>)
     LUT4:I2->O            1   0.203   0.579  pulse1 (pulse_OBUF)
     OBUF:I->O                 2.571          pulse_OBUF (pulse)
    ----------------------------------------
    Total                      6.188ns (3.866ns logic, 2.322ns route)
                                       (62.5% logic, 37.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    4.190|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 21.39 secs
 
--> 

Total memory usage is 255432 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    2 (   0 filtered)

