: // Synopsys, Inc.
: //

: // Generated by: VCS Coverage Metrics N-2017.12-SP2-1_Full64
: // User: shiyuliu
: // Date: Fri Mar 27 22:53:12 2020

: Starting toggle coverage for module proc_testbench
: Starting toggle coverage for module proc_testbench.processor0
: Starting toggle coverage for module proc_testbench.processor0.\top_level0/cdb0/add_225 
: Starting toggle coverage for module proc_testbench.processor0.\top_level0/cdb0/add_203 
: Starting toggle coverage for module proc_testbench.processor0.\top_level0/cdb0/add_189 
: Starting toggle coverage for module proc_testbench.processor0.\top_level0/cdb0/add_179 
: Starting toggle coverage for module proc_testbench.processor0.\top_level0/cdb0/add_167 
: Starting toggle coverage for module proc_testbench.processor0.\top_level0/cdb0/add_144 
: Starting toggle coverage for module proc_testbench.processor0.\top_level0/cdb0/add_137 
: Starting toggle coverage for module proc_testbench.processor0.\top_level0/branch0/ne_64 
: Starting toggle coverage for module proc_testbench.processor0.\top_level0/branch0/add_57_3 
: Starting toggle coverage for module proc_testbench.processor0.\top_level0/branch0/add_57_2 
: Starting toggle coverage for module proc_testbench.processor0.\top_level0/mult2cdb0/mult0/mstage[6]/add_16 
: Starting toggle coverage for module proc_testbench.processor0.\top_level0/mult2cdb0/mult0/mstage[5]/add_16 
: Starting toggle coverage for module proc_testbench.processor0.\top_level0/mult2cdb0/mult0/mstage[4]/add_16 
: Starting toggle coverage for module proc_testbench.processor0.\top_level0/mult2cdb0/mult0/mstage[3]/add_16 
: Starting toggle coverage for module proc_testbench.processor0.\top_level0/mult2cdb0/mult0/mstage[2]/add_16 
: Starting toggle coverage for module proc_testbench.processor0.\top_level0/mult2cdb0/mult0/mstage[1]/add_16 
: Starting toggle coverage for module proc_testbench.processor0.\top_level0/mult2cdb0/add_108_ni 
: Starting toggle coverage for module proc_testbench.processor0.\top_level0/mult2cdb0/add_107_ni 
: Starting toggle coverage for module proc_testbench.processor0.\top_level0/alu0/sll_34 
: Starting toggle coverage for module proc_testbench.processor0.\top_level0/alu0/sub_27 
: Starting toggle coverage for module proc_testbench.processor0.\top_level0/alu0/add_26 
: Starting toggle coverage for module proc_testbench.processor0.r1236
: Starting toggle coverage for module proc_testbench.processor0.r1240
: Starting toggle coverage for module proc_testbench.processor0.r1138
: Starting toggle coverage for module proc_testbench.processor0.\if_id_stage_0/btb0/eq_34 
: Starting toggle coverage for module proc_testbench.processor0.r1206
: Starting toggle coverage for module proc_testbench.processor0.\top_level0/mult2cdb0/mult0/mstage[0]/mult_18 
: Starting toggle coverage for module proc_testbench.processor0.\top_level0/mult2cdb0/mult0/mstage[0]/mult_18 .FS_1
: Starting toggle coverage for module proc_testbench.processor0.r1207
: Starting toggle coverage for module proc_testbench.processor0.\top_level0/mult2cdb0/mult0/mstage[7]/add_16 
: Starting toggle coverage for module proc_testbench.processor0.\top_level0/mult2cdb0/mult0/mstage[1]/mult_18 
: Starting toggle coverage for module proc_testbench.processor0.\top_level0/mult2cdb0/mult0/mstage[1]/mult_18 .FS_1
: Starting toggle coverage for module proc_testbench.processor0.\top_level0/mult2cdb0/mult0/mstage[2]/mult_18 
: Starting toggle coverage for module proc_testbench.processor0.\top_level0/mult2cdb0/mult0/mstage[2]/mult_18 .FS_1
: Starting toggle coverage for module proc_testbench.processor0.\top_level0/mult2cdb0/mult0/mstage[3]/mult_18 
: Starting toggle coverage for module proc_testbench.processor0.\top_level0/mult2cdb0/mult0/mstage[3]/mult_18 .FS_1
: Starting toggle coverage for module proc_testbench.processor0.\top_level0/mult2cdb0/mult0/mstage[4]/mult_18 
: Starting toggle coverage for module proc_testbench.memory
