#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "E:\Marcos01\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\Marcos01\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\Marcos01\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\Marcos01\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\Marcos01\iverilog\lib\ivl\va_math.vpi";
:vpi_module "E:\Marcos01\iverilog\lib\ivl\v2009.vpi";
S_000001443bfc3830 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001443bfde3d0 .scope module, "control_unit_tb" "control_unit_tb" 3 4;
 .timescale -9 -12;
P_000001443bfeb210 .param/l "BRZ_DIR" 0 3 23, C4<00110000>;
P_000001443bfeb248 .param/l "CLK_PERIOD" 0 3 49, +C4<00000000000000000000000000001010>;
v000001443c048c60_0 .net "ALU_Sel", 2 0, v000001443bfc3350_0;  1 drivers
v000001443c048d00_0 .net "A_Load", 0 0, v000001443bf932a0_0;  1 drivers
v000001443c048580_0 .net "B_Load", 0 0, v000001443bfc39c0_0;  1 drivers
v000001443c0484e0_0 .net "Bus1_Sel", 1 0, v000001443bfc3a60_0;  1 drivers
v000001443c048da0_0 .net "Bus2_Sel", 1 0, v000001443c048030_0;  1 drivers
v000001443c048e40_0 .net "CCR_Load", 0 0, v000001443c048170_0;  1 drivers
v000001443c048f80_0 .var "CCR_Result_tb", 3 0;
v000001443c048440_0 .var "Clk", 0 0;
v000001443c049160_0 .net "IR_Load", 0 0, v000001443c048620_0;  1 drivers
v000001443c049020_0 .var "IR_tb", 7 0;
v000001443c0490c0_0 .net "MAR_Load", 0 0, v000001443c048ee0_0;  1 drivers
v000001443c049c40_0 .net "PC_Inc", 0 0, v000001443c048b20_0;  1 drivers
v000001443c0499c0_0 .net "PC_Load", 0 0, v000001443c048260_0;  1 drivers
v000001443c04a1e0_0 .var "PC_sim", 7 0;
v000001443c04b0e0_0 .var "Reset", 0 0;
v000001443c04a820 .array "instruction_stream", 255 0, 7 0;
v000001443c04ab40_0 .net "write", 0 0, v000001443c048300_0;  1 drivers
E_000001443bfbe4b0 .event posedge, v000001443c0488a0_0;
S_000001443bfde560 .scope module, "DUT" "control_unit" 3 26, 4 1 0, S_000001443bfde3d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "IR_Load";
    .port_info 1 /OUTPUT 1 "MAR_Load";
    .port_info 2 /OUTPUT 1 "PC_Load";
    .port_info 3 /OUTPUT 1 "PC_Inc";
    .port_info 4 /OUTPUT 1 "A_Load";
    .port_info 5 /OUTPUT 1 "B_Load";
    .port_info 6 /OUTPUT 1 "CCR_Load";
    .port_info 7 /OUTPUT 3 "ALU_Sel";
    .port_info 8 /OUTPUT 2 "Bus1_Sel";
    .port_info 9 /OUTPUT 2 "Bus2_Sel";
    .port_info 10 /OUTPUT 1 "write";
    .port_info 11 /INPUT 8 "IR";
    .port_info 12 /INPUT 4 "CCR_Result";
    .port_info 13 /INPUT 1 "Clk";
    .port_info 14 /INPUT 1 "Reset";
P_000001443bfc3e50 .param/l "ADD_AB" 0 4 27, C4<01000010>;
P_000001443bfc3e88 .param/l "BEQ" 0 4 29, C4<00100011>;
P_000001443bfc3ec0 .param/l "BNE" 0 4 30, C4<00100100>;
P_000001443bfc3ef8 .param/l "BRA" 0 4 28, C4<00100000>;
P_000001443bfc3f30 .param/l "LDA_DIR" 0 4 22, C4<10000111>;
P_000001443bfc3f68 .param/l "LDA_IMM" 0 4 21, C4<10000110>;
P_000001443bfc3fa0 .param/l "LDB_DIR" 0 4 24, C4<10001001>;
P_000001443bfc3fd8 .param/l "LDB_IMM" 0 4 23, C4<10001000>;
P_000001443bfc4010 .param/l "S0_FETCH" 0 4 34, C4<00000000>;
P_000001443bfc4048 .param/l "S1_FETCH_WAIT" 0 4 35, C4<00000001>;
P_000001443bfc4080 .param/l "S2_FETCH_DONE" 0 4 36, C4<00000010>;
P_000001443bfc40b8 .param/l "S3_DECODE" 0 4 37, C4<00000011>;
P_000001443bfc40f0 .param/l "S4_ALU" 0 4 47, C4<00001101>;
P_000001443bfc4128 .param/l "S4_BR_ADDR" 0 4 48, C4<00001110>;
P_000001443bfc4160 .param/l "S4_DIR_ADDR_RD" 0 4 41, C4<00000111>;
P_000001443bfc4198 .param/l "S4_LDR_IMM_MAR" 0 4 38, C4<00000100>;
P_000001443bfc41d0 .param/l "S5_BR_WAIT" 0 4 49, C4<00001111>;
P_000001443bfc4208 .param/l "S5_DIR_ADDR_WT" 0 4 42, C4<00001000>;
P_000001443bfc4240 .param/l "S5_LDR_IMM_WT" 0 4 39, C4<00000101>;
P_000001443bfc4278 .param/l "S6_BR_DONE" 0 4 50, C4<00010000>;
P_000001443bfc42b0 .param/l "S6_DIR_ADDR_LD" 0 4 43, C4<00001001>;
P_000001443bfc42e8 .param/l "S6_LDR_IMM_LD" 0 4 40, C4<00000110>;
P_000001443bfc4320 .param/l "S7_DIR_RW_OP" 0 4 44, C4<00001010>;
P_000001443bfc4358 .param/l "S8_DIR_RW_WT" 0 4 45, C4<00001011>;
P_000001443bfc4390 .param/l "S9_DIR_RW_DONE" 0 4 46, C4<00001100>;
P_000001443bfc43c8 .param/l "STA_DIR" 0 4 25, C4<10010110>;
P_000001443bfc4400 .param/l "STB_DIR" 0 4 26, C4<10010111>;
v000001443bfc3350_0 .var "ALU_Sel", 2 0;
v000001443bf932a0_0 .var "A_Load", 0 0;
v000001443bfc39c0_0 .var "B_Load", 0 0;
v000001443bfc3a60_0 .var "Bus1_Sel", 1 0;
v000001443c048030_0 .var "Bus2_Sel", 1 0;
v000001443c0480d0_0 .net "C", 0 0, L_000001443c049a60;  1 drivers
v000001443c048170_0 .var "CCR_Load", 0 0;
v000001443c048bc0_0 .net "CCR_Result", 3 0, v000001443c048f80_0;  1 drivers
v000001443c0488a0_0 .net "Clk", 0 0, v000001443c048440_0;  1 drivers
v000001443c048940_0 .net "IR", 7 0, v000001443c049020_0;  1 drivers
v000001443c048620_0 .var "IR_Load", 0 0;
v000001443c048ee0_0 .var "MAR_Load", 0 0;
v000001443c0483a0_0 .net "N", 0 0, L_000001443c049880;  1 drivers
v000001443c048b20_0 .var "PC_Inc", 0 0;
v000001443c048260_0 .var "PC_Load", 0 0;
v000001443c048a80_0 .net "Reset", 0 0, v000001443c04b0e0_0;  1 drivers
v000001443c0486c0_0 .net "V", 0 0, L_000001443c04a460;  1 drivers
v000001443c0489e0_0 .net "Z", 0 0, L_000001443c049b00;  1 drivers
v000001443c048800_0 .var "current_state", 7 0;
v000001443c048760_0 .var "next_state", 7 0;
v000001443c048300_0 .var "write", 0 0;
E_000001443bfbdff0 .event anyedge, v000001443c048800_0, v000001443c048940_0, v000001443c0489e0_0;
E_000001443bfbe030 .event anyedge, v000001443c048800_0, v000001443c048940_0;
E_000001443bfbdf70/0 .event negedge, v000001443c048a80_0;
E_000001443bfbdf70/1 .event posedge, v000001443c0488a0_0;
E_000001443bfbdf70 .event/or E_000001443bfbdf70/0, E_000001443bfbdf70/1;
L_000001443c049880 .part v000001443c048f80_0, 3, 1;
L_000001443c049b00 .part v000001443c048f80_0, 2, 1;
L_000001443c04a460 .part v000001443c048f80_0, 1, 1;
L_000001443c049a60 .part v000001443c048f80_0, 0, 1;
    .scope S_000001443bfde560;
T_0 ;
    %wait E_000001443bfbdf70;
    %load/vec4 v000001443c048a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001443c048800_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001443c048760_0;
    %assign/vec4 v000001443c048800_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001443bfde560;
T_1 ;
    %wait E_000001443bfbe030;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001443c048760_0, 0, 8;
    %load/vec4 v000001443c048800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001443c048760_0, 0, 8;
    %jmp T_1.18;
T_1.0 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001443c048760_0, 0, 8;
    %jmp T_1.18;
T_1.1 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001443c048760_0, 0, 8;
    %jmp T_1.18;
T_1.2 ;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000001443c048760_0, 0, 8;
    %jmp T_1.18;
T_1.3 ;
    %load/vec4 v000001443c048940_0;
    %dup/vec4;
    %pushi/vec4 134, 0, 8;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 136, 0, 8;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 135, 0, 8;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 137, 0, 8;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 150, 0, 8;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 151, 0, 8;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 8;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 8;
    %cmp/u;
    %jmp/1 T_1.27, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 8;
    %cmp/u;
    %jmp/1 T_1.28, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001443c048760_0, 0, 8;
    %jmp T_1.30;
T_1.19 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000001443c048760_0, 0, 8;
    %jmp T_1.30;
T_1.20 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000001443c048760_0, 0, 8;
    %jmp T_1.30;
T_1.21 ;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v000001443c048760_0, 0, 8;
    %jmp T_1.30;
T_1.22 ;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v000001443c048760_0, 0, 8;
    %jmp T_1.30;
T_1.23 ;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v000001443c048760_0, 0, 8;
    %jmp T_1.30;
T_1.24 ;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v000001443c048760_0, 0, 8;
    %jmp T_1.30;
T_1.25 ;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v000001443c048760_0, 0, 8;
    %jmp T_1.30;
T_1.26 ;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v000001443c048760_0, 0, 8;
    %jmp T_1.30;
T_1.27 ;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v000001443c048760_0, 0, 8;
    %jmp T_1.30;
T_1.28 ;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v000001443c048760_0, 0, 8;
    %jmp T_1.30;
T_1.30 ;
    %pop/vec4 1;
    %jmp T_1.18;
T_1.4 ;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001443c048760_0, 0, 8;
    %jmp T_1.18;
T_1.5 ;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v000001443c048760_0, 0, 8;
    %jmp T_1.18;
T_1.6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001443c048760_0, 0, 8;
    %jmp T_1.18;
T_1.7 ;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v000001443c048760_0, 0, 8;
    %jmp T_1.18;
T_1.8 ;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v000001443c048760_0, 0, 8;
    %jmp T_1.18;
T_1.9 ;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v000001443c048760_0, 0, 8;
    %jmp T_1.18;
T_1.10 ;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v000001443c048760_0, 0, 8;
    %jmp T_1.18;
T_1.11 ;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v000001443c048760_0, 0, 8;
    %jmp T_1.18;
T_1.12 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001443c048760_0, 0, 8;
    %jmp T_1.18;
T_1.13 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001443c048760_0, 0, 8;
    %jmp T_1.18;
T_1.14 ;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v000001443c048760_0, 0, 8;
    %jmp T_1.18;
T_1.15 ;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v000001443c048760_0, 0, 8;
    %jmp T_1.18;
T_1.16 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001443c048760_0, 0, 8;
    %jmp T_1.18;
T_1.18 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001443bfde560;
T_2 ;
    %wait E_000001443bfbdff0;
    %pushi/vec4 0, 0, 8;
    %split/vec4 1;
    %store/vec4 v000001443c048300_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001443c048170_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001443bfc39c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001443bf932a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001443c048b20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001443c048260_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001443c048ee0_0, 0, 1;
    %store/vec4 v000001443c048620_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001443bfc3350_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001443bfc3a60_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001443c048030_0, 0, 2;
    %load/vec4 v000001443c048800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001443c048ee0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001443bfc3a60_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001443c048030_0, 0, 2;
    %jmp T_2.16;
T_2.1 ;
    %jmp T_2.16;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001443c048620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001443c048b20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001443c048030_0, 0, 2;
    %jmp T_2.16;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001443c048ee0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001443bfc3a60_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001443c048030_0, 0, 2;
    %jmp T_2.16;
T_2.4 ;
    %jmp T_2.16;
T_2.5 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001443c048030_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001443c048b20_0, 0, 1;
    %load/vec4 v000001443c048940_0;
    %cmpi/e 134, 0, 8;
    %jmp/0xz  T_2.17, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001443bf932a0_0, 0, 1;
    %jmp T_2.18;
T_2.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001443bfc39c0_0, 0, 1;
T_2.18 ;
    %jmp T_2.16;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001443c048ee0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001443bfc3a60_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001443c048030_0, 0, 2;
    %jmp T_2.16;
T_2.7 ;
    %jmp T_2.16;
T_2.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001443c048ee0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001443c048030_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001443c048b20_0, 0, 1;
    %jmp T_2.16;
T_2.9 ;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v000001443c048940_0;
    %cmpi/e 135, 0, 8;
    %jmp/1 T_2.21, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001443c048940_0;
    %cmpi/e 137, 0, 8;
    %flag_or 4, 8;
T_2.21;
    %jmp/0xz  T_2.19, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001443c048030_0, 0, 2;
    %load/vec4 v000001443c048940_0;
    %cmpi/e 135, 0, 8;
    %jmp/0xz  T_2.22, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001443bf932a0_0, 0, 1;
    %jmp T_2.23;
T_2.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001443bfc39c0_0, 0, 1;
T_2.23 ;
    %jmp T_2.20;
T_2.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001443c048300_0, 0, 1;
    %load/vec4 v000001443c048940_0;
    %cmpi/e 150, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_2.24, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.25, 8;
T_2.24 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_2.25, 8;
 ; End of false expr.
    %blend;
T_2.25;
    %store/vec4 v000001443bfc3a60_0, 0, 2;
T_2.20 ;
    %jmp T_2.16;
T_2.11 ;
    %jmp T_2.16;
T_2.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001443c048170_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001443c048030_0, 0, 2;
    %load/vec4 v000001443c048940_0;
    %cmpi/e 66, 0, 8;
    %jmp/0xz  T_2.26, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001443bf932a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001443bfc3350_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001443bfc3a60_0, 0, 2;
T_2.26 ;
    %jmp T_2.16;
T_2.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001443c048ee0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001443bfc3a60_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001443c048030_0, 0, 2;
    %jmp T_2.16;
T_2.14 ;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v000001443c048940_0;
    %cmpi/e 32, 0, 8;
    %jmp/1 T_2.31, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001443c048940_0;
    %cmpi/e 35, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_2.32, 4;
    %load/vec4 v000001443c0489e0_0;
    %and;
T_2.32;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %flag_mov 4, 9;
T_2.31;
    %jmp/1 T_2.30, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001443c048940_0;
    %cmpi/e 36, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_2.33, 4;
    %load/vec4 v000001443c0489e0_0;
    %nor/r;
    %and;
T_2.33;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %flag_mov 4, 9;
T_2.30;
    %jmp/0xz  T_2.28, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001443c048260_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001443c048030_0, 0, 2;
    %jmp T_2.29;
T_2.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001443c048b20_0, 0, 1;
T_2.29 ;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001443bfde3d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001443c048440_0, 0, 1;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v000001443c048440_0;
    %inv;
    %store/vec4 v000001443c048440_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_000001443bfde3d0;
T_4 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001443c04a820, 4, 0;
    %pushi/vec4 170, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001443c04a820, 4, 0;
    %pushi/vec4 17, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001443c04a820, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001443c04a820, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001443c04a820, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001443c04a820, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001443c04a820, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001443c04a820, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001443c04a820, 4, 0;
    %pushi/vec4 128, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001443c04a820, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001443c04a820, 4, 0;
    %vpi_call/w 3 70 "$dumpfile", "control_unit_tb.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001443bfde3d0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001443c04b0e0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001443c049020_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001443c048f80_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001443c04a1e0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001443c04b0e0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call/w 3 82 "$display", "--- Start Simulation ---" {0 0 0};
    %pushi/vec4 50, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001443bfbe4b0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 86 "$display", "--- End Simulation ---" {0 0 0};
    %vpi_call/w 3 87 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001443bfde3d0;
T_5 ;
    %wait E_000001443bfbe4b0;
    %load/vec4 v000001443c048da0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v000001443c04a1e0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001443c04a820, 4;
    %assign/vec4 v000001443c049020_0, 0;
T_5.0 ;
    %load/vec4 v000001443c0499c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001443c049020_0;
    %assign/vec4 v000001443c04a1e0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000001443c049c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v000001443c04a1e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001443c04a1e0_0, 0;
T_5.4 ;
T_5.3 ;
    %load/vec4 v000001443c04a1e0_0;
    %cmpi/e 8, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_5.8, 4;
    %load/vec4 v000001443c049020_0;
    %pushi/vec4 48, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001443c048f80_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001443c048f80_0, 0;
T_5.7 ;
    %vpi_call/w 3 117 "$display", "Time: %0d | PC: %h | IR: %h | IR_Load: %b | B_Load: %b | PC_Load: %b | PC_Inc: %b | write: %b | CCR_Z: %b", $time, v000001443c04a1e0_0, v000001443c049020_0, v000001443c049160_0, v000001443c048580_0, v000001443c0499c0_0, v000001443c049c40_0, v000001443c04ab40_0, &PV<v000001443c048f80_0, 2, 1> {0 0 0};
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "APS4\APS4\control_unit_tb.v";
    "APS4\APS4/control_unit_marcos.v";
