module stage_EX_MEM #(data_width = 32, reg_addr = 3) (
  input clk, reset, enable,
  input WRegEn_in, WMemEn_in, isMemInst_in,
  input [reg_addr-1 : 0] wReg1_in,
  input [data_width-1 : 0] mem_addr_in,
  input [data_width-1 : 0] wdata_in,
  output reg WRegEn_out, WMemEn_out, isMemInst_out, clk_out,
  output reg [reg_addr-1 : 0] wReg1_out,
  output reg [data_width-1 : 0] mem_addr_out,
  output reg [data_width-1 : 0] wdata_out
);
  
  assign clk_out = clk; // to connect to data memory.
    
  always @ (posedge clk or posedge reset) begin
    if (reset) begin
     	WRegEn_out <= 1'b0;
     	WMemEn_out <= 1'b0;
    	mem_addr_out <= {data_width{1'bx}};
    	wdata_out <= {data_width{1'bx}};
       	wReg1_out <={reg_addr{1'bx}};
    end
    else begin
      if (enable) begin
        WRegEn_out <= WRegEn_in;
        WMemEn_out <= WMemEn_in;
        isMemInst_out <= isMemInst_in;
        mem_addr_out <= mem_addr_in;
        wdata_out <= wdata_in;
        wReg1_out <= wReg1_in;
      end
    end
  end
endmodule
