#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~11_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n3686.in[1] (.names)                                                                                                           1.338     3.910
n3686.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_5~11_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_5~11_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 2
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~20_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4136.in[1] (.names)                                                                                                           1.338     3.910
n4136.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_5~20_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_5~20_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 3
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~19_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4086.in[1] (.names)                                                                                                           1.338     3.910
n4086.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_5~19_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_5~19_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 4
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~18_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4036.in[1] (.names)                                                                                                           1.338     3.910
n4036.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_5~18_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_5~18_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 5
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~17_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n3986.in[1] (.names)                                                                                                           1.338     3.910
n3986.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_5~17_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_5~17_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 6
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~16_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n3936.in[1] (.names)                                                                                                           1.338     3.910
n3936.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_5~16_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_5~16_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 7
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~15_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n3886.in[1] (.names)                                                                                                           1.338     3.910
n3886.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_5~15_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_5~15_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 8
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~14_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n3836.in[1] (.names)                                                                                                           1.338     3.910
n3836.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_5~14_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_5~14_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 9
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~13_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n3786.in[1] (.names)                                                                                                           1.338     3.910
n3786.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_5~13_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_5~13_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 10
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~12_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n3736.in[1] (.names)                                                                                                           1.338     3.910
n3736.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_5~12_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_5~12_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 11
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~21_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4186.in[1] (.names)                                                                                                           1.338     3.910
n4186.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_5~21_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_5~21_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 12
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~10_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n3636.in[1] (.names)                                                                                                           1.338     3.910
n3636.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_5~10_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_5~10_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 13
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~9_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n3586.in[1] (.names)                                                                                                          1.338     3.910
n3586.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_5~9_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_5~9_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 14
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~8_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n3536.in[1] (.names)                                                                                                          1.338     3.910
n3536.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_5~8_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_5~8_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 15
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~7_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n3486.in[1] (.names)                                                                                                          1.338     3.910
n3486.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_5~7_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_5~7_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 16
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n3436.in[1] (.names)                                                                                                          1.338     3.910
n3436.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_5~6_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_5~6_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 17
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n3386.in[1] (.names)                                                                                                          1.338     3.910
n3386.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_5~5_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_5~5_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 18
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n3336.in[1] (.names)                                                                                                          1.338     3.910
n3336.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_5~4_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_5~4_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 19
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n3286.in[1] (.names)                                                                                                          1.338     3.910
n3286.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_5~3_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_5~3_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 20
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n3236.in[1] (.names)                                                                                                          1.338     3.910
n3236.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_5~2_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_5~2_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 21
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~30_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4636.in[1] (.names)                                                                                                           1.338     3.910
n4636.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_5~30_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_5~30_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 22
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~39_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5086.in[1] (.names)                                                                                                           1.338     3.910
n5086.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_5~39_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_5~39_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 23
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~38_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5036.in[1] (.names)                                                                                                           1.338     3.910
n5036.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_5~38_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_5~38_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 24
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~37_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4986.in[1] (.names)                                                                                                           1.338     3.910
n4986.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_5~37_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_5~37_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 25
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4936.in[1] (.names)                                                                                                           1.338     3.910
n4936.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_5~36_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_5~36_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 26
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~35_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4886.in[1] (.names)                                                                                                           1.338     3.910
n4886.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_5~35_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_5~35_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 27
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~34_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4836.in[1] (.names)                                                                                                           1.338     3.910
n4836.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_5~34_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_5~34_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 28
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~33_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4786.in[1] (.names)                                                                                                           1.338     3.910
n4786.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_5~33_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_5~33_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 29
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~32_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4736.in[1] (.names)                                                                                                           1.338     3.910
n4736.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_5~32_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_5~32_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 30
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~31_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4686.in[1] (.names)                                                                                                           1.338     3.910
n4686.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_5~31_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_5~31_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 31
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n3186.in[1] (.names)                                                                                                          1.338     3.910
n3186.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_5~1_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_5~1_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 32
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~29_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4586.in[1] (.names)                                                                                                           1.338     3.910
n4586.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_5~29_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_5~29_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 33
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~28_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4536.in[1] (.names)                                                                                                           1.338     3.910
n4536.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_5~28_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_5~28_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 34
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~27_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4486.in[1] (.names)                                                                                                           1.338     3.910
n4486.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_5~27_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_5~27_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 35
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~26_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4436.in[1] (.names)                                                                                                           1.338     3.910
n4436.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_5~26_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_5~26_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 36
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~25_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4386.in[1] (.names)                                                                                                           1.338     3.910
n4386.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_5~25_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_5~25_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 37
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~24_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4336.in[1] (.names)                                                                                                           1.338     3.910
n4336.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_5~24_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_5~24_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 38
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~23_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4286.in[1] (.names)                                                                                                           1.338     3.910
n4286.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_5~23_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_5~23_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 39
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~22_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4236.in[1] (.names)                                                                                                           1.338     3.910
n4236.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_5~22_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_5~22_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 40
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4921.in[1] (.names)                                                                                                           1.338     3.910
n4921.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_2~36_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~36_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 41
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~45_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5371.in[1] (.names)                                                                                                           1.338     3.910
n5371.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_2~45_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~45_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 42
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~44_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5321.in[1] (.names)                                                                                                           1.338     3.910
n5321.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_2~44_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~44_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 43
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~43_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5271.in[1] (.names)                                                                                                           1.338     3.910
n5271.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_2~43_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~43_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 44
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~42_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5221.in[1] (.names)                                                                                                           1.338     3.910
n5221.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_2~42_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~42_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 45
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~41_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5171.in[1] (.names)                                                                                                           1.338     3.910
n5171.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_2~41_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~41_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 46
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~40_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5121.in[1] (.names)                                                                                                           1.338     3.910
n5121.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_2~40_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~40_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 47
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~39_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5071.in[1] (.names)                                                                                                           1.338     3.910
n5071.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_2~39_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~39_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 48
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~38_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5021.in[1] (.names)                                                                                                           1.338     3.910
n5021.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_2~38_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~38_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 49
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~37_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4971.in[1] (.names)                                                                                                           1.338     3.910
n4971.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_2~37_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~37_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 50
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~46_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5421.in[1] (.names)                                                                                                           1.338     3.910
n5421.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_2~46_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~46_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 51
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~35_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4871.in[1] (.names)                                                                                                           1.338     3.910
n4871.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_2~35_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~35_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 52
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~34_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4821.in[1] (.names)                                                                                                           1.338     3.910
n4821.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_2~34_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~34_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 53
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~33_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4771.in[1] (.names)                                                                                                           1.338     3.910
n4771.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_2~33_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~33_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 54
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~32_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4721.in[1] (.names)                                                                                                           1.338     3.910
n4721.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_2~32_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~32_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 55
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~31_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4671.in[1] (.names)                                                                                                           1.338     3.910
n4671.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_2~31_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~31_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 56
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~30_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4621.in[1] (.names)                                                                                                           1.338     3.910
n4621.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_2~30_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~30_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 57
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~29_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4571.in[1] (.names)                                                                                                           1.338     3.910
n4571.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_2~29_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~29_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 58
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~28_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4521.in[1] (.names)                                                                                                           1.338     3.910
n4521.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_2~28_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~28_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 59
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~27_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4471.in[1] (.names)                                                                                                           1.338     3.910
n4471.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_2~27_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~27_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 60
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~55_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5871.in[1] (.names)                                                                                                           1.338     3.910
n5871.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_2~55_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~55_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 61
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n3136.in[1] (.names)                                                                                                          1.338     3.910
n3136.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_5~0_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_5~0_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 62
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~63_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n6271.in[1] (.names)                                                                                                           1.338     3.910
n6271.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_2~63_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~63_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 63
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~62_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n6221.in[1] (.names)                                                                                                           1.338     3.910
n6221.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_2~62_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~62_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 64
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~61_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n6171.in[1] (.names)                                                                                                           1.338     3.910
n6171.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_2~61_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~61_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 65
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~60_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~60.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n6121.in[1] (.names)                                                                                                           1.338     3.910
n6121.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_2~60_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~60_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 66
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~59_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n6071.in[1] (.names)                                                                                                           1.338     3.910
n6071.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_2~59_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~59_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 67
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~58_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n6021.in[1] (.names)                                                                                                           1.338     3.910
n6021.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_2~58_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~58_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 68
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~57_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5971.in[1] (.names)                                                                                                           1.338     3.910
n5971.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_2~57_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~57_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 69
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~56_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5921.in[1] (.names)                                                                                                           1.338     3.910
n5921.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_2~56_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~56_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 70
Startpoint: matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~40_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5136.in[1] (.names)                                                                                                           1.338     3.910
n5136.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_5~40_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_5~40_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 71
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~54_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5821.in[1] (.names)                                                                                                           1.338     3.910
n5821.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_2~54_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~54_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 72
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~53_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5771.in[1] (.names)                                                                                                           1.338     3.910
n5771.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_2~53_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~53_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 73
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~52_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5721.in[1] (.names)                                                                                                           1.338     3.910
n5721.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_2~52_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~52_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 74
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~51_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5671.in[1] (.names)                                                                                                           1.338     3.910
n5671.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_2~51_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~51_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 75
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~50_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5621.in[1] (.names)                                                                                                           1.338     3.910
n5621.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_2~50_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~50_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 76
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~49_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5571.in[1] (.names)                                                                                                           1.338     3.910
n5571.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_2~49_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~49_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 77
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~48_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5521.in[1] (.names)                                                                                                           1.338     3.910
n5521.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_2~48_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~48_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 78
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~47_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5471.in[1] (.names)                                                                                                           1.338     3.910
n5471.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_2~47_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~47_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 79
Startpoint: matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~24_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4351.in[1] (.names)                                                                                                           1.338     3.910
n4351.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_8~24_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~24_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 80
Startpoint: matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~33_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4801.in[1] (.names)                                                                                                           1.338     3.910
n4801.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_8~33_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~33_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 81
Startpoint: matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~32_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4751.in[1] (.names)                                                                                                           1.338     3.910
n4751.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_8~32_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~32_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 82
Startpoint: matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~31_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4701.in[1] (.names)                                                                                                           1.338     3.910
n4701.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_8~31_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~31_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 83
Startpoint: matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~30_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4651.in[1] (.names)                                                                                                           1.338     3.910
n4651.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_8~30_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~30_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 84
Startpoint: matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~29_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4601.in[1] (.names)                                                                                                           1.338     3.910
n4601.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_8~29_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~29_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 85
Startpoint: matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~28_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4551.in[1] (.names)                                                                                                           1.338     3.910
n4551.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_8~28_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~28_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 86
Startpoint: matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~27_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4501.in[1] (.names)                                                                                                           1.338     3.910
n4501.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_8~27_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~27_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 87
Startpoint: matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~26_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4451.in[1] (.names)                                                                                                           1.338     3.910
n4451.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_8~26_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~26_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 88
Startpoint: matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~25_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4401.in[1] (.names)                                                                                                           1.338     3.910
n4401.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_8~25_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~25_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 89
Startpoint: matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~34_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4851.in[1] (.names)                                                                                                           1.338     3.910
n4851.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_8~34_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~34_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 90
Startpoint: matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~23_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4301.in[1] (.names)                                                                                                           1.338     3.910
n4301.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_8~23_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~23_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 91
Startpoint: matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~22_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4251.in[1] (.names)                                                                                                           1.338     3.910
n4251.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_8~22_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~22_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 92
Startpoint: matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~21_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4201.in[1] (.names)                                                                                                           1.338     3.910
n4201.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_8~21_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~21_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 93
Startpoint: matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~20_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4151.in[1] (.names)                                                                                                           1.338     3.910
n4151.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_8~20_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~20_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 94
Startpoint: matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~19_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4101.in[1] (.names)                                                                                                           1.338     3.910
n4101.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_8~19_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~19_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 95
Startpoint: matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~18_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4051.in[1] (.names)                                                                                                           1.338     3.910
n4051.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_8~18_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~18_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 96
Startpoint: matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~17_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n4001.in[1] (.names)                                                                                                           1.338     3.910
n4001.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_8~17_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~17_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 97
Startpoint: matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~16_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n3951.in[1] (.names)                                                                                                           1.338     3.910
n3951.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_8~16_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~16_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 98
Startpoint: matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~15_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n3901.in[1] (.names)                                                                                                           1.338     3.910
n3901.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_8~15_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~15_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 99
Startpoint: matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~43_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5301.in[1] (.names)                                                                                                           1.338     3.910
n5301.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_8~43_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~43_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 100
Startpoint: matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~52_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5751.in[1] (.names)                                                                                                           1.338     3.910
n5751.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_8~52_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_8~52_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#End of timing report
