$date
	Sat Oct 31 02:38:40 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Q $end
$var reg 1 " J $end
$var reg 1 # K $end
$var reg 1 $ clk $end
$var reg 1 % enable $end
$var reg 1 & reset $end
$scope module U1 $end
$var wire 1 " J $end
$var wire 1 # K $end
$var wire 1 ' aJ $end
$var wire 1 ( aK $end
$var wire 1 $ clk $end
$var wire 1 % enable $end
$var wire 1 ) nK $end
$var wire 1 * nQ $end
$var wire 1 + q $end
$var wire 1 & reset $end
$var wire 1 ! Q $end
$scope module U1 $end
$var wire 1 + D $end
$var wire 1 $ clk $end
$var wire 1 % enable $end
$var wire 1 & reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x+
x*
1)
x(
0'
0&
0%
0$
0#
0"
x!
$end
#1
1$
#2
0$
#3
1$
#4
0+
0(
1*
0!
0$
1&
#5
1$
#6
0$
0&
#7
1$
#8
1+
1'
0$
1"
1%
#9
0'
1(
0*
1!
1$
#10
0$
0%
#11
1$
#12
0$
0"
1%
#13
1$
#14
0+
0(
0)
0$
1#
#15
1*
0!
1$
#16
1+
1)
1'
0$
0#
1"
#17
0'
1(
0*
1!
1$
#18
0+
0(
0)
0$
1#
#19
1+
1'
1*
0!
1$
#20
0$
#21
0+
0'
0*
1!
1$
#22
0$
#23
1+
1'
1*
0!
1$
#24
0$
#25
0+
0'
0*
1!
1$
