INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab/lab2/branch_predict_test/branch_predict_test.srcs/sources_1/new/BTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BTB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab/lab2/branch_predict_test/branch_predict_test.srcs/sources_1/new/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab/lab2/branch_predict_test/branch_predict_test.srcs/sources_1/imports/dcp/cpu_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_core
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab/lab2/branch_predict_test/branch_predict_test.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab/lab2/branch_predict_test/branch_predict_test.srcs/sources_1/new/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab/lab2/branch_predict_test/branch_predict_test.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab/lab2/branch_predict_test/branch_predict_test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [D:/CPU_design/lab/lab2/branch_predict_test/branch_predict_test.sim/sim_1/behav/xsim/glbl.v:6]
