{"lc": 1, "type": "constructor", "id": ["langchain", "schema", "document", "Document"], "kwargs": {"metadata": {"source": "/home/guanzhideng145/research/ip_portal/patent_kg/patents/740-US20210134366(Pending) (Done on website already).pdf"}, "page_content": "[0036] Field-programmable gate arrays (FPGAs) provide large amount of logic and memory components which makes them suitable for the application of emerging\n\nbe\n\na\n\na\n\nsys-\n\nto\n\n[0040] In one example embodiment, there is provided a novel TCAM architecture using distributed-RAM (D-TCAM) which outperforms exemplary FPGA-based TCAMs by efficiently utilizing the hardware Preferably, the physical structure of FPGA slices may be utilized to improve the throughput of TCAM by introducing pipeline registers to the design.\n\nresources.\n\nto of\n\nMay 6 , 2021\n\nUS 2021/0134366 A1\n\n3\n\naddress corresponds to the rule present in TCAM , otherwise\n\nlookup table in the basic memory blocks ; wherein the\n\nplurality of pairs of lookup tables and registers combine to\n\n\u2018 logic - 0 \u2019 is stored . For instance , 3 - input LUTRAM TCAM\n\nform a pipelining memory structure .\n\nrules .\n\n[ 0052 ]\n\nSimilarly , referring to FIGS . 3C and 3D , two\n\n[ 0045 ]\n\nIn this embodiment , the memory device is imple\n\n3 - input LUTRAMs may be connected in parallel , e.g. with\n\nmented in a field programmable gate array ( FPGA ) device\n\noutputs being \u201c ANDed \u201d ( by connecting the outputs to an\n\nwhich contains multiple programmable components called\n\nadditional AND logic ) to form 1x6 TCAM . With reference\n\nconfigurable logic blocks ( CLB ) . Once the CLBs are pro\n\nto FIG . 3D , the LUTRAMs stores \u201c 1 0 X 0 1 0 \u201d as one\n\ngrammed , the FPGA may logically process electronic inputs\n\nand provide corresponding logic output as required . For\n\n6 - input rule . The input search key ( Sk ) equal to \u201c 1 0 0 0 1\n\nexample , the FPGA may utilize the programmed lookup\n\n0 \u201d and \u201c 1 000 1 0 \u201d matches with the stored rule to provide\n\nmatchline ( ML ) equal to ' logic - l ' as output .\n\ntables in the device to process the input to determine the\n\noutput , and provides the output logic as desired .\n\n[ 0053 ] Four 3 - input LUTRAMs are connected such that\n\ntwo LUTRAMs in parallel and two in cascade form to", "type": "Document"}}