<p> </p><p><u>Executive Summary</u></p><p>We are engaging with CAE to get additional stimulus to expand functional validation of the Ncore Fast SystemC performance models.  Transitioning all testing to the Altera (Intel PSG) configuration, the first customer for Ncore2.5.  Also, we now have a  working SuSE 11.4 NCore installation; hoping to release with Ncore2.5 if Intel PSG can wait until then.   The Sales conference in Campbell was great opportunity for the engineering team to engage with the broader Sales / AE team.  Ncore3 is proving to be a strong catalyst for alignment, driving several productive discussions across Design, Verification, Arch, SW, Documentation and CAE.  Jama implementation continues with training being rolled out over the next 2 weeks.  Finally, we delivered our first CodaCache LLC RTL release for verification.</p><p> </p><p><u>Results</u></p><ul><li> </li></ul><p><u>Highlights</u></p><ul><li>Sales conference in Campbell was great opportunity for team to engage with the broader Sales / AE team.</li><li>Delivered first CodaCache RTL release for verification</li></ul><p> </p><p><u>Lowlights</u></p><ul><li> </li></ul><p><u>Engineering Progress</u></p><ul><li>HW Architecture</li></ul><ul><ul><li>Symphony</li></ul></ul><ul><li>Advancing HW specification to 0.9.  Updated Perfmon, Debug and Trace chapters.  Nearly complete with the new Routing chapter.</li><li>Held microarchitecture design review of iATU.</li><li>Discussion with Software about the internal data structure that supports both flat views (e.g. timing analysis) and hierarchical views (e.g. functional GUI views, export Verilog code).</li><li>Discussions with TACHL users about need for hierarchical json files.</li></ul><ul><ul><li>Ncore / Concerto RevC (CHI + ACE)</li><ul><li>Oski Formal Verification:</li><ul><li>Waiting to hear back from Oski on status of final long-runs to fully complete Formal Verification of Ncore3 / Concerto RevC last week.</li></ul><li>CSPS work is finalizing.</li><li>Have Error Architecture finalized – working to document.</li></ul></ul><li>Software</li><ul><li>Ncore2.x Support</li><ul><li>Solved licensing problem at Siemens – they were using FlexLM daemon that was too new.</li><li>Wrote C++ test program for validating ARTERISD license connection.</li><li>Have working SuSE 11.4 NCore installation.  Hoping to release with Ncore2.5 if Intel PSG can wait until then.</li></ul><li>Project Angelo: Fast SystemC Performance Modeling</li><ul><li>Out of 7 snoop request types, can create 6 snoop cases (SnpClnDtr, SnpVldDtr, SnpInvDtr, SnpInv, SnpVldDtw, SnpRecall) and they pass functionality after fixing bugs in both our side and Synopsys side;  still cannot generate SnpInvDtw type.</li><li>All possible memory request types (MrdRdCln, MrdRdVld, MrdRdInv, MrdFlush) are properly generated by DCE but suppressed to create MrdFlush since DMI didn't model CCP</li><li>Performed first evaluation of Model bandwidth and latency accuracy against RTL (~95% accurate)</li></ul><li>SW Architecture</li><ul><li>Multiple discussions across design, verification, architecture and SW about data organization and access.</li><li>Discussions with Symphony team on Parameter hierarchy policy</li><li>Maestro-Ncore 3.0 flow reviews with CAE.</li><li>Presented to the sales meeting the Maestro philosophy and general flow with screen shots.</li><li>Working with Design and Architecture team to crystalize golden parameters infrastructure requirements.</li><li>Held meeting with CAEs on Angelo project testing strategies.</li><li>Drafts for individual 0.7 Maestro spec chapters (all Maestro® tool suite)</li></ul><li>Maestro Front-end (Client)</li><ul><li>GUI</li><ul><li>Maestro user flow sketches (Specify + Design) for NCore 3.</li><li>Implementing component editor</li></ul><li>Maestro Kernel</li><ul><li>Updated parameter/constraint module specifications.   Added details of internal architecture.</li><li>Presented proposed file formats to SW team on how to define parameter/constraints to C++ front-end.</li><li>Updated data model to support type inheritance</li></ul></ul><li>Maestro Back-end (Server)</li><ul><li>Engaged with Magillem® on IP-XACT generation using their tool suite in the Back-end (server) – Half a day training for all server team.</li><li>Serve static page - schema designer on <a class="external-link" href="http://maestro.arteris.com/designer" rel="nofollow">maestro.arteris.com/designer</a></li></ul><li>Topology Synthesis</li><ul><li>Working on specification for flow.  Reviewed current status of the POC timing closure flow.</li></ul><li>Infrastructure</li></ul></ul><ul><ul><ul><li>First drop of Golden parameters for Design and Architecture team</li></ul></ul></ul><p> </p><ul><li>Piano / Physical Optimization</li><ul><li>Solutions Architecture</li><ul><li>Good part of the week spent on attending AE/Sales conference. </li><li>Delivered presentation with CAE on recommended usage of Piano to AEs</li><li>Provided input and examples illustrating difficulties of 7nm design closure from NOC perspective to Ann Mutschler - <a class="external-link" href="http://semiengineering.com/timing-closure-intensifies-at-7-5nm/#.Wmnk3h-DZqA.twitter" rel="nofollow">http://semiengineering.com/timing-closure-intensifies-at-7-5nm/#.Wmnk3h-DZqA.twitter</a></li><li>Held detailed discussions to incorporate design feedback in specification describing proposed timing modeling in Maestro.</li><li>Plans for next week</li><ul><li>Focus on attaining maximal possible clarity about all object types, their organization in Maestro data model and possible data exchange formats. </li><li>Further refine spec for object handling, proposed user interface commands and timing modeling in Maestro</li></ul></ul><li>iNoCs based pipeline insertion flow</li></ul></ul><ul><li>Reviewed current state of the POC and contrasted with Xavier’s manual topology design and timing closure flow of EyeQ5.</li></ul><ul><ul><li>Continue to interview for Physical Design position.</li></ul></ul><p> </p><ul><li>Documentation</li><ul><ul><li>Ncore</li><ul><li>1.6.3 – Adding CSR feedback for Toshiba Errata</li><li>2.5 – awaiting input for Getting Started Guide, user guide, integration guide, reference manual (Read allocation policy &amp; Performance modeling)</li><li>3.0 – Discussed reference manual content and documentation expectations with Architecture. Need arch to provide some detailed mark-ups in the current Reference manual.</li><li>Met with SW to go over the initial GUI design and work flow for Ncore 3.0</li><li>All customer documentation is under review for Ncore 3.0</li><li>Started migrating new documents to the new structured template for Ncore 3.0.</li></ul><li>Symphony/Presto</li><ul><li>Discussed some topics for Legato with team</li><li>Went over the topics for the Transport section and discussed with Ty</li></ul><li>PIANO 2.5 (No update)</li><ul><li>PIANO Shell command</li><li>PIANO Editor – Reviewed Ncore information for PIANO.</li><li>PIANO Quick Start Guide – Reviewed information that needs to be added for Ncore</li></ul><li>Technical Publication Process</li><ul><li>Began migrating existing content from Ncore 2.2  to the new templates</li><li>Looking at JAMA for all internal documentation for easy traceability</li><li>Working on XML input for customer documentation</li></ul></ul></ul></ul><p> </p><p><u>Products Summary</u></p><p> </p><ul><li>Ncore v1.6.3</li><ul><li>Provided feedback on CSR questions from Toshiba.  Integrating it into the Toshiba Errata.</li></ul><li>Ncore v2.2.1 (<em>will only release if Intel needs this before Ncore2.5 availability</em>)</li><ul><li>Maintenance release with identified installation improvements including support for CentOS 6/7 and SuSE 11/12 (Intel).</li></ul></ul><ul><li>Ncore v2.5 – Targeted release to deliver Ncore Performance Modeling, Piano v2.5 support, Extended Victim Cache/Read-allocate CMC policy and deferred errata from v2.2</li><ul><li>RTL in freeze mode. </li></ul></ul><ul><ul><li>Breker Eval: 2 out of 4 eval items complete. Working on the remaining 2 items.</li><li>Carbon: Checker traces dumping under debug. Looks like there is come code that generates the trace file that is going into a null pointer exception.</li><li>CMC Read allocate:</li><ul><li>DMI: All regressions with read allocate look good.</li><li>System: All regressions looking good. Will selectively debug and fix remaining few failures (not Read Allocate related) over time.</li></ul><li>Easter Eggs now on Glissando.</li><li>Customer TB: Working with SW to add fixes to IP-XACT xml so that new test cases pass.</li></ul></ul><ul><ul><li>Regression Results Ncore 2.x</li></ul></ul><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p><strong>Date</strong></p></td><td class="confluenceTd"><p><strong>AIU</strong></p></td><td class="confluenceTd"><p><strong>NCB</strong></p></td><td class="confluenceTd"><p><strong>DCE</strong></p></td><td class="confluenceTd"><p><strong>DMI</strong></p></td><td class="confluenceTd"><p><strong>FLTC</strong></p></td><td class="confluenceTd"><p><strong>FSC</strong></p></td><td class="confluenceTd"><p><strong>PSYS</strong></p></td><td class="confluenceTd"><p><strong>FSYS</strong></p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p align="right">21-Jan</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">92</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right">97</p></td><td class="confluenceTd"><p align="right">99</p></td></tr><tr><td class="confluenceTd"><p align="right">22-Jan</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">92</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right">96</p></td><td class="confluenceTd"><p align="right"> </p></td></tr><tr><td class="confluenceTd"><p align="right">23-Jan</p></td><td class="confluenceTd"><p align="right">99</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">90</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right">95</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p align="right">24-Jan</p></td><td class="confluenceTd"><p align="right">99</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">92</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right">96</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p align="right">25-Jan</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right">96</p></td><td class="confluenceTd"><p align="right"> </p></td></tr></tbody></table></div><p> </p><ul><li>Ncore v3.0</li><ul><li>Documentation</li><ul><li>Created documentation timeline, will add to architecture time box for documentation deliverables</li><li>All customer documentation is under review</li><li>Working on documentation input for JAMA: cross-referencing maybe an issue from JAMA to Word/FrameMaker</li></ul><li>Design</li></ul></ul><ul><ul><ul><li>Created 3.0 sprints with initial tasks for January time box  (<a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=27&amp;view=planning&amp;selectedIssue=CONC-3830" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=27&amp;view=planning&amp;selectedIssue=CONC-3830</a>)</li></ul></ul></ul><ul><ul><ul><li>DII à SMI mux integration done working on write path</li><li>IO-AIU à Working on SMI integration and 3.0 changes for AXI</li><li>CHI-AIU à RTL coding in progress, worked on micro arch update</li><li>DMI à working on uArch, first initial review done and started off on coding.</li><li>DCE à Made progress on uArch</li><li>CCP à Nothing to report</li></ul><li>Verification</li><ul><li>SMI agent: Complete</li><li>System BFM for AIU/NCB: In progress</li><li>DMI BFM and scoreboard: Port to SMI on-going</li><li>DII scoreboard: DII scoreboard code complete for bring up.</li><li>NCB: Test plan for initial review complete. Will do review offline with RTL team. Scoreboard in progress.</li><li>CHI: Started work on compiling env.</li><li>Address manager: Started work to support new system address mapping.</li><li>Simple system configuration: Defined and checked in. Few changes to hierarchy and parameter names can be absorbed, but this is the json that will be used for bring up. This json will be created for DV by calling APIs to populating arrays. DV team discussed and decided on the top level structure/hierarchy of this json.</li><li>Discussed with Saad how to include symphony verification components into a system level testbench and came to the conclusion with the team that we will not need any components of his environment in the Ncore 3.0 system level environment. This will make creating a system level verification environment for Ncore 3.0 simpler without any loss in what is being checked.</li><li>CCP + Formal</li><ul><li>Scratchpad test plan complete. Implementation work started.</li><li>Ncore 3.0 RTL formal architectural meeting with Oski this week. Learnings captured.</li></ul></ul></ul></ul><p> </p><ul><li>CodaCache</li><ul><li>Design</li><ul><li>Micro Arch 0.8 update done, Internal review done.</li><li>Created detailed coding tasks. First drop of RTL delivered to Oski for verification!</li></ul></ul></ul><p>(<a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=24&amp;view=detail&amp;selectedIssue=AR-34" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=24&amp;view=detail&amp;selectedIssue=AR-34</a>)</p><ul><ul><ul><li>Parameter specification done and are now able to generate parameters for Coda cache via CLI</li></ul><li>Verification</li><ul><li>TB ready for read and write bring up</li><li>TB ready for scratchpad bring up</li><li>TB ready to bring up initial set of registers</li><li>TB integrated APB VIP for register accesses</li><li>Q channel BFM complete and code reviewed.</li><li>TB support for quiescing to test TT debug registers complete.</li><li>Detailed test plan in progress.</li></ul><li>SW</li><ul><li>Serve static page - schema designer on <a class="external-link" href="http://maestro.arteris.com/designer" rel="nofollow">maestro.arteris.com/designer</a></li></ul></ul></ul><ul><li>Presto</li></ul><ul><ul><li>Design: (<a class="external-link" href="https://arterisip.atlassian.net/issues/?filter=1230" rel="nofollow">https://arterisip.atlassian.net/issues/?filter=1230</a>)</li><ul><li>uArch: reviewed iATU</li><li>uArch: Added datawidth adapter</li><li>uArch: Working on clock domain adapter</li><li>Coding: completed first pass of sym_sw_arb.tachl</li><li>Coding: added path lookup and fixed width serial packet support</li><li>TACHL:  working with SW team on hierarchical json files</li></ul><li>Performance: Sprint <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;sprint=75" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;sprint=75</a></li><ul><li>Working with Architects to study credit management and memory scheduler impact on QoS.</li><li>Working on modifying priority arbiter</li></ul><li>Verification: Sprint dashboard: <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=15&amp;selectedIssue=SYM-297" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=15&amp;selectedIssue=SYM-297</a></li><ul><li>Formal: Conducted testplan for CCP scratchpad.</li><li>Packetizer and depacketizer testbench running with 1K transaction across blackbox RTL.</li><li>Working on running 1K ATP packets across switch TB</li><li>Working on iATU and tATU test plans</li><li>TACHL: working on streaming flow using TACHL in verification infrastructure.</li></ul><li>Key Deliverables</li><ul><li>Arch 0.9 (0.7 uArch and 0.5 Verification) -&gt; 12/24.  Support for Ncore3 will push full uArch to 1/31.</li></ul><li>Top Issues</li><ul><li>Need Intern to provide scripting support as there is significant effort to enable ramp of Symphony development environment.</li></ul></ul></ul><p> </p><p><u>Hiring</u></p><ul><li>Open Positions</li><ul><li>Memory Scheduler Arch/uArch – offer extended to Steve Kromer.  Accepted and will start 2/06/2018!</li><li>SW Architect – one candidate in the pipeline</li><li>SW EDA Developer (2) – 3 candidates in the pipeline scheduled for on-site interviews</li><li>Performance Modeling – one on-site interview candidate this week, one additional next week.</li><li>Presto HW RTL Designer</li><li>Physical Design – one candidate in the pipeline.</li><li>Austin Intern – reviewing resumes</li></ul></ul><p> </p><p><u>Individual Progress</u></p><ul><li>Participated in the Sales Conference and presented Engineering Products, Processes and Organization.</li><li>Championing the Jama roll-out providing CAE focused training and scheduling training sessions to the broader team.  Also co-led Jama core team training with Erin Wilson from Jama Software Inc.</li><li>Worked with Kurt / Monica to transition product management responsibilities and prioritize requirements for Ncore3.</li><li>Continued to fine tune Engineering budget for 2018 with Stephane, identifying expenses that can be triggered in/out based on revenue.</li><li>Worked with Performance Modeling team to help find solution to stimulus for functional validation of models.  Thanks to Alexis for support on this front!</li></ul><p><u> </u></p><p><u>Top Priorities</u></p><ul><li>Engineering processes, methodologies and culture to deliver sustainable cadence of high quality products across portfolio</li><ul><li>Ncore Fast Performance Models and Ncore2.5 in Q1’18.</li><li>Ncore3.0 Production Release in September, 2018.</li><li>CodaCache1.0 in April, 2018.</li><li>Deliver updated Timing Closure / Physical Optimization roadmap (capabilities and products) based on Piano2.x and new Maestro technology.</li><li>Ncore3.5 Production Release Q4’18.</li><li>Presto Production Release Q1’19.</li></ul></ul><p> </p>