 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : crossbar_one_hot_seq
Version: Q-2019.12-SP2
Date   : Tue Apr 13 16:20:04 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt0p8v25c   Library: tcbn28hpcplusbwp30p140lvttt0p8v25c
Wire Load Model Mode: segmented

  Startpoint: rst (input port clocked by clk)
  Endpoint: o_data_bus_reg_reg_96_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crossbar_one_hot_seq
                     ZeroWireload          tcbn28hpcplusbwp30p140lvttt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.07       0.07 f
  rst (in)                                                0.00       0.07 f
  U15909/ZN (INR2D2BWP30P140LVT)                          0.00       0.07 r
  U9921/ZN (CKND2D2BWP30P140LVT)                          0.01       0.08 f
  U9918/ZN (INR2D1BWP30P140LVT)                           0.01       0.09 r
  U10933/ZN (ND2OPTIBD1BWP30P140LVT)                      0.01       0.10 f
  U15926/ZN (NR3D0P7BWP30P140LVT)                         0.01       0.11 r
  U15927/Z (BUFFD2BWP30P140LVT)                           0.03       0.14 r
  U15928/ZN (AOI22D1BWP30P140LVT)                         0.01       0.15 f
  U15929/ZN (ND4D1BWP30P140LVT)                           0.01       0.17 r
  o_data_bus_reg_reg_96_/D (DFQD4BWP30P140LVT)            0.00       0.17 r
  data arrival time                                                  0.17

  clock clk (rise edge)                                   0.33       0.33
  clock network delay (ideal)                             0.00       0.33
  clock uncertainty                                      -0.15       0.18
  o_data_bus_reg_reg_96_/CP (DFQD4BWP30P140LVT)           0.00       0.18 r
  library setup time                                     -0.01       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
