Target Part: A2F200M3F_FBGA484_STD
Report for cell FastSlow.verilog
  Core Cell usage:
              cell count     area count*area
               GND     1      0.0        0.0
               VCC     1      0.0        0.0


                   -----          ----------
             TOTAL     2                 0.0


  IO Cell usage:
              cell count
           TRIBUFF     4
                   -----
             TOTAL     4


Core Cells         : 0 of 4608 (0%)
IO Cells           : 4

  RAM/ROM Usage Summary
Block Rams : 0 of 8 (0%)

