Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Dec  9 11:45:42 2023
| Host         : athanasi-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -file uart_receiver_timing_summary_routed.rpt -pb uart_receiver_timing_summary_routed.pb -rpx uart_receiver_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_receiver
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.203        0.000                      0                   75        0.209        0.000                      0                   75        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             5.203        0.000                      0                   75        0.209        0.000                      0                   75        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.677ns (34.768%)  route 3.146ns (65.232%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.699     5.301    baud_controller_rx_inst/CLK
    SLICE_X4Y117         FDCE                                         r  baud_controller_rx_inst/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDCE (Prop_fdce_C_Q)         0.456     5.757 f  baud_controller_rx_inst/counter_reg[13]/Q
                         net (fo=3, routed)           0.971     6.728    baud_controller_rx_inst/counter_reg[13]
    SLICE_X5Y116         LUT4 (Prop_lut4_I2_O)        0.124     6.852 f  baud_controller_rx_inst/counter[5]_i_4/O
                         net (fo=2, routed)           0.967     7.820    baud_controller_rx_inst/counter[5]_i_4_n_0
    SLICE_X5Y114         LUT6 (Prop_lut6_I0_O)        0.124     7.944 r  baud_controller_rx_inst/counter[5]_i_2/O
                         net (fo=35, routed)          1.208     9.152    baud_controller_rx_inst/Rx_sample_ENABLE
    SLICE_X4Y115         LUT5 (Prop_lut5_I4_O)        0.124     9.276 r  baud_controller_rx_inst/counter[4]_i_6/O
                         net (fo=1, routed)           0.000     9.276    baud_controller_rx_inst/counter[4]_i_6_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.677 r  baud_controller_rx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    baud_controller_rx_inst/counter_reg[4]_i_1_n_0
    SLICE_X4Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  baud_controller_rx_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.791    baud_controller_rx_inst/counter_reg[8]_i_1_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.125 r  baud_controller_rx_inst/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.125    baud_controller_rx_inst/counter_reg[12]_i_1_n_6
    SLICE_X4Y117         FDCE                                         r  baud_controller_rx_inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.579    15.001    baud_controller_rx_inst/CLK
    SLICE_X4Y117         FDCE                                         r  baud_controller_rx_inst/counter_reg[13]/C
                         clock pessimism              0.300    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y117         FDCE (Setup_fdce_C_D)        0.062    15.328    baud_controller_rx_inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  5.203    

Slack (MET) :             5.294ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 1.563ns (33.189%)  route 3.146ns (66.811%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.699     5.301    baud_controller_rx_inst/CLK
    SLICE_X4Y117         FDCE                                         r  baud_controller_rx_inst/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDCE (Prop_fdce_C_Q)         0.456     5.757 f  baud_controller_rx_inst/counter_reg[13]/Q
                         net (fo=3, routed)           0.971     6.728    baud_controller_rx_inst/counter_reg[13]
    SLICE_X5Y116         LUT4 (Prop_lut4_I2_O)        0.124     6.852 f  baud_controller_rx_inst/counter[5]_i_4/O
                         net (fo=2, routed)           0.967     7.820    baud_controller_rx_inst/counter[5]_i_4_n_0
    SLICE_X5Y114         LUT6 (Prop_lut6_I0_O)        0.124     7.944 r  baud_controller_rx_inst/counter[5]_i_2/O
                         net (fo=35, routed)          1.208     9.152    baud_controller_rx_inst/Rx_sample_ENABLE
    SLICE_X4Y115         LUT5 (Prop_lut5_I4_O)        0.124     9.276 r  baud_controller_rx_inst/counter[4]_i_6/O
                         net (fo=1, routed)           0.000     9.276    baud_controller_rx_inst/counter[4]_i_6_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.677 r  baud_controller_rx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    baud_controller_rx_inst/counter_reg[4]_i_1_n_0
    SLICE_X4Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.011 r  baud_controller_rx_inst/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.011    baud_controller_rx_inst/counter_reg[8]_i_1_n_6
    SLICE_X4Y116         FDCE                                         r  baud_controller_rx_inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.580    15.002    baud_controller_rx_inst/CLK
    SLICE_X4Y116         FDCE                                         r  baud_controller_rx_inst/counter_reg[9]/C
                         clock pessimism              0.276    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X4Y116         FDCE (Setup_fdce_C_D)        0.062    15.305    baud_controller_rx_inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                         -10.011    
  -------------------------------------------------------------------
                         slack                                  5.294    

Slack (MET) :             5.298ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 1.582ns (33.457%)  route 3.146ns (66.543%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.699     5.301    baud_controller_rx_inst/CLK
    SLICE_X4Y117         FDCE                                         r  baud_controller_rx_inst/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDCE (Prop_fdce_C_Q)         0.456     5.757 f  baud_controller_rx_inst/counter_reg[13]/Q
                         net (fo=3, routed)           0.971     6.728    baud_controller_rx_inst/counter_reg[13]
    SLICE_X5Y116         LUT4 (Prop_lut4_I2_O)        0.124     6.852 f  baud_controller_rx_inst/counter[5]_i_4/O
                         net (fo=2, routed)           0.967     7.820    baud_controller_rx_inst/counter[5]_i_4_n_0
    SLICE_X5Y114         LUT6 (Prop_lut6_I0_O)        0.124     7.944 r  baud_controller_rx_inst/counter[5]_i_2/O
                         net (fo=35, routed)          1.208     9.152    baud_controller_rx_inst/Rx_sample_ENABLE
    SLICE_X4Y115         LUT5 (Prop_lut5_I4_O)        0.124     9.276 r  baud_controller_rx_inst/counter[4]_i_6/O
                         net (fo=1, routed)           0.000     9.276    baud_controller_rx_inst/counter[4]_i_6_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.677 r  baud_controller_rx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    baud_controller_rx_inst/counter_reg[4]_i_1_n_0
    SLICE_X4Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  baud_controller_rx_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.791    baud_controller_rx_inst/counter_reg[8]_i_1_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.030 r  baud_controller_rx_inst/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.030    baud_controller_rx_inst/counter_reg[12]_i_1_n_5
    SLICE_X4Y117         FDCE                                         r  baud_controller_rx_inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.579    15.001    baud_controller_rx_inst/CLK
    SLICE_X4Y117         FDCE                                         r  baud_controller_rx_inst/counter_reg[14]/C
                         clock pessimism              0.300    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y117         FDCE (Setup_fdce_C_D)        0.062    15.328    baud_controller_rx_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -10.030    
  -------------------------------------------------------------------
                         slack                                  5.298    

Slack (MET) :             5.314ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.712ns  (logic 1.566ns (33.231%)  route 3.146ns (66.769%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.699     5.301    baud_controller_rx_inst/CLK
    SLICE_X4Y117         FDCE                                         r  baud_controller_rx_inst/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDCE (Prop_fdce_C_Q)         0.456     5.757 f  baud_controller_rx_inst/counter_reg[13]/Q
                         net (fo=3, routed)           0.971     6.728    baud_controller_rx_inst/counter_reg[13]
    SLICE_X5Y116         LUT4 (Prop_lut4_I2_O)        0.124     6.852 f  baud_controller_rx_inst/counter[5]_i_4/O
                         net (fo=2, routed)           0.967     7.820    baud_controller_rx_inst/counter[5]_i_4_n_0
    SLICE_X5Y114         LUT6 (Prop_lut6_I0_O)        0.124     7.944 r  baud_controller_rx_inst/counter[5]_i_2/O
                         net (fo=35, routed)          1.208     9.152    baud_controller_rx_inst/Rx_sample_ENABLE
    SLICE_X4Y115         LUT5 (Prop_lut5_I4_O)        0.124     9.276 r  baud_controller_rx_inst/counter[4]_i_6/O
                         net (fo=1, routed)           0.000     9.276    baud_controller_rx_inst/counter[4]_i_6_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.677 r  baud_controller_rx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    baud_controller_rx_inst/counter_reg[4]_i_1_n_0
    SLICE_X4Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  baud_controller_rx_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.791    baud_controller_rx_inst/counter_reg[8]_i_1_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.014 r  baud_controller_rx_inst/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.014    baud_controller_rx_inst/counter_reg[12]_i_1_n_7
    SLICE_X4Y117         FDCE                                         r  baud_controller_rx_inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.579    15.001    baud_controller_rx_inst/CLK
    SLICE_X4Y117         FDCE                                         r  baud_controller_rx_inst/counter_reg[12]/C
                         clock pessimism              0.300    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y117         FDCE (Setup_fdce_C_D)        0.062    15.328    baud_controller_rx_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  5.314    

Slack (MET) :             5.315ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.688ns  (logic 1.542ns (32.889%)  route 3.146ns (67.111%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.699     5.301    baud_controller_rx_inst/CLK
    SLICE_X4Y117         FDCE                                         r  baud_controller_rx_inst/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDCE (Prop_fdce_C_Q)         0.456     5.757 f  baud_controller_rx_inst/counter_reg[13]/Q
                         net (fo=3, routed)           0.971     6.728    baud_controller_rx_inst/counter_reg[13]
    SLICE_X5Y116         LUT4 (Prop_lut4_I2_O)        0.124     6.852 f  baud_controller_rx_inst/counter[5]_i_4/O
                         net (fo=2, routed)           0.967     7.820    baud_controller_rx_inst/counter[5]_i_4_n_0
    SLICE_X5Y114         LUT6 (Prop_lut6_I0_O)        0.124     7.944 r  baud_controller_rx_inst/counter[5]_i_2/O
                         net (fo=35, routed)          1.208     9.152    baud_controller_rx_inst/Rx_sample_ENABLE
    SLICE_X4Y115         LUT5 (Prop_lut5_I4_O)        0.124     9.276 r  baud_controller_rx_inst/counter[4]_i_6/O
                         net (fo=1, routed)           0.000     9.276    baud_controller_rx_inst/counter[4]_i_6_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.677 r  baud_controller_rx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    baud_controller_rx_inst/counter_reg[4]_i_1_n_0
    SLICE_X4Y116         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.990 r  baud_controller_rx_inst/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.990    baud_controller_rx_inst/counter_reg[8]_i_1_n_4
    SLICE_X4Y116         FDCE                                         r  baud_controller_rx_inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.580    15.002    baud_controller_rx_inst/CLK
    SLICE_X4Y116         FDCE                                         r  baud_controller_rx_inst/counter_reg[11]/C
                         clock pessimism              0.276    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X4Y116         FDCE (Setup_fdce_C_D)        0.062    15.305    baud_controller_rx_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                  5.315    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 1.468ns (31.813%)  route 3.146ns (68.187%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.699     5.301    baud_controller_rx_inst/CLK
    SLICE_X4Y117         FDCE                                         r  baud_controller_rx_inst/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDCE (Prop_fdce_C_Q)         0.456     5.757 f  baud_controller_rx_inst/counter_reg[13]/Q
                         net (fo=3, routed)           0.971     6.728    baud_controller_rx_inst/counter_reg[13]
    SLICE_X5Y116         LUT4 (Prop_lut4_I2_O)        0.124     6.852 f  baud_controller_rx_inst/counter[5]_i_4/O
                         net (fo=2, routed)           0.967     7.820    baud_controller_rx_inst/counter[5]_i_4_n_0
    SLICE_X5Y114         LUT6 (Prop_lut6_I0_O)        0.124     7.944 r  baud_controller_rx_inst/counter[5]_i_2/O
                         net (fo=35, routed)          1.208     9.152    baud_controller_rx_inst/Rx_sample_ENABLE
    SLICE_X4Y115         LUT5 (Prop_lut5_I4_O)        0.124     9.276 r  baud_controller_rx_inst/counter[4]_i_6/O
                         net (fo=1, routed)           0.000     9.276    baud_controller_rx_inst/counter[4]_i_6_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.677 r  baud_controller_rx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    baud_controller_rx_inst/counter_reg[4]_i_1_n_0
    SLICE_X4Y116         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.916 r  baud_controller_rx_inst/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.916    baud_controller_rx_inst/counter_reg[8]_i_1_n_5
    SLICE_X4Y116         FDCE                                         r  baud_controller_rx_inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.580    15.002    baud_controller_rx_inst/CLK
    SLICE_X4Y116         FDCE                                         r  baud_controller_rx_inst/counter_reg[10]/C
                         clock pessimism              0.276    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X4Y116         FDCE (Setup_fdce_C_D)        0.062    15.305    baud_controller_rx_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.405ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.598ns  (logic 1.452ns (31.576%)  route 3.146ns (68.424%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.699     5.301    baud_controller_rx_inst/CLK
    SLICE_X4Y117         FDCE                                         r  baud_controller_rx_inst/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDCE (Prop_fdce_C_Q)         0.456     5.757 f  baud_controller_rx_inst/counter_reg[13]/Q
                         net (fo=3, routed)           0.971     6.728    baud_controller_rx_inst/counter_reg[13]
    SLICE_X5Y116         LUT4 (Prop_lut4_I2_O)        0.124     6.852 f  baud_controller_rx_inst/counter[5]_i_4/O
                         net (fo=2, routed)           0.967     7.820    baud_controller_rx_inst/counter[5]_i_4_n_0
    SLICE_X5Y114         LUT6 (Prop_lut6_I0_O)        0.124     7.944 r  baud_controller_rx_inst/counter[5]_i_2/O
                         net (fo=35, routed)          1.208     9.152    baud_controller_rx_inst/Rx_sample_ENABLE
    SLICE_X4Y115         LUT5 (Prop_lut5_I4_O)        0.124     9.276 r  baud_controller_rx_inst/counter[4]_i_6/O
                         net (fo=1, routed)           0.000     9.276    baud_controller_rx_inst/counter[4]_i_6_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.677 r  baud_controller_rx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    baud_controller_rx_inst/counter_reg[4]_i_1_n_0
    SLICE_X4Y116         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.900 r  baud_controller_rx_inst/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.900    baud_controller_rx_inst/counter_reg[8]_i_1_n_7
    SLICE_X4Y116         FDCE                                         r  baud_controller_rx_inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.580    15.002    baud_controller_rx_inst/CLK
    SLICE_X4Y116         FDCE                                         r  baud_controller_rx_inst/counter_reg[8]/C
                         clock pessimism              0.276    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X4Y116         FDCE (Setup_fdce_C_D)        0.062    15.305    baud_controller_rx_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                  5.405    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 1.563ns (35.226%)  route 2.874ns (64.774%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.699     5.301    baud_controller_rx_inst/CLK
    SLICE_X4Y117         FDCE                                         r  baud_controller_rx_inst/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDCE (Prop_fdce_C_Q)         0.456     5.757 f  baud_controller_rx_inst/counter_reg[13]/Q
                         net (fo=3, routed)           0.971     6.728    baud_controller_rx_inst/counter_reg[13]
    SLICE_X5Y116         LUT4 (Prop_lut4_I2_O)        0.124     6.852 f  baud_controller_rx_inst/counter[5]_i_4/O
                         net (fo=2, routed)           0.967     7.820    baud_controller_rx_inst/counter[5]_i_4_n_0
    SLICE_X5Y114         LUT6 (Prop_lut6_I0_O)        0.124     7.944 r  baud_controller_rx_inst/counter[5]_i_2/O
                         net (fo=35, routed)          0.936     8.879    baud_controller_rx_inst/Rx_sample_ENABLE
    SLICE_X4Y114         LUT5 (Prop_lut5_I4_O)        0.124     9.003 r  baud_controller_rx_inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.003    baud_controller_rx_inst/counter[0]_i_6_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.404 r  baud_controller_rx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.404    baud_controller_rx_inst/counter_reg[0]_i_1_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.738 r  baud_controller_rx_inst/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.738    baud_controller_rx_inst/counter_reg[4]_i_1_n_6
    SLICE_X4Y115         FDCE                                         r  baud_controller_rx_inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.581    15.003    baud_controller_rx_inst/CLK
    SLICE_X4Y115         FDCE                                         r  baud_controller_rx_inst/counter_reg[5]/C
                         clock pessimism              0.276    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y115         FDCE (Setup_fdce_C_D)        0.062    15.306    baud_controller_rx_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.589ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.542ns (34.918%)  route 2.874ns (65.082%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.699     5.301    baud_controller_rx_inst/CLK
    SLICE_X4Y117         FDCE                                         r  baud_controller_rx_inst/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDCE (Prop_fdce_C_Q)         0.456     5.757 f  baud_controller_rx_inst/counter_reg[13]/Q
                         net (fo=3, routed)           0.971     6.728    baud_controller_rx_inst/counter_reg[13]
    SLICE_X5Y116         LUT4 (Prop_lut4_I2_O)        0.124     6.852 f  baud_controller_rx_inst/counter[5]_i_4/O
                         net (fo=2, routed)           0.967     7.820    baud_controller_rx_inst/counter[5]_i_4_n_0
    SLICE_X5Y114         LUT6 (Prop_lut6_I0_O)        0.124     7.944 r  baud_controller_rx_inst/counter[5]_i_2/O
                         net (fo=35, routed)          0.936     8.879    baud_controller_rx_inst/Rx_sample_ENABLE
    SLICE_X4Y114         LUT5 (Prop_lut5_I4_O)        0.124     9.003 r  baud_controller_rx_inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.003    baud_controller_rx_inst/counter[0]_i_6_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.404 r  baud_controller_rx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.404    baud_controller_rx_inst/counter_reg[0]_i_1_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.717 r  baud_controller_rx_inst/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.717    baud_controller_rx_inst/counter_reg[4]_i_1_n_4
    SLICE_X4Y115         FDCE                                         r  baud_controller_rx_inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.581    15.003    baud_controller_rx_inst/CLK
    SLICE_X4Y115         FDCE                                         r  baud_controller_rx_inst/counter_reg[7]/C
                         clock pessimism              0.276    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y115         FDCE (Setup_fdce_C_D)        0.062    15.306    baud_controller_rx_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                          -9.717    
  -------------------------------------------------------------------
                         slack                                  5.589    

Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/receiver_baud_inst/counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.828ns (21.216%)  route 3.075ns (78.784%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.699     5.301    baud_controller_rx_inst/CLK
    SLICE_X4Y117         FDCE                                         r  baud_controller_rx_inst/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDCE (Prop_fdce_C_Q)         0.456     5.757 f  baud_controller_rx_inst/counter_reg[13]/Q
                         net (fo=3, routed)           0.971     6.728    baud_controller_rx_inst/counter_reg[13]
    SLICE_X5Y116         LUT4 (Prop_lut4_I2_O)        0.124     6.852 f  baud_controller_rx_inst/counter[5]_i_4/O
                         net (fo=2, routed)           0.967     7.820    baud_controller_rx_inst/counter[5]_i_4_n_0
    SLICE_X5Y114         LUT6 (Prop_lut6_I0_O)        0.124     7.944 r  baud_controller_rx_inst/counter[5]_i_2/O
                         net (fo=35, routed)          0.628     8.572    baud_controller_rx_inst/Rx_sample_ENABLE
    SLICE_X3Y115         LUT3 (Prop_lut3_I2_O)        0.124     8.696 r  baud_controller_rx_inst/counter[5]_i_1/O
                         net (fo=5, routed)           0.508     9.204    receive_module_inst/receiver_baud_inst/counter_reg[5]_0
    SLICE_X5Y114         FDSE                                         r  receive_module_inst/receiver_baud_inst/counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.582    15.004    receive_module_inst/receiver_baud_inst/CLK
    SLICE_X5Y114         FDSE                                         r  receive_module_inst/receiver_baud_inst/counter_reg[1]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X5Y114         FDSE (Setup_fdse_C_S)       -0.429    14.816    receive_module_inst/receiver_baud_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  5.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 receive_module_inst/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.420%)  route 0.156ns (45.581%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.596     1.515    receive_module_inst/CLK
    SLICE_X3Y111         FDPE                                         r  receive_module_inst/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDPE (Prop_fdpe_C_Q)         0.141     1.656 r  receive_module_inst/FSM_onehot_current_state_reg[0]/Q
                         net (fo=14, routed)          0.156     1.812    receive_module_inst/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X2Y111         LUT5 (Prop_lut5_I2_O)        0.045     1.857 r  receive_module_inst/data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.857    receive_module_inst/data[4]
    SLICE_X2Y111         FDCE                                         r  receive_module_inst/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.869     2.034    receive_module_inst/CLK
    SLICE_X2Y111         FDCE                                         r  receive_module_inst/data_reg[4]/C
                         clock pessimism             -0.505     1.528    
    SLICE_X2Y111         FDCE (Hold_fdce_C_D)         0.120     1.648    receive_module_inst/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 receive_module_inst/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.790%)  route 0.160ns (46.210%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.596     1.515    receive_module_inst/CLK
    SLICE_X3Y111         FDPE                                         r  receive_module_inst/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDPE (Prop_fdpe_C_Q)         0.141     1.656 r  receive_module_inst/FSM_onehot_current_state_reg[0]/Q
                         net (fo=14, routed)          0.160     1.816    receive_module_inst/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X2Y111         LUT5 (Prop_lut5_I2_O)        0.045     1.861 r  receive_module_inst/data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.861    receive_module_inst/data[5]
    SLICE_X2Y111         FDCE                                         r  receive_module_inst/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.869     2.034    receive_module_inst/CLK
    SLICE_X2Y111         FDCE                                         r  receive_module_inst/data_reg[5]/C
                         clock pessimism             -0.505     1.528    
    SLICE_X2Y111         FDCE (Hold_fdce_C_D)         0.121     1.649    receive_module_inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 receive_module_inst/receiver_baud_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/receiver_baud_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.593     1.512    receive_module_inst/receiver_baud_inst/CLK
    SLICE_X5Y114         FDSE                                         r  receive_module_inst/receiver_baud_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDSE (Prop_fdse_C_Q)         0.141     1.653 r  receive_module_inst/receiver_baud_inst/counter_reg[1]/Q
                         net (fo=6, routed)           0.168     1.822    receive_module_inst/receiver_baud_inst/counter_reg_n_0_[1]
    SLICE_X5Y114         LUT3 (Prop_lut3_I0_O)        0.042     1.864 r  receive_module_inst/receiver_baud_inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.864    receive_module_inst/receiver_baud_inst/counter0[2]
    SLICE_X5Y114         FDSE                                         r  receive_module_inst/receiver_baud_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.862     2.028    receive_module_inst/receiver_baud_inst/CLK
    SLICE_X5Y114         FDSE                                         r  receive_module_inst/receiver_baud_inst/counter_reg[2]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X5Y114         FDSE (Hold_fdse_C_D)         0.107     1.619    receive_module_inst/receiver_baud_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 receive_module_inst/receiver_baud_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/receiver_baud_inst/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.593     1.512    receive_module_inst/receiver_baud_inst/CLK
    SLICE_X5Y115         FDRE                                         r  receive_module_inst/receiver_baud_inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  receive_module_inst/receiver_baud_inst/counter_reg[5]/Q
                         net (fo=2, routed)           0.167     1.821    receive_module_inst/receiver_baud_inst/counter_reg_n_0_[5]
    SLICE_X5Y115         LUT6 (Prop_lut6_I0_O)        0.045     1.866 r  receive_module_inst/receiver_baud_inst/counter[5]_i_3/O
                         net (fo=1, routed)           0.000     1.866    receive_module_inst/receiver_baud_inst/counter0[5]
    SLICE_X5Y115         FDRE                                         r  receive_module_inst/receiver_baud_inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.861     2.027    receive_module_inst/receiver_baud_inst/CLK
    SLICE_X5Y115         FDRE                                         r  receive_module_inst/receiver_baud_inst/counter_reg[5]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X5Y115         FDRE (Hold_fdre_C_D)         0.091     1.603    receive_module_inst/receiver_baud_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baud_controller_rx_inst/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.287ns (77.984%)  route 0.081ns (22.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.591     1.510    baud_controller_rx_inst/CLK
    SLICE_X4Y117         FDCE                                         r  baud_controller_rx_inst/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDCE (Prop_fdce_C_Q)         0.141     1.651 r  baud_controller_rx_inst/counter_reg[13]/Q
                         net (fo=3, routed)           0.081     1.732    baud_controller_rx_inst/counter_reg[13]
    SLICE_X4Y117         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.878 r  baud_controller_rx_inst/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    baud_controller_rx_inst/counter_reg[12]_i_1_n_5
    SLICE_X4Y117         FDCE                                         r  baud_controller_rx_inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.859     2.025    baud_controller_rx_inst/CLK
    SLICE_X4Y117         FDCE                                         r  baud_controller_rx_inst/counter_reg[14]/C
                         clock pessimism             -0.514     1.510    
    SLICE_X4Y117         FDCE (Hold_fdce_C_D)         0.105     1.615    baud_controller_rx_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 receive_module_inst/receiver_baud_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/receiver_baud_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.593     1.512    receive_module_inst/receiver_baud_inst/CLK
    SLICE_X5Y114         FDSE                                         r  receive_module_inst/receiver_baud_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDSE (Prop_fdse_C_Q)         0.141     1.653 r  receive_module_inst/receiver_baud_inst/counter_reg[1]/Q
                         net (fo=6, routed)           0.168     1.822    receive_module_inst/receiver_baud_inst/counter_reg_n_0_[1]
    SLICE_X5Y114         LUT2 (Prop_lut2_I0_O)        0.045     1.867 r  receive_module_inst/receiver_baud_inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.867    receive_module_inst/receiver_baud_inst/counter[1]_i_1_n_0
    SLICE_X5Y114         FDSE                                         r  receive_module_inst/receiver_baud_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.862     2.028    receive_module_inst/receiver_baud_inst/CLK
    SLICE_X5Y114         FDSE                                         r  receive_module_inst/receiver_baud_inst/counter_reg[1]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X5Y114         FDSE (Hold_fdse_C_D)         0.091     1.603    receive_module_inst/receiver_baud_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 receive_module_inst/FSM_onehot_current_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/FSM_onehot_current_state_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.595     1.514    receive_module_inst/CLK
    SLICE_X2Y112         FDCE                                         r  receive_module_inst/FSM_onehot_current_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDCE (Prop_fdce_C_Q)         0.164     1.678 r  receive_module_inst/FSM_onehot_current_state_reg[10]/Q
                         net (fo=6, routed)           0.187     1.866    receive_module_inst/FSM_onehot_current_state_reg_n_0_[10]
    SLICE_X2Y112         LUT4 (Prop_lut4_I3_O)        0.043     1.909 r  receive_module_inst/FSM_onehot_current_state[11]_i_2/O
                         net (fo=1, routed)           0.000     1.909    receive_module_inst/FSM_onehot_current_state[11]_i_2_n_0
    SLICE_X2Y112         FDCE                                         r  receive_module_inst/FSM_onehot_current_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.867     2.032    receive_module_inst/CLK
    SLICE_X2Y112         FDCE                                         r  receive_module_inst/FSM_onehot_current_state_reg[11]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X2Y112         FDCE (Hold_fdce_C_D)         0.131     1.645    receive_module_inst/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 receive_module_inst/FSM_onehot_current_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.246ns (64.867%)  route 0.133ns (35.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.595     1.514    receive_module_inst/CLK
    SLICE_X2Y112         FDCE                                         r  receive_module_inst/FSM_onehot_current_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDCE (Prop_fdce_C_Q)         0.148     1.662 r  receive_module_inst/FSM_onehot_current_state_reg[11]/Q
                         net (fo=5, routed)           0.133     1.796    receive_module_inst/FSM_onehot_current_state_reg_n_0_[11]
    SLICE_X3Y111         LUT4 (Prop_lut4_I0_O)        0.098     1.894 r  receive_module_inst/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.894    receive_module_inst/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X3Y111         FDPE                                         r  receive_module_inst/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.869     2.034    receive_module_inst/CLK
    SLICE_X3Y111         FDPE                                         r  receive_module_inst/FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X3Y111         FDPE (Hold_fdpe_C_D)         0.091     1.622    receive_module_inst/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 baud_controller_rx_inst/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.308ns (78.390%)  route 0.085ns (21.610%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.592     1.511    baud_controller_rx_inst/CLK
    SLICE_X4Y116         FDCE                                         r  baud_controller_rx_inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDCE (Prop_fdce_C_Q)         0.141     1.652 r  baud_controller_rx_inst/counter_reg[11]/Q
                         net (fo=3, routed)           0.085     1.737    baud_controller_rx_inst/counter_reg[11]
    SLICE_X4Y116         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.850 r  baud_controller_rx_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.850    baud_controller_rx_inst/counter_reg[8]_i_1_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.904 r  baud_controller_rx_inst/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.904    baud_controller_rx_inst/counter_reg[12]_i_1_n_7
    SLICE_X4Y117         FDCE                                         r  baud_controller_rx_inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.859     2.025    baud_controller_rx_inst/CLK
    SLICE_X4Y117         FDCE                                         r  baud_controller_rx_inst/counter_reg[12]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X4Y117         FDCE (Hold_fdce_C_D)         0.105     1.629    baud_controller_rx_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 receive_module_inst/receiver_baud_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/receiver_baud_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.594     1.513    receive_module_inst/receiver_baud_inst/CLK
    SLICE_X3Y115         FDSE                                         r  receive_module_inst/receiver_baud_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDSE (Prop_fdse_C_Q)         0.141     1.654 f  receive_module_inst/receiver_baud_inst/counter_reg[0]/Q
                         net (fo=7, routed)           0.180     1.835    receive_module_inst/receiver_baud_inst/counter_reg_n_0_[0]
    SLICE_X3Y115         LUT1 (Prop_lut1_I0_O)        0.045     1.880 r  receive_module_inst/receiver_baud_inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.880    receive_module_inst/receiver_baud_inst/counter0[0]
    SLICE_X3Y115         FDSE                                         r  receive_module_inst/receiver_baud_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.865     2.030    receive_module_inst/receiver_baud_inst/CLK
    SLICE_X3Y115         FDSE                                         r  receive_module_inst/receiver_baud_inst/counter_reg[0]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X3Y115         FDSE (Hold_fdse_C_D)         0.091     1.604    receive_module_inst/receiver_baud_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y114    baud_controller_rx_inst/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y116    baud_controller_rx_inst/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y116    baud_controller_rx_inst/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y117    baud_controller_rx_inst/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y117    baud_controller_rx_inst/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y117    baud_controller_rx_inst/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y114    baud_controller_rx_inst/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y114    baud_controller_rx_inst/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y114    baud_controller_rx_inst/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y114    baud_controller_rx_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y114    baud_controller_rx_inst/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y114    baud_controller_rx_inst/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y114    baud_controller_rx_inst/counter_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114    receive_module_inst/receiver_baud_inst/counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114    receive_module_inst/receiver_baud_inst/counter_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111    receive_module_inst/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y111    receive_module_inst/data_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    receive_module_inst/data_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    receive_module_inst/data_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    receive_module_inst/FSM_onehot_current_state_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    receive_module_inst/FSM_onehot_current_state_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    receive_module_inst/Rx_FERROR_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    receive_module_inst/Rx_PERROR_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y114    baud_controller_rx_inst/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y116    baud_controller_rx_inst/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y116    baud_controller_rx_inst/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y116    baud_controller_rx_inst/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y116    baud_controller_rx_inst/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y117    baud_controller_rx_inst/counter_reg[12]/C



