<stg><name>kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2</name>


<trans_list>

<trans id="307" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tmp, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %alpha_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %alpha

]]></Node>
<StgValue><ssdm name="alpha_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i7 0, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i4 0, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %VITIS_LOOP_19_3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_19_3:0 %i_2 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_19_3:1 %indvar_flatten_load = load i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_19_3:7 %icmp_ln15 = icmp_eq  i7 %indvar_flatten_load, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_19_3:8 %add_ln15_9 = add i7 %indvar_flatten_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln15_9"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_19_3:9 %br_ln15 = br i1 %icmp_ln15, void %for.inc25, void %VITIS_LOOP_26_6.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc25:0 %j_load = load i4 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25:1 %add_ln15 = add i4 %i_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25:4 %icmp_ln16 = icmp_eq  i4 %j_load, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc25:5 %select_ln15 = select i1 %icmp_ln16, i4 0, i4 %j_load

]]></Node>
<StgValue><ssdm name="select_ln15"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="4">
<![CDATA[
for.inc25:59 %zext_ln18_3 = zext i4 %select_ln15

]]></Node>
<StgValue><ssdm name="zext_ln18_3"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc25:82 %add_ln20_17 = add i7 %zext_ln18_3, i7 70

]]></Node>
<StgValue><ssdm name="add_ln20_17"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc25:133 %store_ln16 = store i7 %add_ln15_9, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
VITIS_LOOP_19_3:2 %tmp_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i_2, i3 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
VITIS_LOOP_19_3:3 %tmp_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %i_2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="5">
<![CDATA[
VITIS_LOOP_19_3:4 %zext_ln20 = zext i5 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_19_3:5 %add_ln20_9 = add i7 %tmp_1, i7 %zext_ln20

]]></Node>
<StgValue><ssdm name="add_ln20_9"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_19_3:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
for.inc25:6 %tmp_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln15, i3 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
for.inc25:7 %tmp_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln15, i1 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="5">
<![CDATA[
for.inc25:8 %zext_ln20_1 = zext i5 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln20_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc25:9 %add_ln20_10 = add i7 %tmp_3, i7 %zext_ln20_1

]]></Node>
<StgValue><ssdm name="add_ln20_10"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc25:10 %select_ln15_1 = select i1 %icmp_ln16, i4 %add_ln15, i4 %i_2

]]></Node>
<StgValue><ssdm name="select_ln15_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc25:15 %select_ln15_2 = select i1 %icmp_ln16, i7 %add_ln20_10, i7 %add_ln20_9

]]></Node>
<StgValue><ssdm name="select_ln15_2"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc25:43 %add_ln15_6 = add i7 %select_ln15_2, i7 7

]]></Node>
<StgValue><ssdm name="add_ln15_6"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc25:47 %add_ln15_7 = add i7 %select_ln15_2, i7 8

]]></Node>
<StgValue><ssdm name="add_ln15_7"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="7">
<![CDATA[
for.inc25:83 %zext_ln20_18 = zext i7 %add_ln20_17

]]></Node>
<StgValue><ssdm name="zext_ln20_18"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25:84 %B_addr_7 = getelementptr i32 %B, i64 0, i64 %zext_ln20_18

]]></Node>
<StgValue><ssdm name="B_addr_7"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
for.inc25:85 %tmp_7_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 5, i4 %select_ln15

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="7">
<![CDATA[
for.inc25:86 %zext_ln20_19 = zext i7 %tmp_7_cast

]]></Node>
<StgValue><ssdm name="zext_ln20_19"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25:87 %B_addr_8 = getelementptr i32 %B, i64 0, i64 %zext_ln20_19

]]></Node>
<StgValue><ssdm name="B_addr_8"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc25:88 %add_ln20_18 = add i7 %zext_ln18_3, i7 90

]]></Node>
<StgValue><ssdm name="add_ln20_18"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:113 %B_load_7 = load i7 %B_addr_7

]]></Node>
<StgValue><ssdm name="B_load_7"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:116 %B_load_8 = load i7 %B_addr_8

]]></Node>
<StgValue><ssdm name="B_load_8"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25:132 %add_ln16 = add i4 %select_ln15, i4 1

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc25:134 %store_ln16 = store i4 %select_ln15_1, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc25:135 %store_ln16 = store i4 %add_ln16, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="7">
<![CDATA[
for.inc25:44 %zext_ln20_9 = zext i7 %add_ln15_6

]]></Node>
<StgValue><ssdm name="zext_ln20_9"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25:45 %A_addr_7 = getelementptr i32 %A, i64 0, i64 %zext_ln20_9

]]></Node>
<StgValue><ssdm name="A_addr_7"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:46 %A_load_7 = load i7 %A_addr_7

]]></Node>
<StgValue><ssdm name="A_load_7"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="7">
<![CDATA[
for.inc25:48 %zext_ln20_10 = zext i7 %add_ln15_7

]]></Node>
<StgValue><ssdm name="zext_ln20_10"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25:49 %A_addr_8 = getelementptr i32 %A, i64 0, i64 %zext_ln20_10

]]></Node>
<StgValue><ssdm name="A_addr_8"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:50 %A_load_8 = load i7 %A_addr_8

]]></Node>
<StgValue><ssdm name="A_load_8"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc25:51 %add_ln15_8 = add i7 %select_ln15_2, i7 9

]]></Node>
<StgValue><ssdm name="add_ln15_8"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="4">
<![CDATA[
for.inc25:56 %j_cast = zext i4 %select_ln15

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="4">
<![CDATA[
for.inc25:57 %zext_ln18_1 = zext i4 %select_ln15

]]></Node>
<StgValue><ssdm name="zext_ln18_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="4">
<![CDATA[
for.inc25:58 %zext_ln18_2 = zext i4 %select_ln15

]]></Node>
<StgValue><ssdm name="zext_ln18_2"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25:63 %B_addr = getelementptr i32 %B, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="B_addr"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc25:64 %add_ln20_11 = add i5 %zext_ln18_2, i5 10

]]></Node>
<StgValue><ssdm name="add_ln20_11"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc25:67 %add_ln20_12 = add i6 %zext_ln18_1, i6 20

]]></Node>
<StgValue><ssdm name="add_ln20_12"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="7">
<![CDATA[
for.inc25:89 %zext_ln20_20 = zext i7 %add_ln20_18

]]></Node>
<StgValue><ssdm name="zext_ln20_20"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25:90 %B_addr_9 = getelementptr i32 %B, i64 0, i64 %zext_ln20_20

]]></Node>
<StgValue><ssdm name="B_addr_9"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:92 %B_load = load i7 %B_addr

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:113 %B_load_7 = load i7 %B_addr_7

]]></Node>
<StgValue><ssdm name="B_load_7"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:116 %B_load_8 = load i7 %B_addr_8

]]></Node>
<StgValue><ssdm name="B_load_8"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:119 %B_load_9 = load i7 %B_addr_9

]]></Node>
<StgValue><ssdm name="B_load_9"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="89" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:46 %A_load_7 = load i7 %A_addr_7

]]></Node>
<StgValue><ssdm name="A_load_7"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:50 %A_load_8 = load i7 %A_addr_8

]]></Node>
<StgValue><ssdm name="A_load_8"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="7">
<![CDATA[
for.inc25:52 %zext_ln20_11 = zext i7 %add_ln15_8

]]></Node>
<StgValue><ssdm name="zext_ln20_11"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25:53 %A_addr_9 = getelementptr i32 %A, i64 0, i64 %zext_ln20_11

]]></Node>
<StgValue><ssdm name="A_addr_9"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:54 %A_load_9 = load i7 %A_addr_9

]]></Node>
<StgValue><ssdm name="A_load_9"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="5">
<![CDATA[
for.inc25:65 %zext_ln20_12 = zext i5 %add_ln20_11

]]></Node>
<StgValue><ssdm name="zext_ln20_12"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25:66 %B_addr_1 = getelementptr i32 %B, i64 0, i64 %zext_ln20_12

]]></Node>
<StgValue><ssdm name="B_addr_1"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="6">
<![CDATA[
for.inc25:68 %zext_ln20_13 = zext i6 %add_ln20_12

]]></Node>
<StgValue><ssdm name="zext_ln20_13"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25:69 %B_addr_2 = getelementptr i32 %B, i64 0, i64 %zext_ln20_13

]]></Node>
<StgValue><ssdm name="B_addr_2"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc25:70 %add_ln20_13 = add i6 %zext_ln18_1, i6 30

]]></Node>
<StgValue><ssdm name="add_ln20_13"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc25:73 %add_ln20_14 = add i6 %zext_ln18_1, i6 40

]]></Node>
<StgValue><ssdm name="add_ln20_14"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:92 %B_load = load i7 %B_addr

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:95 %B_load_1 = load i7 %B_addr_1

]]></Node>
<StgValue><ssdm name="B_load_1"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:98 %B_load_2 = load i7 %B_addr_2

]]></Node>
<StgValue><ssdm name="B_load_2"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:114 %mul_ln20_14 = mul i32 %B_load_7, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_14"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:117 %mul_ln20_16 = mul i32 %B_load_8, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_16"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:119 %B_load_9 = load i7 %B_addr_9

]]></Node>
<StgValue><ssdm name="B_load_9"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="106" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:54 %A_load_9 = load i7 %A_addr_9

]]></Node>
<StgValue><ssdm name="A_load_9"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="6">
<![CDATA[
for.inc25:71 %zext_ln20_14 = zext i6 %add_ln20_13

]]></Node>
<StgValue><ssdm name="zext_ln20_14"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25:72 %B_addr_3 = getelementptr i32 %B, i64 0, i64 %zext_ln20_14

]]></Node>
<StgValue><ssdm name="B_addr_3"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="6">
<![CDATA[
for.inc25:74 %zext_ln20_15 = zext i6 %add_ln20_14

]]></Node>
<StgValue><ssdm name="zext_ln20_15"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25:75 %B_addr_4 = getelementptr i32 %B, i64 0, i64 %zext_ln20_15

]]></Node>
<StgValue><ssdm name="B_addr_4"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc25:76 %add_ln20_15 = add i7 %zext_ln18_3, i7 50

]]></Node>
<StgValue><ssdm name="add_ln20_15"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc25:79 %add_ln20_16 = add i7 %zext_ln18_3, i7 60

]]></Node>
<StgValue><ssdm name="add_ln20_16"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:93 %mul_ln20 = mul i32 %B_load, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:95 %B_load_1 = load i7 %B_addr_1

]]></Node>
<StgValue><ssdm name="B_load_1"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:98 %B_load_2 = load i7 %B_addr_2

]]></Node>
<StgValue><ssdm name="B_load_2"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:101 %B_load_3 = load i7 %B_addr_3

]]></Node>
<StgValue><ssdm name="B_load_3"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:104 %B_load_4 = load i7 %B_addr_4

]]></Node>
<StgValue><ssdm name="B_load_4"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:114 %mul_ln20_14 = mul i32 %B_load_7, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_14"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:117 %mul_ln20_16 = mul i32 %B_load_8, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_16"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:120 %mul_ln20_18 = mul i32 %B_load_9, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_18"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="7">
<![CDATA[
for.inc25:77 %zext_ln20_16 = zext i7 %add_ln20_15

]]></Node>
<StgValue><ssdm name="zext_ln20_16"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25:78 %B_addr_5 = getelementptr i32 %B, i64 0, i64 %zext_ln20_16

]]></Node>
<StgValue><ssdm name="B_addr_5"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="7">
<![CDATA[
for.inc25:80 %zext_ln20_17 = zext i7 %add_ln20_16

]]></Node>
<StgValue><ssdm name="zext_ln20_17"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25:81 %B_addr_6 = getelementptr i32 %B, i64 0, i64 %zext_ln20_17

]]></Node>
<StgValue><ssdm name="B_addr_6"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:93 %mul_ln20 = mul i32 %B_load, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:96 %mul_ln20_2 = mul i32 %B_load_1, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_2"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:99 %mul_ln20_4 = mul i32 %B_load_2, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_4"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:101 %B_load_3 = load i7 %B_addr_3

]]></Node>
<StgValue><ssdm name="B_load_3"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:104 %B_load_4 = load i7 %B_addr_4

]]></Node>
<StgValue><ssdm name="B_load_4"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:107 %B_load_5 = load i7 %B_addr_5

]]></Node>
<StgValue><ssdm name="B_load_5"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:110 %B_load_6 = load i7 %B_addr_6

]]></Node>
<StgValue><ssdm name="B_load_6"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:114 %mul_ln20_14 = mul i32 %B_load_7, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_14"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:117 %mul_ln20_16 = mul i32 %B_load_8, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_16"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:120 %mul_ln20_18 = mul i32 %B_load_9, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_18"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="7">
<![CDATA[
for.inc25:16 %zext_ln20_2 = zext i7 %select_ln15_2

]]></Node>
<StgValue><ssdm name="zext_ln20_2"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25:17 %A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln20_2

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:18 %A_load = load i7 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc25:19 %or_ln15 = or i7 %select_ln15_2, i7 1

]]></Node>
<StgValue><ssdm name="or_ln15"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="7">
<![CDATA[
for.inc25:20 %zext_ln20_3 = zext i7 %or_ln15

]]></Node>
<StgValue><ssdm name="zext_ln20_3"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25:21 %A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln20_3

]]></Node>
<StgValue><ssdm name="A_addr_1"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:22 %A_load_1 = load i7 %A_addr_1

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:93 %mul_ln20 = mul i32 %B_load, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:96 %mul_ln20_2 = mul i32 %B_load_1, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_2"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:99 %mul_ln20_4 = mul i32 %B_load_2, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_4"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:102 %mul_ln20_6 = mul i32 %B_load_3, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_6"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:105 %mul_ln20_8 = mul i32 %B_load_4, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_8"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:107 %B_load_5 = load i7 %B_addr_5

]]></Node>
<StgValue><ssdm name="B_load_5"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:110 %B_load_6 = load i7 %B_addr_6

]]></Node>
<StgValue><ssdm name="B_load_6"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:114 %mul_ln20_14 = mul i32 %B_load_7, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_14"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:117 %mul_ln20_16 = mul i32 %B_load_8, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_16"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:120 %mul_ln20_18 = mul i32 %B_load_9, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_18"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="152" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:18 %A_load = load i7 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:22 %A_load_1 = load i7 %A_addr_1

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc25:23 %add_ln15_1 = add i7 %select_ln15_2, i7 2

]]></Node>
<StgValue><ssdm name="add_ln15_1"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:93 %mul_ln20 = mul i32 %B_load, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:96 %mul_ln20_2 = mul i32 %B_load_1, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_2"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:99 %mul_ln20_4 = mul i32 %B_load_2, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_4"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:102 %mul_ln20_6 = mul i32 %B_load_3, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_6"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:105 %mul_ln20_8 = mul i32 %B_load_4, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_8"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:108 %mul_ln20_10 = mul i32 %B_load_5, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_10"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:111 %mul_ln20_12 = mul i32 %B_load_6, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_12"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:114 %mul_ln20_14 = mul i32 %B_load_7, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_14"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:117 %mul_ln20_16 = mul i32 %B_load_8, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_16"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:120 %mul_ln20_18 = mul i32 %B_load_9, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_18"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="165" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="7">
<![CDATA[
for.inc25:24 %zext_ln20_4 = zext i7 %add_ln15_1

]]></Node>
<StgValue><ssdm name="zext_ln20_4"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25:25 %A_addr_2 = getelementptr i32 %A, i64 0, i64 %zext_ln20_4

]]></Node>
<StgValue><ssdm name="A_addr_2"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:26 %A_load_2 = load i7 %A_addr_2

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc25:27 %add_ln15_2 = add i7 %select_ln15_2, i7 3

]]></Node>
<StgValue><ssdm name="add_ln15_2"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc25:31 %add_ln15_3 = add i7 %select_ln15_2, i7 4

]]></Node>
<StgValue><ssdm name="add_ln15_3"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:93 %mul_ln20 = mul i32 %B_load, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:96 %mul_ln20_2 = mul i32 %B_load_1, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_2"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:99 %mul_ln20_4 = mul i32 %B_load_2, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_4"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:102 %mul_ln20_6 = mul i32 %B_load_3, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_6"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:105 %mul_ln20_8 = mul i32 %B_load_4, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_8"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:108 %mul_ln20_10 = mul i32 %B_load_5, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_10"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:111 %mul_ln20_12 = mul i32 %B_load_6, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_12"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:115 %mul_ln20_15 = mul i32 %mul_ln20_14, i32 %A_load_7

]]></Node>
<StgValue><ssdm name="mul_ln20_15"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:118 %mul_ln20_17 = mul i32 %mul_ln20_16, i32 %A_load_8

]]></Node>
<StgValue><ssdm name="mul_ln20_17"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:120 %mul_ln20_18 = mul i32 %B_load_9, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_18"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="180" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
for.inc25:11 %tmp_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln15_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
for.inc25:12 %tmp_6 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln15_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="5">
<![CDATA[
for.inc25:13 %zext_ln18 = zext i5 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc25:14 %add_ln18 = add i7 %tmp_5, i7 %zext_ln18

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:26 %A_load_2 = load i7 %A_addr_2

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="7">
<![CDATA[
for.inc25:28 %zext_ln20_5 = zext i7 %add_ln15_2

]]></Node>
<StgValue><ssdm name="zext_ln20_5"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25:29 %A_addr_3 = getelementptr i32 %A, i64 0, i64 %zext_ln20_5

]]></Node>
<StgValue><ssdm name="A_addr_3"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:30 %A_load_3 = load i7 %A_addr_3

]]></Node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="7">
<![CDATA[
for.inc25:32 %zext_ln20_6 = zext i7 %add_ln15_3

]]></Node>
<StgValue><ssdm name="zext_ln20_6"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25:33 %A_addr_4 = getelementptr i32 %A, i64 0, i64 %zext_ln20_6

]]></Node>
<StgValue><ssdm name="A_addr_4"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:34 %A_load_4 = load i7 %A_addr_4

]]></Node>
<StgValue><ssdm name="A_load_4"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc25:35 %add_ln15_4 = add i7 %select_ln15_2, i7 5

]]></Node>
<StgValue><ssdm name="add_ln15_4"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc25:39 %add_ln15_5 = add i7 %select_ln15_2, i7 6

]]></Node>
<StgValue><ssdm name="add_ln15_5"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc25:60 %add_ln18_1 = add i7 %add_ln18, i7 %zext_ln18_3

]]></Node>
<StgValue><ssdm name="add_ln18_1"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:94 %mul_ln20_1 = mul i32 %mul_ln20, i32 %A_load

]]></Node>
<StgValue><ssdm name="mul_ln20_1"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:96 %mul_ln20_2 = mul i32 %B_load_1, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_2"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:99 %mul_ln20_4 = mul i32 %B_load_2, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_4"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:102 %mul_ln20_6 = mul i32 %B_load_3, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_6"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:105 %mul_ln20_8 = mul i32 %B_load_4, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_8"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:108 %mul_ln20_10 = mul i32 %B_load_5, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_10"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:111 %mul_ln20_12 = mul i32 %B_load_6, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_12"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:115 %mul_ln20_15 = mul i32 %mul_ln20_14, i32 %A_load_7

]]></Node>
<StgValue><ssdm name="mul_ln20_15"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:118 %mul_ln20_17 = mul i32 %mul_ln20_16, i32 %A_load_8

]]></Node>
<StgValue><ssdm name="mul_ln20_17"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:121 %mul_ln20_19 = mul i32 %mul_ln20_18, i32 %A_load_9

]]></Node>
<StgValue><ssdm name="mul_ln20_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="204" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:30 %A_load_3 = load i7 %A_addr_3

]]></Node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:34 %A_load_4 = load i7 %A_addr_4

]]></Node>
<StgValue><ssdm name="A_load_4"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="7">
<![CDATA[
for.inc25:36 %zext_ln20_7 = zext i7 %add_ln15_4

]]></Node>
<StgValue><ssdm name="zext_ln20_7"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25:37 %A_addr_5 = getelementptr i32 %A, i64 0, i64 %zext_ln20_7

]]></Node>
<StgValue><ssdm name="A_addr_5"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:38 %A_load_5 = load i7 %A_addr_5

]]></Node>
<StgValue><ssdm name="A_load_5"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="7">
<![CDATA[
for.inc25:40 %zext_ln20_8 = zext i7 %add_ln15_5

]]></Node>
<StgValue><ssdm name="zext_ln20_8"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25:41 %A_addr_6 = getelementptr i32 %A, i64 0, i64 %zext_ln20_8

]]></Node>
<StgValue><ssdm name="A_addr_6"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:42 %A_load_6 = load i7 %A_addr_6

]]></Node>
<StgValue><ssdm name="A_load_6"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:94 %mul_ln20_1 = mul i32 %mul_ln20, i32 %A_load

]]></Node>
<StgValue><ssdm name="mul_ln20_1"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:97 %mul_ln20_3 = mul i32 %mul_ln20_2, i32 %A_load_1

]]></Node>
<StgValue><ssdm name="mul_ln20_3"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:100 %mul_ln20_5 = mul i32 %mul_ln20_4, i32 %A_load_2

]]></Node>
<StgValue><ssdm name="mul_ln20_5"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:102 %mul_ln20_6 = mul i32 %B_load_3, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_6"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:105 %mul_ln20_8 = mul i32 %B_load_4, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_8"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:108 %mul_ln20_10 = mul i32 %B_load_5, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_10"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:111 %mul_ln20_12 = mul i32 %B_load_6, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_12"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:115 %mul_ln20_15 = mul i32 %mul_ln20_14, i32 %A_load_7

]]></Node>
<StgValue><ssdm name="mul_ln20_15"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:118 %mul_ln20_17 = mul i32 %mul_ln20_16, i32 %A_load_8

]]></Node>
<StgValue><ssdm name="mul_ln20_17"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:121 %mul_ln20_19 = mul i32 %mul_ln20_18, i32 %A_load_9

]]></Node>
<StgValue><ssdm name="mul_ln20_19"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="222" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:38 %A_load_5 = load i7 %A_addr_5

]]></Node>
<StgValue><ssdm name="A_load_5"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="7">
<![CDATA[
for.inc25:42 %A_load_6 = load i7 %A_addr_6

]]></Node>
<StgValue><ssdm name="A_load_6"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:94 %mul_ln20_1 = mul i32 %mul_ln20, i32 %A_load

]]></Node>
<StgValue><ssdm name="mul_ln20_1"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:97 %mul_ln20_3 = mul i32 %mul_ln20_2, i32 %A_load_1

]]></Node>
<StgValue><ssdm name="mul_ln20_3"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:100 %mul_ln20_5 = mul i32 %mul_ln20_4, i32 %A_load_2

]]></Node>
<StgValue><ssdm name="mul_ln20_5"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:103 %mul_ln20_7 = mul i32 %mul_ln20_6, i32 %A_load_3

]]></Node>
<StgValue><ssdm name="mul_ln20_7"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:106 %mul_ln20_9 = mul i32 %mul_ln20_8, i32 %A_load_4

]]></Node>
<StgValue><ssdm name="mul_ln20_9"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:108 %mul_ln20_10 = mul i32 %B_load_5, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_10"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:111 %mul_ln20_12 = mul i32 %B_load_6, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_ln20_12"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:115 %mul_ln20_15 = mul i32 %mul_ln20_14, i32 %A_load_7

]]></Node>
<StgValue><ssdm name="mul_ln20_15"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:118 %mul_ln20_17 = mul i32 %mul_ln20_16, i32 %A_load_8

]]></Node>
<StgValue><ssdm name="mul_ln20_17"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:121 %mul_ln20_19 = mul i32 %mul_ln20_18, i32 %A_load_9

]]></Node>
<StgValue><ssdm name="mul_ln20_19"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="234" st_id="13" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:94 %mul_ln20_1 = mul i32 %mul_ln20, i32 %A_load

]]></Node>
<StgValue><ssdm name="mul_ln20_1"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:97 %mul_ln20_3 = mul i32 %mul_ln20_2, i32 %A_load_1

]]></Node>
<StgValue><ssdm name="mul_ln20_3"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:100 %mul_ln20_5 = mul i32 %mul_ln20_4, i32 %A_load_2

]]></Node>
<StgValue><ssdm name="mul_ln20_5"/></StgValue>
</operation>

<operation id="237" st_id="13" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:103 %mul_ln20_7 = mul i32 %mul_ln20_6, i32 %A_load_3

]]></Node>
<StgValue><ssdm name="mul_ln20_7"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:106 %mul_ln20_9 = mul i32 %mul_ln20_8, i32 %A_load_4

]]></Node>
<StgValue><ssdm name="mul_ln20_9"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:109 %mul_ln20_11 = mul i32 %mul_ln20_10, i32 %A_load_5

]]></Node>
<StgValue><ssdm name="mul_ln20_11"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:112 %mul_ln20_13 = mul i32 %mul_ln20_12, i32 %A_load_6

]]></Node>
<StgValue><ssdm name="mul_ln20_13"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:115 %mul_ln20_15 = mul i32 %mul_ln20_14, i32 %A_load_7

]]></Node>
<StgValue><ssdm name="mul_ln20_15"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:118 %mul_ln20_17 = mul i32 %mul_ln20_16, i32 %A_load_8

]]></Node>
<StgValue><ssdm name="mul_ln20_17"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:121 %mul_ln20_19 = mul i32 %mul_ln20_18, i32 %A_load_9

]]></Node>
<StgValue><ssdm name="mul_ln20_19"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="244" st_id="14" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:94 %mul_ln20_1 = mul i32 %mul_ln20, i32 %A_load

]]></Node>
<StgValue><ssdm name="mul_ln20_1"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:97 %mul_ln20_3 = mul i32 %mul_ln20_2, i32 %A_load_1

]]></Node>
<StgValue><ssdm name="mul_ln20_3"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:100 %mul_ln20_5 = mul i32 %mul_ln20_4, i32 %A_load_2

]]></Node>
<StgValue><ssdm name="mul_ln20_5"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:103 %mul_ln20_7 = mul i32 %mul_ln20_6, i32 %A_load_3

]]></Node>
<StgValue><ssdm name="mul_ln20_7"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:106 %mul_ln20_9 = mul i32 %mul_ln20_8, i32 %A_load_4

]]></Node>
<StgValue><ssdm name="mul_ln20_9"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:109 %mul_ln20_11 = mul i32 %mul_ln20_10, i32 %A_load_5

]]></Node>
<StgValue><ssdm name="mul_ln20_11"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:112 %mul_ln20_13 = mul i32 %mul_ln20_12, i32 %A_load_6

]]></Node>
<StgValue><ssdm name="mul_ln20_13"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:121 %mul_ln20_19 = mul i32 %mul_ln20_18, i32 %A_load_9

]]></Node>
<StgValue><ssdm name="mul_ln20_19"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="252" st_id="15" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:97 %mul_ln20_3 = mul i32 %mul_ln20_2, i32 %A_load_1

]]></Node>
<StgValue><ssdm name="mul_ln20_3"/></StgValue>
</operation>

<operation id="253" st_id="15" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:100 %mul_ln20_5 = mul i32 %mul_ln20_4, i32 %A_load_2

]]></Node>
<StgValue><ssdm name="mul_ln20_5"/></StgValue>
</operation>

<operation id="254" st_id="15" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:103 %mul_ln20_7 = mul i32 %mul_ln20_6, i32 %A_load_3

]]></Node>
<StgValue><ssdm name="mul_ln20_7"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:106 %mul_ln20_9 = mul i32 %mul_ln20_8, i32 %A_load_4

]]></Node>
<StgValue><ssdm name="mul_ln20_9"/></StgValue>
</operation>

<operation id="256" st_id="15" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:109 %mul_ln20_11 = mul i32 %mul_ln20_10, i32 %A_load_5

]]></Node>
<StgValue><ssdm name="mul_ln20_11"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:112 %mul_ln20_13 = mul i32 %mul_ln20_12, i32 %A_load_6

]]></Node>
<StgValue><ssdm name="mul_ln20_13"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:127 %add_ln20_5 = add i32 %mul_ln20_17, i32 %mul_ln20_19

]]></Node>
<StgValue><ssdm name="add_ln20_5"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:128 %add_ln20_6 = add i32 %add_ln20_5, i32 %mul_ln20_15

]]></Node>
<StgValue><ssdm name="add_ln20_6"/></StgValue>
</operation>

<operation id="281" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0">
<![CDATA[
VITIS_LOOP_26_6.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="260" st_id="16" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:103 %mul_ln20_7 = mul i32 %mul_ln20_6, i32 %A_load_3

]]></Node>
<StgValue><ssdm name="mul_ln20_7"/></StgValue>
</operation>

<operation id="261" st_id="16" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:106 %mul_ln20_9 = mul i32 %mul_ln20_8, i32 %A_load_4

]]></Node>
<StgValue><ssdm name="mul_ln20_9"/></StgValue>
</operation>

<operation id="262" st_id="16" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:109 %mul_ln20_11 = mul i32 %mul_ln20_10, i32 %A_load_5

]]></Node>
<StgValue><ssdm name="mul_ln20_11"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:112 %mul_ln20_13 = mul i32 %mul_ln20_12, i32 %A_load_6

]]></Node>
<StgValue><ssdm name="mul_ln20_13"/></StgValue>
</operation>

<operation id="264" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:122 %add_ln20 = add i32 %mul_ln20_3, i32 %mul_ln20_1

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="265" st_id="17" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:109 %mul_ln20_11 = mul i32 %mul_ln20_10, i32 %A_load_5

]]></Node>
<StgValue><ssdm name="mul_ln20_11"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:112 %mul_ln20_13 = mul i32 %mul_ln20_12, i32 %A_load_6

]]></Node>
<StgValue><ssdm name="mul_ln20_13"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:123 %add_ln20_1 = add i32 %mul_ln20_7, i32 %mul_ln20_9

]]></Node>
<StgValue><ssdm name="add_ln20_1"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:124 %add_ln20_2 = add i32 %add_ln20_1, i32 %mul_ln20_5

]]></Node>
<StgValue><ssdm name="add_ln20_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="269" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:126 %add_ln20_4 = add i32 %mul_ln20_11, i32 %mul_ln20_13

]]></Node>
<StgValue><ssdm name="add_ln20_4"/></StgValue>
</operation>

<operation id="270" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:129 %add_ln20_7 = add i32 %add_ln20_6, i32 %add_ln20_4

]]></Node>
<StgValue><ssdm name="add_ln20_7"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="271" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:125 %add_ln20_3 = add i32 %add_ln20_2, i32 %add_ln20

]]></Node>
<StgValue><ssdm name="add_ln20_3"/></StgValue>
</operation>

<operation id="272" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:130 %add_ln20_8 = add i32 %add_ln20_7, i32 %add_ln20_3

]]></Node>
<StgValue><ssdm name="add_ln20_8"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="273" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc25:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_15_1_VITIS_LOOP_16_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="274" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc25:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="275" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc25:55 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="276" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="7">
<![CDATA[
for.inc25:61 %zext_ln18_4 = zext i7 %add_ln18_1

]]></Node>
<StgValue><ssdm name="zext_ln18_4"/></StgValue>
</operation>

<operation id="277" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25:62 %tmp_addr = getelementptr i32 %tmp, i64 0, i64 %zext_ln18_4

]]></Node>
<StgValue><ssdm name="tmp_addr"/></StgValue>
</operation>

<operation id="278" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc25:91 %specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln13"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
for.inc25:131 %store_ln20 = store i32 %add_ln20_8, i7 %tmp_addr

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="280" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
for.inc25:136 %br_ln16 = br void %VITIS_LOOP_19_3

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
