

================================================================
== Vitis HLS Report for 'vel_der'
================================================================
* Date:           Tue Jun 13 00:34:47 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  26.581 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      464|      464|  23.200 us|  23.200 us|  464|  464|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                             |                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_vel_der_Pipeline_VITIS_LOOP_70_1_fu_112  |vel_der_Pipeline_VITIS_LOOP_70_1  |        5|        5|   0.250 us|   0.250 us|    5|    5|       no|
        |grp_vel_der_Pipeline_sq_sum_loop_fu_131      |vel_der_Pipeline_sq_sum_loop      |        5|        5|   0.250 us|   0.250 us|    5|    5|       no|
        |grp_vel_der_Pipeline_sqrt_loop_fu_139        |vel_der_Pipeline_sqrt_loop        |      103|      103|   5.150 us|   5.150 us|  103|  103|       no|
        |grp_division_fu_145                          |division                          |      223|      223|  11.150 us|  11.150 us|  223|  223|       no|
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    169|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   37|    2547|   3100|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     90|    -|
|Register         |        -|    -|     474|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   37|    3021|   3359|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   16|       2|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |grp_division_fu_145                          |division                          |        0|   0|  1163|  1676|    0|
    |mul_160s_160s_160_2_1_U38                    |mul_160s_160s_160_2_1             |        0|  21|   361|   195|    0|
    |mux_32_100_1_1_U37                           |mux_32_100_1_1                    |        0|   0|     0|    14|    0|
    |grp_vel_der_Pipeline_VITIS_LOOP_70_1_fu_112  |vel_der_Pipeline_VITIS_LOOP_70_1  |        0|   0|   304|   180|    0|
    |grp_vel_der_Pipeline_sq_sum_loop_fu_131      |vel_der_Pipeline_sq_sum_loop      |        0|  16|   206|   445|    0|
    |grp_vel_der_Pipeline_sqrt_loop_fu_139        |vel_der_Pipeline_sqrt_loop        |        0|   0|   513|   590|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |Total                                        |                                  |        0|  37|  2547|  3100|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |grp_fu_207_p1                    |         -|   0|  0|  167|           1|         160|
    |ap_block_state6_on_subcall_done  |        or|   0|  0|    2|           1|           1|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |Total                            |          |   0|  0|  169|           2|         161|
    +---------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  53|         10|    1|         10|
    |ap_return                |   9|          2|  100|        200|
    |grp_division_fu_145_den  |  14|          3|  201|        603|
    |grp_division_fu_145_num  |  14|          3|  100|        300|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  90|         18|  402|       1113|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+-----+----+-----+-----------+
    |                           Name                           |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                 |    9|   0|    9|          0|
    |ap_return_preg                                            |  100|   0|  100|          0|
    |grp_division_fu_145_ap_start_reg                          |    1|   0|    1|          0|
    |grp_vel_der_Pipeline_VITIS_LOOP_70_1_fu_112_ap_start_reg  |    1|   0|    1|          0|
    |grp_vel_der_Pipeline_sq_sum_loop_fu_131_ap_start_reg      |    1|   0|    1|          0|
    |grp_vel_der_Pipeline_sqrt_loop_fu_139_ap_start_reg        |    1|   0|    1|          0|
    |reg_152                                                   |  160|   0|  160|          0|
    |tmp_4_reg_292                                             |  100|   0|  100|          0|
    |zext_ln84_reg_305                                         |  101|   0|  201|        100|
    +----------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                     |  474|   0|  574|        100|
    +----------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|       vel_der|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|       vel_der|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|       vel_der|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|       vel_der|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|       vel_der|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|       vel_der|  return value|
|ap_return  |  out|  100|  ap_ctrl_hs|       vel_der|  return value|
|p_read     |   in|  100|     ap_none|        p_read|        scalar|
|p_read1    |   in|  100|     ap_none|       p_read1|        scalar|
|p_read2    |   in|  100|     ap_none|       p_read2|        scalar|
|i          |   in|    2|     ap_none|             i|        scalar|
|mu         |   in|  100|     ap_none|            mu|        scalar|
|p_read3    |   in|  100|     ap_none|       p_read3|        scalar|
|p_read4    |   in|  100|     ap_none|       p_read4|        scalar|
|p_read5    |   in|  100|     ap_none|       p_read5|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

