

================================================================
== Vitis HLS Report for 'Cipher_Pipeline_VITIS_LOOP_304_1'
================================================================
* Date:           Mon Mar  3 00:05:49 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        AES_ECB_encrypt
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.822 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_304_1  |       16|       16|         4|          4|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.82>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../../tiny-AES-c-mod/aes.c:302->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %buf_r, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln302 = store i3 0, i3 %i" [../../tiny-AES-c-mod/aes.c:302->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 9 'store' 'store_ln302' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i10"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [../../tiny-AES-c-mod/aes.c:304->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 11 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.65ns)   --->   "%icmp_ln304 = icmp_eq  i3 %i_1, i3 4" [../../tiny-AES-c-mod/aes.c:304->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 12 'icmp' 'icmp_ln304' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.65ns)   --->   "%add_ln304 = add i3 %i_1, i3 1" [../../tiny-AES-c-mod/aes.c:304->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 13 'add' 'add_ln304' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln304 = br i1 %icmp_ln304, void %for.inc.i10.split, void %for.inc.i22.preheader.exitStub" [../../tiny-AES-c-mod/aes.c:304->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 14 'br' 'br_ln304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln304 = trunc i3 %i_1" [../../tiny-AES-c-mod/aes.c:304->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 15 'trunc' 'trunc_ln304' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln304, i2 0" [../../tiny-AES-c-mod/aes.c:306->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 16 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln306 = zext i4 %tmp_4" [../../tiny-AES-c-mod/aes.c:306->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 17 'zext' 'zext_ln306' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%buf_r_addr = getelementptr i8 %buf_r, i64 0, i64 %zext_ln306" [../../tiny-AES-c-mod/aes.c:306->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 18 'getelementptr' 'buf_r_addr' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln304, i2 1" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 19 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln307 = zext i4 %tmp_5" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 20 'zext' 'zext_ln307' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buf_r_addr_1 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln307" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 21 'getelementptr' 'buf_r_addr_1' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (2.32ns)   --->   "%t = load i4 %buf_r_addr" [../../tiny-AES-c-mod/aes.c:306->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 22 'load' 't' <Predicate = (!icmp_ln304)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 23 [2/2] (2.32ns)   --->   "%buf_r_load = load i4 %buf_r_addr_1" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 23 'load' 'buf_r_load' <Predicate = (!icmp_ln304)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln302 = store i3 %add_ln304, i3 %i" [../../tiny-AES-c-mod/aes.c:302->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 24 'store' 'store_ln302' <Predicate = (!icmp_ln304)> <Delay = 1.58>
ST_1 : Operation 74 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = (icmp_ln304)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln304, i2 2" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 25 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln307_1 = zext i4 %tmp_6" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 26 'zext' 'zext_ln307_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%buf_r_addr_2 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln307_1" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 27 'getelementptr' 'buf_r_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln304, i2 3" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 28 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln307_2 = zext i4 %tmp_7" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 29 'zext' 'zext_ln307_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%buf_r_addr_3 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln307_2" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 30 'getelementptr' 'buf_r_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (2.32ns)   --->   "%t = load i4 %buf_r_addr" [../../tiny-AES-c-mod/aes.c:306->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 31 'load' 't' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 32 [1/2] (2.32ns)   --->   "%buf_r_load = load i4 %buf_r_addr_1" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 32 'load' 'buf_r_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 33 [2/2] (2.32ns)   --->   "%buf_r_load_1 = load i4 %buf_r_addr_2" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 33 'load' 'buf_r_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 34 [2/2] (2.32ns)   --->   "%buf_r_load_2 = load i4 %buf_r_addr_3" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 34 'load' 'buf_r_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 6.82>
ST_3 : Operation 35 [1/1] (0.99ns)   --->   "%Tm = xor i8 %buf_r_load, i8 %t" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 35 'xor' 'Tm' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/2] (2.32ns)   --->   "%buf_r_load_1 = load i4 %buf_r_addr_2" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 36 'load' 'buf_r_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 37 [1/1] (0.99ns)   --->   "%xor_ln307_1 = xor i8 %buf_r_load_1, i8 %Tm" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 37 'xor' 'xor_ln307_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/2] (2.32ns)   --->   "%buf_r_load_2 = load i4 %buf_r_addr_3" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 38 'load' 'buf_r_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 39 [1/1] (0.99ns)   --->   "%Tmp = xor i8 %buf_r_load_2, i8 %xor_ln307_1" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 39 'xor' 'Tmp' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node xor_ln308_2)   --->   "%shl_ln296 = shl i8 %Tm, i8 1" [../../tiny-AES-c-mod/aes.c:296->../../tiny-AES-c-mod/aes.c:308->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 40 'shl' 'shl_ln296' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node xor_ln308_2)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm, i32 7" [../../tiny-AES-c-mod/aes.c:308->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 41 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node xor_ln308_2)   --->   "%select_ln308 = select i1 %tmp, i8 27, i8 0" [../../tiny-AES-c-mod/aes.c:308->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 42 'select' 'select_ln308' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node xor_ln308_2)   --->   "%xor_ln308 = xor i8 %t, i8 %shl_ln296" [../../tiny-AES-c-mod/aes.c:308->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 43 'xor' 'xor_ln308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xor_ln308_2)   --->   "%xor_ln308_1 = xor i8 %select_ln308, i8 %Tmp" [../../tiny-AES-c-mod/aes.c:308->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 44 'xor' 'xor_ln308_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln308_2 = xor i8 %xor_ln308_1, i8 %xor_ln308" [../../tiny-AES-c-mod/aes.c:308->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 45 'xor' 'xor_ln308_2' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.99ns)   --->   "%Tm_1 = xor i8 %buf_r_load_1, i8 %buf_r_load" [../../tiny-AES-c-mod/aes.c:309->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 46 'xor' 'Tm_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node xor_ln309_2)   --->   "%shl_ln296_1 = shl i8 %Tm_1, i8 1" [../../tiny-AES-c-mod/aes.c:296->../../tiny-AES-c-mod/aes.c:309->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 47 'shl' 'shl_ln296_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node xor_ln309_2)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_1, i32 7" [../../tiny-AES-c-mod/aes.c:309->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 48 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node xor_ln309_2)   --->   "%select_ln309 = select i1 %tmp_1, i8 27, i8 0" [../../tiny-AES-c-mod/aes.c:309->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 49 'select' 'select_ln309' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node xor_ln309_2)   --->   "%xor_ln309 = xor i8 %buf_r_load, i8 %shl_ln296_1" [../../tiny-AES-c-mod/aes.c:309->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 50 'xor' 'xor_ln309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node xor_ln309_2)   --->   "%xor_ln309_1 = xor i8 %select_ln309, i8 %Tmp" [../../tiny-AES-c-mod/aes.c:309->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 51 'xor' 'xor_ln309_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln309_2 = xor i8 %xor_ln309_1, i8 %xor_ln309" [../../tiny-AES-c-mod/aes.c:309->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 52 'xor' 'xor_ln309_2' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.99ns)   --->   "%Tm_2 = xor i8 %buf_r_load_2, i8 %buf_r_load_1" [../../tiny-AES-c-mod/aes.c:310->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 53 'xor' 'Tm_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node xor_ln310_2)   --->   "%shl_ln296_2 = shl i8 %Tm_2, i8 1" [../../tiny-AES-c-mod/aes.c:296->../../tiny-AES-c-mod/aes.c:310->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 54 'shl' 'shl_ln296_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node xor_ln310_2)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_2, i32 7" [../../tiny-AES-c-mod/aes.c:310->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 55 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node xor_ln310_2)   --->   "%select_ln310 = select i1 %tmp_2, i8 27, i8 0" [../../tiny-AES-c-mod/aes.c:310->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 56 'select' 'select_ln310' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node xor_ln310_2)   --->   "%xor_ln310 = xor i8 %buf_r_load_2, i8 %Tm" [../../tiny-AES-c-mod/aes.c:310->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 57 'xor' 'xor_ln310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node xor_ln310_2)   --->   "%xor_ln310_1 = xor i8 %shl_ln296_2, i8 %select_ln310" [../../tiny-AES-c-mod/aes.c:310->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 58 'xor' 'xor_ln310_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln310_2 = xor i8 %xor_ln310_1, i8 %xor_ln310" [../../tiny-AES-c-mod/aes.c:310->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 59 'xor' 'xor_ln310_2' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (2.32ns)   --->   "%store_ln310 = store i8 %xor_ln310_2, i4 %buf_r_addr_2" [../../tiny-AES-c-mod/aes.c:310->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 60 'store' 'store_ln310' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 61 [1/1] (0.99ns)   --->   "%Tm_3 = xor i8 %buf_r_load_2, i8 %t" [../../tiny-AES-c-mod/aes.c:311->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 61 'xor' 'Tm_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node xor_ln311_1)   --->   "%shl_ln296_3 = shl i8 %Tm_3, i8 1" [../../tiny-AES-c-mod/aes.c:296->../../tiny-AES-c-mod/aes.c:311->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 62 'shl' 'shl_ln296_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node xor_ln311_1)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_3, i32 7" [../../tiny-AES-c-mod/aes.c:311->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 63 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node xor_ln311_1)   --->   "%select_ln311 = select i1 %tmp_3, i8 27, i8 0" [../../tiny-AES-c-mod/aes.c:311->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 64 'select' 'select_ln311' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node xor_ln311_1)   --->   "%xor_ln311 = xor i8 %xor_ln307_1, i8 %select_ln311" [../../tiny-AES-c-mod/aes.c:311->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 65 'xor' 'xor_ln311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln311_1 = xor i8 %xor_ln311, i8 %shl_ln296_3" [../../tiny-AES-c-mod/aes.c:311->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 66 'xor' 'xor_ln311_1' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (2.32ns)   --->   "%store_ln311 = store i8 %xor_ln311_1, i4 %buf_r_addr_3" [../../tiny-AES-c-mod/aes.c:311->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 67 'store' 'store_ln311' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln302 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../../tiny-AES-c-mod/aes.c:302->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 68 'specpipeline' 'specpipeline_ln302' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%speclooptripcount_ln302 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [../../tiny-AES-c-mod/aes.c:302->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 69 'speclooptripcount' 'speclooptripcount_ln302' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln304 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../../tiny-AES-c-mod/aes.c:304->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 70 'specloopname' 'specloopname_ln304' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (2.32ns)   --->   "%store_ln308 = store i8 %xor_ln308_2, i4 %buf_r_addr" [../../tiny-AES-c-mod/aes.c:308->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 71 'store' 'store_ln308' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 72 [1/1] (2.32ns)   --->   "%store_ln309 = store i8 %xor_ln309_2, i4 %buf_r_addr_1" [../../tiny-AES-c-mod/aes.c:309->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 72 'store' 'store_ln309' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln304 = br void %for.inc.i10" [../../tiny-AES-c-mod/aes.c:304->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 73 'br' 'br_ln304' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.826ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln302', ../../tiny-AES-c-mod/aes.c:302->../../tiny-AES-c-mod/aes.c:431) of constant 0 on local variable 'i', ../../tiny-AES-c-mod/aes.c:302->../../tiny-AES-c-mod/aes.c:431 [4]  (1.588 ns)
	'load' operation 3 bit ('i', ../../tiny-AES-c-mod/aes.c:304->../../tiny-AES-c-mod/aes.c:431) on local variable 'i', ../../tiny-AES-c-mod/aes.c:302->../../tiny-AES-c-mod/aes.c:431 [7]  (0.000 ns)
	'add' operation 3 bit ('add_ln304', ../../tiny-AES-c-mod/aes.c:304->../../tiny-AES-c-mod/aes.c:431) [9]  (1.650 ns)
	'store' operation 0 bit ('store_ln302', ../../tiny-AES-c-mod/aes.c:302->../../tiny-AES-c-mod/aes.c:431) of variable 'add_ln304', ../../tiny-AES-c-mod/aes.c:304->../../tiny-AES-c-mod/aes.c:431 on local variable 'i', ../../tiny-AES-c-mod/aes.c:302->../../tiny-AES-c-mod/aes.c:431 [65]  (1.588 ns)

 <State 2>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('t', ../../tiny-AES-c-mod/aes.c:306->../../tiny-AES-c-mod/aes.c:431) on array 'buf_r' [28]  (2.322 ns)

 <State 3>: 6.822ns
The critical path consists of the following:
	'load' operation 8 bit ('buf_r_load_1', ../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431) on array 'buf_r' [31]  (2.322 ns)
	'xor' operation 8 bit ('Tm', ../../tiny-AES-c-mod/aes.c:310->../../tiny-AES-c-mod/aes.c:431) [50]  (0.990 ns)
	'shl' operation 8 bit ('shl_ln296_2', ../../tiny-AES-c-mod/aes.c:296->../../tiny-AES-c-mod/aes.c:310->../../tiny-AES-c-mod/aes.c:431) [51]  (0.000 ns)
	'xor' operation 8 bit ('xor_ln310_1', ../../tiny-AES-c-mod/aes.c:310->../../tiny-AES-c-mod/aes.c:431) [55]  (0.000 ns)
	'xor' operation 8 bit ('xor_ln310_2', ../../tiny-AES-c-mod/aes.c:310->../../tiny-AES-c-mod/aes.c:431) [56]  (1.188 ns)
	'store' operation 0 bit ('store_ln310', ../../tiny-AES-c-mod/aes.c:310->../../tiny-AES-c-mod/aes.c:431) of variable 'xor_ln310_2', ../../tiny-AES-c-mod/aes.c:310->../../tiny-AES-c-mod/aes.c:431 on array 'buf_r' [57]  (2.322 ns)

 <State 4>: 2.322ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln308', ../../tiny-AES-c-mod/aes.c:308->../../tiny-AES-c-mod/aes.c:431) of variable 'xor_ln308_2', ../../tiny-AES-c-mod/aes.c:308->../../tiny-AES-c-mod/aes.c:431 on array 'buf_r' [41]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
