{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 13 05:15:08 2019 " "Info: Processing started: Mon May 13 05:15:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HW -c HW --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HW -c HW --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 208 376 696 "CLK" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register Controler:inst15\|ALUSrcB\[0\] register Registrador:inst12\|Saida\[31\] 148.54 MHz 6.732 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 148.54 MHz between source register \"Controler:inst15\|ALUSrcB\[0\]\" and destination register \"Registrador:inst12\|Saida\[31\]\" (period= 6.732 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.554 ns + Longest register register " "Info: + Longest register to register delay is 6.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Controler:inst15\|ALUSrcB\[0\] 1 REG LCFF_X22_Y8_N9 35 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y8_N9; Fanout = 35; REG Node = 'Controler:inst15\|ALUSrcB\[0\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controler:inst15|ALUSrcB[0] } "NODE_NAME" } } { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.612 ns) + CELL(0.053 ns) 0.665 ns MUXUlaSourceB:inst13\|Mux3~0 2 COMB LCCOMB_X22_Y10_N30 2 " "Info: 2: + IC(0.612 ns) + CELL(0.053 ns) = 0.665 ns; Loc. = LCCOMB_X22_Y10_N30; Fanout = 2; COMB Node = 'MUXUlaSourceB:inst13\|Mux3~0'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { Controler:inst15|ALUSrcB[0] MUXUlaSourceB:inst13|Mux3~0 } "NODE_NAME" } } { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.378 ns) 1.316 ns Ula32:inst11\|carry_temp\[3\]~51 3 COMB LCCOMB_X22_Y10_N12 3 " "Info: 3: + IC(0.273 ns) + CELL(0.378 ns) = 1.316 ns; Loc. = LCCOMB_X22_Y10_N12; Fanout = 3; COMB Node = 'Ula32:inst11\|carry_temp\[3\]~51'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { MUXUlaSourceB:inst13|Mux3~0 Ula32:inst11|carry_temp[3]~51 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.053 ns) 1.740 ns Ula32:inst11\|carry_temp\[5\]~47 4 COMB LCCOMB_X22_Y10_N24 3 " "Info: 4: + IC(0.371 ns) + CELL(0.053 ns) = 1.740 ns; Loc. = LCCOMB_X22_Y10_N24; Fanout = 3; COMB Node = 'Ula32:inst11\|carry_temp\[5\]~47'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Ula32:inst11|carry_temp[3]~51 Ula32:inst11|carry_temp[5]~47 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.053 ns) 2.098 ns Ula32:inst11\|carry_temp\[7\]~43 5 COMB LCCOMB_X22_Y10_N20 3 " "Info: 5: + IC(0.305 ns) + CELL(0.053 ns) = 2.098 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 3; COMB Node = 'Ula32:inst11\|carry_temp\[7\]~43'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { Ula32:inst11|carry_temp[5]~47 Ula32:inst11|carry_temp[7]~43 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 2.360 ns Ula32:inst11\|carry_temp\[9\]~39 6 COMB LCCOMB_X22_Y10_N16 3 " "Info: 6: + IC(0.209 ns) + CELL(0.053 ns) = 2.360 ns; Loc. = LCCOMB_X22_Y10_N16; Fanout = 3; COMB Node = 'Ula32:inst11\|carry_temp\[9\]~39'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Ula32:inst11|carry_temp[7]~43 Ula32:inst11|carry_temp[9]~39 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.593 ns) + CELL(0.053 ns) 3.006 ns Ula32:inst11\|carry_temp\[11\]~35 7 COMB LCCOMB_X21_Y9_N4 3 " "Info: 7: + IC(0.593 ns) + CELL(0.053 ns) = 3.006 ns; Loc. = LCCOMB_X21_Y9_N4; Fanout = 3; COMB Node = 'Ula32:inst11\|carry_temp\[11\]~35'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { Ula32:inst11|carry_temp[9]~39 Ula32:inst11|carry_temp[11]~35 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.053 ns) 3.364 ns Ula32:inst11\|carry_temp\[13\]~31 8 COMB LCCOMB_X22_Y9_N24 3 " "Info: 8: + IC(0.305 ns) + CELL(0.053 ns) = 3.364 ns; Loc. = LCCOMB_X22_Y9_N24; Fanout = 3; COMB Node = 'Ula32:inst11\|carry_temp\[13\]~31'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { Ula32:inst11|carry_temp[11]~35 Ula32:inst11|carry_temp[13]~31 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.053 ns) 3.726 ns Ula32:inst11\|carry_temp\[15\]~27 9 COMB LCCOMB_X22_Y9_N4 3 " "Info: 9: + IC(0.309 ns) + CELL(0.053 ns) = 3.726 ns; Loc. = LCCOMB_X22_Y9_N4; Fanout = 3; COMB Node = 'Ula32:inst11\|carry_temp\[15\]~27'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.362 ns" { Ula32:inst11|carry_temp[13]~31 Ula32:inst11|carry_temp[15]~27 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 3.984 ns Ula32:inst11\|carry_temp\[17\]~23 10 COMB LCCOMB_X22_Y9_N0 3 " "Info: 10: + IC(0.205 ns) + CELL(0.053 ns) = 3.984 ns; Loc. = LCCOMB_X22_Y9_N0; Fanout = 3; COMB Node = 'Ula32:inst11\|carry_temp\[17\]~23'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { Ula32:inst11|carry_temp[15]~27 Ula32:inst11|carry_temp[17]~23 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 4.262 ns Ula32:inst11\|carry_temp\[19\]~19 11 COMB LCCOMB_X22_Y9_N28 3 " "Info: 11: + IC(0.225 ns) + CELL(0.053 ns) = 4.262 ns; Loc. = LCCOMB_X22_Y9_N28; Fanout = 3; COMB Node = 'Ula32:inst11\|carry_temp\[19\]~19'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:inst11|carry_temp[17]~23 Ula32:inst11|carry_temp[19]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.053 ns) 4.690 ns Ula32:inst11\|carry_temp\[21\]~15 12 COMB LCCOMB_X22_Y9_N8 3 " "Info: 12: + IC(0.375 ns) + CELL(0.053 ns) = 4.690 ns; Loc. = LCCOMB_X22_Y9_N8; Fanout = 3; COMB Node = 'Ula32:inst11\|carry_temp\[21\]~15'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.428 ns" { Ula32:inst11|carry_temp[19]~19 Ula32:inst11|carry_temp[21]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.053 ns) 5.204 ns Ula32:inst11\|carry_temp\[23\]~11 13 COMB LCCOMB_X23_Y9_N24 3 " "Info: 13: + IC(0.461 ns) + CELL(0.053 ns) = 5.204 ns; Loc. = LCCOMB_X23_Y9_N24; Fanout = 3; COMB Node = 'Ula32:inst11\|carry_temp\[23\]~11'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.514 ns" { Ula32:inst11|carry_temp[21]~15 Ula32:inst11|carry_temp[23]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.053 ns) 5.568 ns Ula32:inst11\|carry_temp\[25\]~7 14 COMB LCCOMB_X23_Y9_N20 3 " "Info: 14: + IC(0.311 ns) + CELL(0.053 ns) = 5.568 ns; Loc. = LCCOMB_X23_Y9_N20; Fanout = 3; COMB Node = 'Ula32:inst11\|carry_temp\[25\]~7'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.364 ns" { Ula32:inst11|carry_temp[23]~11 Ula32:inst11|carry_temp[25]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 5.841 ns Ula32:inst11\|carry_temp\[27\]~3 15 COMB LCCOMB_X23_Y9_N16 3 " "Info: 15: + IC(0.220 ns) + CELL(0.053 ns) = 5.841 ns; Loc. = LCCOMB_X23_Y9_N16; Fanout = 3; COMB Node = 'Ula32:inst11\|carry_temp\[27\]~3'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.273 ns" { Ula32:inst11|carry_temp[25]~7 Ula32:inst11|carry_temp[27]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.053 ns) 6.124 ns Ula32:inst11\|carry_temp\[29\]~1 16 COMB LCCOMB_X23_Y9_N30 2 " "Info: 16: + IC(0.230 ns) + CELL(0.053 ns) = 6.124 ns; Loc. = LCCOMB_X23_Y9_N30; Fanout = 2; COMB Node = 'Ula32:inst11\|carry_temp\[29\]~1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.283 ns" { Ula32:inst11|carry_temp[27]~3 Ula32:inst11|carry_temp[29]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 6.399 ns Ula32:inst11\|soma_temp\[31\] 17 COMB LCCOMB_X23_Y9_N0 1 " "Info: 17: + IC(0.222 ns) + CELL(0.053 ns) = 6.399 ns; Loc. = LCCOMB_X23_Y9_N0; Fanout = 1; COMB Node = 'Ula32:inst11\|soma_temp\[31\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { Ula32:inst11|carry_temp[29]~1 Ula32:inst11|soma_temp[31] } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.554 ns Registrador:inst12\|Saida\[31\] 18 REG LCFF_X23_Y9_N1 33 " "Info: 18: + IC(0.000 ns) + CELL(0.155 ns) = 6.554 ns; Loc. = LCFF_X23_Y9_N1; Fanout = 33; REG Node = 'Registrador:inst12\|Saida\[31\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Ula32:inst11|soma_temp[31] Registrador:inst12|Saida[31] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.328 ns ( 20.26 % ) " "Info: Total cell delay = 1.328 ns ( 20.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.226 ns ( 79.74 % ) " "Info: Total interconnect delay = 5.226 ns ( 79.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.554 ns" { Controler:inst15|ALUSrcB[0] MUXUlaSourceB:inst13|Mux3~0 Ula32:inst11|carry_temp[3]~51 Ula32:inst11|carry_temp[5]~47 Ula32:inst11|carry_temp[7]~43 Ula32:inst11|carry_temp[9]~39 Ula32:inst11|carry_temp[11]~35 Ula32:inst11|carry_temp[13]~31 Ula32:inst11|carry_temp[15]~27 Ula32:inst11|carry_temp[17]~23 Ula32:inst11|carry_temp[19]~19 Ula32:inst11|carry_temp[21]~15 Ula32:inst11|carry_temp[23]~11 Ula32:inst11|carry_temp[25]~7 Ula32:inst11|carry_temp[27]~3 Ula32:inst11|carry_temp[29]~1 Ula32:inst11|soma_temp[31] Registrador:inst12|Saida[31] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "6.554 ns" { Controler:inst15|ALUSrcB[0] {} MUXUlaSourceB:inst13|Mux3~0 {} Ula32:inst11|carry_temp[3]~51 {} Ula32:inst11|carry_temp[5]~47 {} Ula32:inst11|carry_temp[7]~43 {} Ula32:inst11|carry_temp[9]~39 {} Ula32:inst11|carry_temp[11]~35 {} Ula32:inst11|carry_temp[13]~31 {} Ula32:inst11|carry_temp[15]~27 {} Ula32:inst11|carry_temp[17]~23 {} Ula32:inst11|carry_temp[19]~19 {} Ula32:inst11|carry_temp[21]~15 {} Ula32:inst11|carry_temp[23]~11 {} Ula32:inst11|carry_temp[25]~7 {} Ula32:inst11|carry_temp[27]~3 {} Ula32:inst11|carry_temp[29]~1 {} Ula32:inst11|soma_temp[31] {} Registrador:inst12|Saida[31] {} } { 0.000ns 0.612ns 0.273ns 0.371ns 0.305ns 0.209ns 0.593ns 0.305ns 0.309ns 0.205ns 0.225ns 0.375ns 0.461ns 0.311ns 0.220ns 0.230ns 0.222ns 0.000ns } { 0.000ns 0.053ns 0.378ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.006 ns - Smallest " "Info: - Smallest clock skew is 0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.478 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 208 376 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 1307 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1307; COMB Node = 'CLK~clkctrl'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 208 376 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns Registrador:inst12\|Saida\[31\] 3 REG LCFF_X23_Y9_N1 33 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X23_Y9_N1; Fanout = 33; REG Node = 'Registrador:inst12\|Saida\[31\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { CLK~clkctrl Registrador:inst12|Saida[31] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { CLK CLK~clkctrl Registrador:inst12|Saida[31] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst12|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.472 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 208 376 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 1307 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1307; COMB Node = 'CLK~clkctrl'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 208 376 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 2.472 ns Controler:inst15\|ALUSrcB\[0\] 3 REG LCFF_X22_Y8_N9 35 " "Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X22_Y8_N9; Fanout = 35; REG Node = 'Controler:inst15\|ALUSrcB\[0\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { CLK~clkctrl Controler:inst15|ALUSrcB[0] } "NODE_NAME" } } { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.55 % ) " "Info: Total cell delay = 1.472 ns ( 59.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 40.45 % ) " "Info: Total interconnect delay = 1.000 ns ( 40.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CLK CLK~clkctrl Controler:inst15|ALUSrcB[0] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Controler:inst15|ALUSrcB[0] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { CLK CLK~clkctrl Registrador:inst12|Saida[31] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst12|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CLK CLK~clkctrl Controler:inst15|ALUSrcB[0] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Controler:inst15|ALUSrcB[0] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.554 ns" { Controler:inst15|ALUSrcB[0] MUXUlaSourceB:inst13|Mux3~0 Ula32:inst11|carry_temp[3]~51 Ula32:inst11|carry_temp[5]~47 Ula32:inst11|carry_temp[7]~43 Ula32:inst11|carry_temp[9]~39 Ula32:inst11|carry_temp[11]~35 Ula32:inst11|carry_temp[13]~31 Ula32:inst11|carry_temp[15]~27 Ula32:inst11|carry_temp[17]~23 Ula32:inst11|carry_temp[19]~19 Ula32:inst11|carry_temp[21]~15 Ula32:inst11|carry_temp[23]~11 Ula32:inst11|carry_temp[25]~7 Ula32:inst11|carry_temp[27]~3 Ula32:inst11|carry_temp[29]~1 Ula32:inst11|soma_temp[31] Registrador:inst12|Saida[31] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "6.554 ns" { Controler:inst15|ALUSrcB[0] {} MUXUlaSourceB:inst13|Mux3~0 {} Ula32:inst11|carry_temp[3]~51 {} Ula32:inst11|carry_temp[5]~47 {} Ula32:inst11|carry_temp[7]~43 {} Ula32:inst11|carry_temp[9]~39 {} Ula32:inst11|carry_temp[11]~35 {} Ula32:inst11|carry_temp[13]~31 {} Ula32:inst11|carry_temp[15]~27 {} Ula32:inst11|carry_temp[17]~23 {} Ula32:inst11|carry_temp[19]~19 {} Ula32:inst11|carry_temp[21]~15 {} Ula32:inst11|carry_temp[23]~11 {} Ula32:inst11|carry_temp[25]~7 {} Ula32:inst11|carry_temp[27]~3 {} Ula32:inst11|carry_temp[29]~1 {} Ula32:inst11|soma_temp[31] {} Registrador:inst12|Saida[31] {} } { 0.000ns 0.612ns 0.273ns 0.371ns 0.305ns 0.209ns 0.593ns 0.305ns 0.309ns 0.205ns 0.225ns 0.375ns 0.461ns 0.311ns 0.220ns 0.230ns 0.222ns 0.000ns } { 0.000ns 0.053ns 0.378ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { CLK CLK~clkctrl Registrador:inst12|Saida[31] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst12|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CLK CLK~clkctrl Controler:inst15|ALUSrcB[0] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Controler:inst15|ALUSrcB[0] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK PC\[22\] Registrador:inst\|Saida\[22\] 6.786 ns register " "Info: tco from clock \"CLK\" to destination pin \"PC\[22\]\" through register \"Registrador:inst\|Saida\[22\]\" is 6.786 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.478 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 208 376 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 1307 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1307; COMB Node = 'CLK~clkctrl'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 208 376 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns Registrador:inst\|Saida\[22\] 3 REG LCFF_X23_Y9_N25 3 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X23_Y9_N25; Fanout = 3; REG Node = 'Registrador:inst\|Saida\[22\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { CLK~clkctrl Registrador:inst|Saida[22] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { CLK CLK~clkctrl Registrador:inst|Saida[22] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst|Saida[22] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.214 ns + Longest register pin " "Info: + Longest register to pin delay is 4.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:inst\|Saida\[22\] 1 REG LCFF_X23_Y9_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y9_N25; Fanout = 3; REG Node = 'Registrador:inst\|Saida\[22\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:inst|Saida[22] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.216 ns) + CELL(1.998 ns) 4.214 ns PC\[22\] 2 PIN PIN_B11 0 " "Info: 2: + IC(2.216 ns) + CELL(1.998 ns) = 4.214 ns; Loc. = PIN_B11; Fanout = 0; PIN Node = 'PC\[22\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.214 ns" { Registrador:inst|Saida[22] PC[22] } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 408 184 360 424 "PC\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.998 ns ( 47.41 % ) " "Info: Total cell delay = 1.998 ns ( 47.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.216 ns ( 52.59 % ) " "Info: Total interconnect delay = 2.216 ns ( 52.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.214 ns" { Registrador:inst|Saida[22] PC[22] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.214 ns" { Registrador:inst|Saida[22] {} PC[22] {} } { 0.000ns 2.216ns } { 0.000ns 1.998ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { CLK CLK~clkctrl Registrador:inst|Saida[22] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst|Saida[22] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.214 ns" { Registrador:inst|Saida[22] PC[22] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.214 ns" { Registrador:inst|Saida[22] {} PC[22] {} } { 0.000ns 2.216ns } { 0.000ns 1.998ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 13 05:15:09 2019 " "Info: Processing ended: Mon May 13 05:15:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
