#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5a6e02f1ddf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5a6e02ec00f0 .scope module, "tsc_tb" "tsc_tb" 3 3;
 .timescale -9 -12;
P_0x5a6e02ed42f0 .param/l "CLK_PERIOD" 0 3 9, +C4<00000000000000000000000000001010>;
v0x5a6e02f3eca0_0 .net "cd", 0 0, v0x5a6e02f3dc80_0;  1 drivers
v0x5a6e02f3ed90_0 .var "clk", 0 0;
v0x5a6e02f3ee60_0 .var/i "count", 31 0;
v0x5a6e02f3ef30_0 .var "rst", 0 0;
v0x5a6e02f3efd0_0 .var "sbf", 0 0;
v0x5a6e02f3f0c0_0 .net "sd", 8 0, v0x5a6e02f3e3a0_0;  1 drivers
v0x5a6e02f3f160_0 .var "start", 0 0;
v0x5a6e02f3f230_0 .net "trd", 0 0, v0x5a6e02f3e960_0;  1 drivers
E_0x5a6e02f0f5b0 .event posedge, v0x5a6e02f3dc80_0;
E_0x5a6e02f0f0a0 .event posedge, v0x5a6e02f3dd50_0;
E_0x5a6e02f0f2f0 .event posedge, v0x5a6e02f3e3a0_0;
E_0x5a6e02ee4450 .event posedge, v0x5a6e02f3e960_0;
S_0x5a6e02ec0330 .scope module, "tsc_inst" "TSC" 3 17, 4 3 0, S_0x5a6e02ec00f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 8 "adc_data";
    .port_info 4 /INPUT 1 "rdy";
    .port_info 5 /INPUT 1 "sbf";
    .port_info 6 /OUTPUT 1 "trd";
    .port_info 7 /OUTPUT 1 "cd";
    .port_info 8 /OUTPUT 1 "req";
    .port_info 9 /OUTPUT 9 "sd";
P_0x5a6e02f082f0 .param/l "BUFFER_SEND" 1 4 30, C4<0011>;
P_0x5a6e02f08330 .param/l "BUFFER_SIZE" 1 4 33, +C4<00000000000000000000000000100000>;
P_0x5a6e02f08370 .param/l "IDLE" 1 4 27, C4<0000>;
P_0x5a6e02f083b0 .param/l "RUNNING" 1 4 28, C4<0001>;
P_0x5a6e02f083f0 .param/l "TRIGGERED" 1 4 29, C4<0010>;
P_0x5a6e02f08430 .param/l "TRIGVL" 1 4 34, C4<11010101>;
v0x5a6e02f3dae0_0 .net "adc_data", 7 0, v0x5a6e02f1ea20_0;  1 drivers
v0x5a6e02f3dbc0_0 .var "captured_no", 4 0;
v0x5a6e02f3dc80_0 .var "cd", 0 0;
v0x5a6e02f3dd50_0 .net "clk", 0 0, v0x5a6e02f3ed90_0;  1 drivers
v0x5a6e02f3de10_0 .var "head", 4 0;
v0x5a6e02f3df40_0 .var "i", 7 0;
v0x5a6e02f3e020_0 .net "rdy", 0 0, v0x5a6e02f3d7d0_0;  1 drivers
v0x5a6e02f3e0c0_0 .var "req", 0 0;
v0x5a6e02f3e190 .array "ring_buffer", 31 0, 7 0;
v0x5a6e02f3e230_0 .net "rst", 0 0, v0x5a6e02f3ef30_0;  1 drivers
v0x5a6e02f3e300_0 .net "sbf", 0 0, v0x5a6e02f3efd0_0;  1 drivers
v0x5a6e02f3e3a0_0 .var "sd", 8 0;
v0x5a6e02f3e460_0 .net "start", 0 0, v0x5a6e02f3f160_0;  1 drivers
v0x5a6e02f3e520_0 .var "state", 3 0;
v0x5a6e02f3e600_0 .var "tail", 4 0;
v0x5a6e02f3e6e0_0 .var "temp", 7 0;
v0x5a6e02f3e7c0_0 .var "timer", 31 0;
v0x5a6e02f3e8a0_0 .var "timer_increment_flag", 0 0;
v0x5a6e02f3e960_0 .var "trd", 0 0;
v0x5a6e02f3ea20_0 .var "trigtm", 31 0;
E_0x5a6e02f1d7b0 .event posedge, v0x5a6e02f3d9a0_0, v0x5a6e02f3dd50_0;
S_0x5a6e02f0eb60 .scope module, "adc_inst" "ADC" 4 19, 5 6 0, S_0x5a6e02ec0330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "req";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "rdy";
    .port_info 3 /OUTPUT 8 "dat";
v0x5a6e02f08690 .array "adc_data", 40 0, 0 7;
v0x5a6e02f1ea20_0 .var "dat", 7 0;
v0x5a6e02f3d6e0_0 .var "idx", 7 0;
v0x5a6e02f3d7d0_0 .var "rdy", 0 0;
v0x5a6e02f3d890_0 .net "req", 0 0, v0x5a6e02f3e0c0_0;  1 drivers
v0x5a6e02f3d9a0_0 .net "rst", 0 0, v0x5a6e02f3ef30_0;  alias, 1 drivers
E_0x5a6e02f1d980 .event posedge, v0x5a6e02f3d9a0_0, v0x5a6e02f3d890_0;
    .scope S_0x5a6e02f0eb60;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5a6e02f3d6e0_0, 0, 8;
    %end;
    .thread T_0, $init;
    .scope S_0x5a6e02f0eb60;
T_1 ;
    %pushi/vec4 212, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 212, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 211, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 210, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 136, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 212, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 212, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 212, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 212, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 212, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 212, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 212, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 212, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 212, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 212, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 212, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 212, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 212, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 212, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 212, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 212, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 212, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 212, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 212, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 213, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 211, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 211, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 211, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 211, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 211, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 211, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 214, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 211, 0, 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 211, 0, 8;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 211, 0, 8;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 211, 0, 8;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 211, 0, 8;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 211, 0, 8;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 211, 0, 8;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 211, 0, 8;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %pushi/vec4 211, 0, 8;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a6e02f08690, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x5a6e02f0eb60;
T_2 ;
    %wait E_0x5a6e02f1d980;
    %load/vec4 v0x5a6e02f3d9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a6e02f3d7d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5a6e02f1ea20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5a6e02f3d6e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5a6e02f3d890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5a6e02f3d6e0_0;
    %pad/u 32;
    %pushi/vec4 41, 0, 32;
    %mod;
    %ix/vec4 4;
    %load/vec4a v0x5a6e02f08690, 4;
    %assign/vec4 v0x5a6e02f1ea20_0, 0;
    %load/vec4 v0x5a6e02f3d6e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5a6e02f3d6e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a6e02f3d7d0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a6e02f3d7d0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5a6e02ec0330;
T_3 ;
    %wait E_0x5a6e02f1d7b0;
    %load/vec4 v0x5a6e02f3e230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5a6e02f3e520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a6e02f3e7c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5a6e02f3de10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5a6e02f3e600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a6e02f3e960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a6e02f3dc80_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5a6e02f3e3a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5a6e02f3dbc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a6e02f3ea20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a6e02f3e0c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5a6e02f3df40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a6e02f3e8a0_0, 0;
    %vpi_call/w 4 61 "$display", "TSC Reset." {0 0 0};
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5a6e02f3e8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5a6e02f3e7c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5a6e02f3e7c0_0, 0;
T_3.2 ;
    %load/vec4 v0x5a6e02f3e520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.4 ;
    %vpi_call/w 4 70 "$display", "state: IDLE, sbf = %b, trd = %b", v0x5a6e02f3e300_0, v0x5a6e02f3e960_0 {0 0 0};
    %load/vec4 v0x5a6e02f3e460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a6e02f3ea20_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5a6e02f3e520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a6e02f3e0c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a6e02f3e8a0_0, 0;
    %vpi_call/w 4 76 "$display", "Start received" {0 0 0};
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v0x5a6e02f3e300_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.13, 9;
    %load/vec4 v0x5a6e02f3e960_0;
    %and;
T_3.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %vpi_call/w 4 78 "$display", "Entering Buffer Send mode" {0 0 0};
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5a6e02f3e520_0, 0;
    %pushi/vec4 1, 0, 9;
    %assign/vec4 v0x5a6e02f3e3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a6e02f3dc80_0, 0;
T_3.11 ;
T_3.10 ;
    %jmp T_3.8;
T_3.5 ;
    %vpi_call/w 4 85 "$display", "state: RUNNING." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a6e02f3e0c0_0, 0;
    %load/vec4 v0x5a6e02f3dae0_0;
    %cmpi/u 213, 0, 8;
    %jmp/0xz  T_3.14, 5;
    %load/vec4 v0x5a6e02f3e0c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.18, 9;
    %load/vec4 v0x5a6e02f3e020_0;
    %and;
T_3.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %load/vec4 v0x5a6e02f3dae0_0;
    %load/vec4 v0x5a6e02f3de10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a6e02f3e190, 0, 4;
    %load/vec4 v0x5a6e02f3de10_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 32, 0, 32;
    %mod;
    %pad/u 5;
    %assign/vec4 v0x5a6e02f3de10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a6e02f3e0c0_0, 0;
T_3.16 ;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x5a6e02f3e7c0_0;
    %pad/u 8;
    %assign/vec4 v0x5a6e02f3e6e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5a6e02f3e520_0, 0;
    %vpi_call/w 4 98 "$display", "Triggered, data=%d", v0x5a6e02f3dae0_0 {0 0 0};
T_3.15 ;
    %jmp T_3.8;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a6e02f3e0c0_0, 0;
    %load/vec4 v0x5a6e02f3e6e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %assign/vec4 v0x5a6e02f3ea20_0, 0;
    %load/vec4 v0x5a6e02f3e0c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.21, 9;
    %load/vec4 v0x5a6e02f3e020_0;
    %and;
T_3.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.19, 8;
    %load/vec4 v0x5a6e02f3dae0_0;
    %load/vec4 v0x5a6e02f3de10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a6e02f3e190, 0, 4;
    %load/vec4 v0x5a6e02f3de10_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 32, 0, 32;
    %mod;
    %pad/u 5;
    %assign/vec4 v0x5a6e02f3de10_0, 0;
    %load/vec4 v0x5a6e02f3dbc0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5a6e02f3dbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a6e02f3e0c0_0, 0;
    %load/vec4 v0x5a6e02f3dbc0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_3.22, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a6e02f3e960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a6e02f3e0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a6e02f3e8a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5a6e02f3e520_0, 0;
    %jmp T_3.23;
T_3.22 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a6e02f3e0c0_0, 0;
T_3.23 ;
T_3.19 ;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x5a6e02f3df40_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %jmp/0xz  T_3.24, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5a6e02f3e600_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5a6e02f3e190, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5a6e02f3e3a0_0, 0;
    %load/vec4 v0x5a6e02f3e600_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 32, 0, 32;
    %mod;
    %pad/u 5;
    %assign/vec4 v0x5a6e02f3e600_0, 0;
    %load/vec4 v0x5a6e02f3df40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5a6e02f3df40_0, 0;
    %jmp T_3.25;
T_3.24 ;
    %vpi_call/w 4 126 "$display", "Buffer send complete from tsc side." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a6e02f3e960_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5a6e02f3e3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a6e02f3dc80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5a6e02f3e520_0, 0;
T_3.25 ;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5a6e02ec00f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a6e02f3ed90_0, 0, 1;
T_4.0 ;
    %delay 50000, 0;
    %load/vec4 v0x5a6e02f3ed90_0;
    %inv;
    %store/vec4 v0x5a6e02f3ed90_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x5a6e02ec00f0;
T_5 ;
    %vpi_call/w 3 37 "$dumpfile", "trigger_test.vcd" {0 0 0};
    %vpi_call/w 3 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5a6e02ec00f0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5a6e02ec00f0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a6e02f3ef30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a6e02f3f160_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a6e02f3ef30_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a6e02f3f160_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a6e02f3f160_0, 0, 1;
    %wait E_0x5a6e02ee4450;
    %vpi_call/w 3 56 "$display", "Test Bench captured trigger event." {0 0 0};
    %load/vec4 v0x5a6e02f3ea20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %vpi_call/w 3 60 "$display", "ERROR: TRIGTM not captured" {0 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 62 "$display", "TRIGTM: %d", v0x5a6e02f3ea20_0 {0 0 0};
T_6.1 ;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a6e02f3efd0_0, 0, 1;
    %wait E_0x5a6e02f0f2f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a6e02f3efd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a6e02f3ee60_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x5a6e02f3ee60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %wait E_0x5a6e02f0f0a0;
    %load/vec4 v0x5a6e02f3f0c0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x5a6e02f3f0c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 3 79 "$display", "SD Data: %b", S<0,vec4,u9> {1 0 0};
    %vpi_call/w 3 80 "$display", "SD Data (in decimal): %d", v0x5a6e02f3f0c0_0 {0 0 0};
    %load/vec4 v0x5a6e02f3ee60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a6e02f3ee60_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %wait E_0x5a6e02f0f5b0;
    %vpi_call/w 3 85 "$display", "Test bench received buffer send completed" {0 0 0};
    %delay 2000000, 0;
    %vpi_call/w 3 90 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "tsc_tb.v";
    "tsc.v";
    "adc.v";
