{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575336213800 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575336213803 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 19:23:33 2019 " "Processing started: Mon Dec 02 19:23:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575336213803 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575336213803 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cafetera -c Cafetera " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cafetera -c Cafetera" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575336213803 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575336214232 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575336214232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX7SEG-Behavioral " "Found design unit 1: MUX7SEG-Behavioral" {  } { { "MUX7SEG.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/MUX7SEG.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575336226595 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX7SEG " "Found entity 1: MUX7SEG" {  } { { "MUX7SEG.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/MUX7SEG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575336226595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575336226595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teclado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teclado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Teclado-behavioral " "Found design unit 1: Teclado-behavioral" {  } { { "Teclado.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Teclado.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575336226611 ""} { "Info" "ISGN_ENTITY_NAME" "1 Teclado " "Found entity 1: Teclado" {  } { { "Teclado.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Teclado.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575336226611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575336226611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Digits-rtl " "Found design unit 1: Digits-rtl" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575336226611 ""} { "Info" "ISGN_ENTITY_NAME" "1 Digits " "Found entity 1: Digits" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575336226611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575336226611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cafetera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cafetera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cafetera-behavioral " "Found design unit 1: Cafetera-behavioral" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575336226611 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cafetera " "Found entity 1: Cafetera" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575336226611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575336226611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_bin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_bin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_bin-Behavioral " "Found design unit 1: bcd_to_bin-Behavioral" {  } { { "bcd_to_bin.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/bcd_to_bin.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575336226611 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_bin " "Found entity 1: bcd_to_bin" {  } { { "bcd_to_bin.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/bcd_to_bin.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575336226611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575336226611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_ram_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_ram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_ram_controller-Behavioral " "Found design unit 1: memory_ram_controller-Behavioral" {  } { { "memory_ram_controller.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/memory_ram_controller.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575336226611 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_ram_controller " "Found entity 1: memory_ram_controller" {  } { { "memory_ram_controller.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/memory_ram_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575336226611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575336226611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file single_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_ram-rtl " "Found design unit 1: single_port_ram-rtl" {  } { { "single_port_ram.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/single_port_ram.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575336226627 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "single_port_ram.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/single_port_ram.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575336226627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575336226627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_bin_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_bin_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_bin_test-Behavioral " "Found design unit 1: bcd_to_bin_test-Behavioral" {  } { { "bcd_to_bin_test.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/bcd_to_bin_test.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575336226627 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_bin_test " "Found entity 1: bcd_to_bin_test" {  } { { "bcd_to_bin_test.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/bcd_to_bin_test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575336226627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575336226627 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1575336226689 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1575336226689 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1575336226689 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cafetera " "Elaborating entity \"Cafetera\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575336226689 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "siete_seg_t Cafetera.vhd(17) " "VHDL Signal Declaration warning at Cafetera.vhd(17): used implicit default value for signal \"siete_seg_t\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575336226689 "|Cafetera"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bomba_1 Cafetera.vhd(21) " "VHDL Signal Declaration warning at Cafetera.vhd(21): used implicit default value for signal \"bomba_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575336226689 "|Cafetera"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bomba_2 Cafetera.vhd(22) " "VHDL Signal Declaration warning at Cafetera.vhd(22): used implicit default value for signal \"bomba_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575336226689 "|Cafetera"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_ready Cafetera.vhd(31) " "Verilog HDL or VHDL warning at Cafetera.vhd(31): object \"is_ready\" assigned a value but never read" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575336226689 "|Cafetera"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exception Cafetera.vhd(47) " "Verilog HDL or VHDL warning at Cafetera.vhd(47): object \"exception\" assigned a value but never read" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575336226689 "|Cafetera"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "digits_output Cafetera.vhd(48) " "Verilog HDL or VHDL warning at Cafetera.vhd(48): object \"digits_output\" assigned a value but never read" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575336226689 "|Cafetera"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Teclado Teclado:T " "Elaborating entity \"Teclado\" for hierarchy \"Teclado:T\"" {  } { { "Cafetera.vhd" "T" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575336226689 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "is_ready Teclado.vhd(25) " "VHDL Signal Declaration warning at Teclado.vhd(25): used implicit default value for signal \"is_ready\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Teclado.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Teclado.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575336226689 "|Cafetera|Teclado:T"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ver_dato Teclado.vhd(32) " "Verilog HDL or VHDL warning at Teclado.vhd(32): object \"ver_dato\" assigned a value but never read" {  } { { "Teclado.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Teclado.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575336226689 "|Cafetera|Teclado:T"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Digits Digits:D " "Elaborating entity \"Digits\" for hierarchy \"Digits:D\"" {  } { { "Cafetera.vhd" "D" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575336226705 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_zero2 Digits.vhd(45) " "Verilog HDL or VHDL warning at Digits.vhd(45): object \"is_zero2\" assigned a value but never read" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575336226705 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digits Digits.vhd(120) " "VHDL Process Statement warning at Digits.vhd(120): signal \"digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575336226705 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digits Digits.vhd(123) " "VHDL Process Statement warning at Digits.vhd(123): signal \"digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575336226705 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digits Digits.vhd(136) " "VHDL Process Statement warning at Digits.vhd(136): signal \"digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575336226705 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digits Digits.vhd(139) " "VHDL Process Statement warning at Digits.vhd(139): signal \"digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575336226705 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digits Digits.vhd(143) " "VHDL Process Statement warning at Digits.vhd(143): signal \"digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575336226705 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digits Digits.vhd(162) " "VHDL Process Statement warning at Digits.vhd(162): signal \"digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575336226705 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "is_zero1 Digits.vhd(163) " "VHDL Process Statement warning at Digits.vhd(163): signal \"is_zero1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575336226705 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digits Digits.vhd(164) " "VHDL Process Statement warning at Digits.vhd(164): signal \"digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575336226705 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digits Digits.vhd(175) " "VHDL Process Statement warning at Digits.vhd(175): signal \"digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575336226705 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digits Digits.vhd(192) " "VHDL Process Statement warning at Digits.vhd(192): signal \"digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575336226705 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "debug Digits.vhd(114) " "VHDL Process Statement warning at Digits.vhd(114): inferring latch(es) for signal or variable \"debug\", which holds its previous value in one or more paths through the process" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 114 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575336226705 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "is_zero1 Digits.vhd(114) " "VHDL Process Statement warning at Digits.vhd(114): inferring latch(es) for signal or variable \"is_zero1\", which holds its previous value in one or more paths through the process" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 114 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575336226705 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Sal0 Digits.vhd(114) " "VHDL Process Statement warning at Digits.vhd(114): inferring latch(es) for signal or variable \"Sal0\", which holds its previous value in one or more paths through the process" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 114 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575336226705 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Sal1 Digits.vhd(114) " "VHDL Process Statement warning at Digits.vhd(114): inferring latch(es) for signal or variable \"Sal1\", which holds its previous value in one or more paths through the process" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 114 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575336226705 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Sal2 Digits.vhd(114) " "VHDL Process Statement warning at Digits.vhd(114): inferring latch(es) for signal or variable \"Sal2\", which holds its previous value in one or more paths through the process" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 114 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575336226705 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "exception Digits.vhd(114) " "VHDL Process Statement warning at Digits.vhd(114): inferring latch(es) for signal or variable \"exception\", which holds its previous value in one or more paths through the process" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 114 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575336226705 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exception Digits.vhd(114) " "Inferred latch for \"exception\" at Digits.vhd(114)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575336226705 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal2\[0\] Digits.vhd(114) " "Inferred latch for \"Sal2\[0\]\" at Digits.vhd(114)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575336226705 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal2\[1\] Digits.vhd(114) " "Inferred latch for \"Sal2\[1\]\" at Digits.vhd(114)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575336226705 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal2\[2\] Digits.vhd(114) " "Inferred latch for \"Sal2\[2\]\" at Digits.vhd(114)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575336226705 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal2\[3\] Digits.vhd(114) " "Inferred latch for \"Sal2\[3\]\" at Digits.vhd(114)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575336226705 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal1\[0\] Digits.vhd(114) " "Inferred latch for \"Sal1\[0\]\" at Digits.vhd(114)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575336226705 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal1\[1\] Digits.vhd(114) " "Inferred latch for \"Sal1\[1\]\" at Digits.vhd(114)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575336226705 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal1\[2\] Digits.vhd(114) " "Inferred latch for \"Sal1\[2\]\" at Digits.vhd(114)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575336226705 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal1\[3\] Digits.vhd(114) " "Inferred latch for \"Sal1\[3\]\" at Digits.vhd(114)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575336226705 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal0\[0\] Digits.vhd(114) " "Inferred latch for \"Sal0\[0\]\" at Digits.vhd(114)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575336226705 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal0\[1\] Digits.vhd(114) " "Inferred latch for \"Sal0\[1\]\" at Digits.vhd(114)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575336226705 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal0\[2\] Digits.vhd(114) " "Inferred latch for \"Sal0\[2\]\" at Digits.vhd(114)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575336226705 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal0\[3\] Digits.vhd(114) " "Inferred latch for \"Sal0\[3\]\" at Digits.vhd(114)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575336226705 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_zero1 Digits.vhd(114) " "Inferred latch for \"is_zero1\" at Digits.vhd(114)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575336226705 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debug\[0\] Digits.vhd(114) " "Inferred latch for \"debug\[0\]\" at Digits.vhd(114)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575336226705 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debug\[1\] Digits.vhd(114) " "Inferred latch for \"debug\[1\]\" at Digits.vhd(114)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575336226705 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debug\[2\] Digits.vhd(114) " "Inferred latch for \"debug\[2\]\" at Digits.vhd(114)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575336226705 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debug\[3\] Digits.vhd(114) " "Inferred latch for \"debug\[3\]\" at Digits.vhd(114)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575336226705 "|Cafetera|Digits:D"}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1575336227189 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1575336227189 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1575336227189 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1575336227205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:D\|Sal0\[0\] " "Latch Digits:D\|Sal0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Digits:D\|state.Idle " "Ports D and ENA on the latch are fed by the same signal Digits:D\|state.Idle" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575336227252 ""}  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575336227252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:D\|Sal0\[1\] " "Latch Digits:D\|Sal0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Digits:D\|state.Idle " "Ports D and ENA on the latch are fed by the same signal Digits:D\|state.Idle" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575336227252 ""}  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575336227252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:D\|Sal0\[2\] " "Latch Digits:D\|Sal0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Digits:D\|state.Idle " "Ports D and ENA on the latch are fed by the same signal Digits:D\|state.Idle" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575336227252 ""}  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575336227252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:D\|Sal0\[3\] " "Latch Digits:D\|Sal0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Digits:D\|state.Idle " "Ports D and ENA on the latch are fed by the same signal Digits:D\|state.Idle" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575336227252 ""}  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575336227252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:D\|Sal1\[0\] " "Latch Digits:D\|Sal1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Teclado:T\|data\[0\] " "Ports D and ENA on the latch are fed by the same signal Teclado:T\|data\[0\]" {  } { { "Teclado.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Teclado.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575336227252 ""}  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575336227252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:D\|Sal1\[1\] " "Latch Digits:D\|Sal1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Teclado:T\|data\[1\] " "Ports D and ENA on the latch are fed by the same signal Teclado:T\|data\[1\]" {  } { { "Teclado.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Teclado.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575336227252 ""}  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575336227252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:D\|Sal1\[2\] " "Latch Digits:D\|Sal1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Teclado:T\|data\[2\] " "Ports D and ENA on the latch are fed by the same signal Teclado:T\|data\[2\]" {  } { { "Teclado.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Teclado.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575336227252 ""}  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575336227252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:D\|Sal1\[3\] " "Latch Digits:D\|Sal1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Teclado:T\|data\[3\] " "Ports D and ENA on the latch are fed by the same signal Teclado:T\|data\[3\]" {  } { { "Teclado.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Teclado.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575336227252 ""}  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575336227252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:D\|Sal2\[0\] " "Latch Digits:D\|Sal2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Digits:D\|state.D2 " "Ports D and ENA on the latch are fed by the same signal Digits:D\|state.D2" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575336227252 ""}  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575336227252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:D\|Sal2\[1\] " "Latch Digits:D\|Sal2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Digits:D\|state.D2 " "Ports D and ENA on the latch are fed by the same signal Digits:D\|state.D2" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575336227252 ""}  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575336227252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:D\|Sal2\[2\] " "Latch Digits:D\|Sal2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Digits:D\|state.D2 " "Ports D and ENA on the latch are fed by the same signal Digits:D\|state.D2" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575336227252 ""}  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575336227252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:D\|Sal2\[3\] " "Latch Digits:D\|Sal2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Digits:D\|state.D2 " "Ports D and ENA on the latch are fed by the same signal Digits:D\|state.D2" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575336227252 ""}  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575336227252 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "siete_seg_t\[0\] GND " "Pin \"siete_seg_t\[0\]\" is stuck at GND" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575336227346 "|Cafetera|siete_seg_t[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "siete_seg_t\[1\] GND " "Pin \"siete_seg_t\[1\]\" is stuck at GND" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575336227346 "|Cafetera|siete_seg_t[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "siete_seg_t\[2\] GND " "Pin \"siete_seg_t\[2\]\" is stuck at GND" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575336227346 "|Cafetera|siete_seg_t[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "siete_seg_t\[3\] GND " "Pin \"siete_seg_t\[3\]\" is stuck at GND" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575336227346 "|Cafetera|siete_seg_t[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "siete_seg_t\[4\] GND " "Pin \"siete_seg_t\[4\]\" is stuck at GND" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575336227346 "|Cafetera|siete_seg_t[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "siete_seg_t\[5\] GND " "Pin \"siete_seg_t\[5\]\" is stuck at GND" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575336227346 "|Cafetera|siete_seg_t[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "siete_seg_t\[6\] GND " "Pin \"siete_seg_t\[6\]\" is stuck at GND" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575336227346 "|Cafetera|siete_seg_t[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_d\[2\] GND " "Pin \"debug_d\[2\]\" is stuck at GND" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575336227346 "|Cafetera|debug_d[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bomba_1 GND " "Pin \"bomba_1\" is stuck at GND" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575336227346 "|Cafetera|bomba_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "bomba_2 GND " "Pin \"bomba_2\" is stuck at GND" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575336227346 "|Cafetera|bomba_2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575336227346 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575336227424 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575336228158 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575336228158 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575336228205 "|Cafetera|start"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "f1 " "No output dependent on input pin \"f1\"" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575336228205 "|Cafetera|f1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "f2 " "No output dependent on input pin \"f2\"" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575336228205 "|Cafetera|f2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1575336228205 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "223 " "Implemented 223 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575336228205 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575336228205 ""} { "Info" "ICUT_CUT_TM_LCELLS" "172 " "Implemented 172 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575336228205 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575336228205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575336228221 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 02 19:23:48 2019 " "Processing ended: Mon Dec 02 19:23:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575336228221 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575336228221 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575336228221 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575336228221 ""}
