###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Sun Nov  6 22:34:22 2016
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix eth_tx_postRouteHold -outDir timingReports
###############################################################
Path 1: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_raddr [1]        (^) checked with  leading edge of 
'clk'
Beginpoint: \tx_crc/crcfifo1/r_ptr_reg[1] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.454
  Slack Time                    1.504
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |           Instance            |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                             |         |       |       |  Time   |   Time   | 
     |-------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                               | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.505 | 
     | FECTS_clks_clk___L1_I0        | A ^ -> Y ^                  | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.322 | 
     | FECTS_clks_clk___L2_I1        | A ^ -> Y ^                  | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.081 | 
     | FECTS_clks_clk___L3_I6        | A ^ -> Y ^                  | CLKBUF1 | 0.217 | 0.279 |   0.702 |   -0.802 | 
     | FECTS_clks_clk___L4_I30       | A ^ -> Y ^                  | CLKBUF1 | 0.118 | 0.215 |   0.917 |   -0.587 | 
     | FECTS_clks_clk___L5_I157      | A ^ -> Y ^                  | CLKBUF1 | 0.150 | 0.231 |   1.148 |   -0.356 | 
     | \tx_crc/crcfifo1/r_ptr_reg[1] | CLK ^ -> Q ^                | DFFSR   | 0.096 | 0.305 |   1.453 |   -0.051 | 
     |                               | \memif_crcf1.f0_raddr [1] ^ |         | 0.096 | 0.001 |   1.454 |   -0.050 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   \w_ach.AWREADY              (^) checked with  leading edge of 'clk'
Beginpoint: \axi_slave/awready_d_reg /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.469
  Slack Time                    1.519
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |         |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+---------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^      |         | 0.000 |       |   0.000 |   -1.519 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y ^        | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.337 | 
     | FECTS_clks_clk___L2_I1   | A ^ -> Y ^        | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.096 | 
     | FECTS_clks_clk___L3_I5   | A ^ -> Y ^        | CLKBUF1 | 0.199 | 0.252 |   0.676 |   -0.843 | 
     | FECTS_clks_clk___L4_I29  | A ^ -> Y ^        | CLKBUF1 | 0.178 | 0.267 |   0.943 |   -0.576 | 
     | FECTS_clks_clk___L5_I152 | A ^ -> Y ^        | CLKBUF1 | 0.164 | 0.252 |   1.195 |   -0.324 | 
     | \axi_slave/awready_d_reg | CLK ^ -> Q ^      | DFFSR   | 0.053 | 0.274 |   1.469 |   -0.050 | 
     |                          | \w_ach.AWREADY  ^ |         | 0.053 | 0.000 |   1.469 |   -0.050 | 
     +---------------------------------------------------------------------------------------------+ 
Path 3: MET Early External Delay Assertion 
Endpoint:   \w_dch.WREADY              (^) checked with  leading edge of 'clk'
Beginpoint: \axi_slave/wready_d_reg /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.477
  Slack Time                    1.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------+ 
     |        Instance         |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                  |         |       |       |  Time   |   Time   | 
     |-------------------------+------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^     |         | 0.000 |       |   0.000 |   -1.527 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y ^       | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.345 | 
     | FECTS_clks_clk___L2_I0  | A ^ -> Y ^       | CLKBUF1 | 0.162 | 0.238 |   0.420 |   -1.107 | 
     | FECTS_clks_clk___L3_I0  | A ^ -> Y ^       | CLKBUF1 | 0.195 | 0.252 |   0.673 |   -0.854 | 
     | FECTS_clks_clk___L4_I4  | A ^ -> Y ^       | CLKBUF1 | 0.173 | 0.273 |   0.946 |   -0.581 | 
     | FECTS_clks_clk___L5_I20 | A ^ -> Y ^       | CLKBUF1 | 0.153 | 0.239 |   1.185 |   -0.342 | 
     | \axi_slave/wready_d_reg | CLK ^ -> Q ^     | DFFSR   | 0.080 | 0.292 |   1.477 |   -0.050 | 
     |                         | \w_dch.WREADY  ^ |         | 0.080 | 0.000 |   1.477 |   -0.050 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_raddr [3]               (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pktctrl2_fifo/r_ptr_reg[3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.485
  Slack Time                    1.535
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.535 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.353 | 
     | FECTS_clks_clk___L2_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.162 | 0.238 |   0.421 |   -1.115 | 
     | FECTS_clks_clk___L3_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.195 | 0.252 |   0.673 |   -0.862 | 
     | FECTS_clks_clk___L4_I4                 | A ^ -> Y ^                    | CLKBUF1 | 0.173 | 0.273 |   0.946 |   -0.589 | 
     | FECTS_clks_clk___L5_I20                | A ^ -> Y ^                    | CLKBUF1 | 0.153 | 0.239 |   1.185 |   -0.350 | 
     | axi_master/\pktctrl2_fifo/r_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.092 | 0.300 |   1.485 |   -0.050 | 
     |                                        | \memif_pcfifo2.f0_raddr [3] ^ |         | 0.092 | 0.000 |   1.485 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Early External Delay Assertion 
Endpoint:   \memif_swchrsp.f0_waddr [2]            (^) checked with  leading 
edge of 'clk'
Beginpoint: \axi_slave/wchrsp_fifo/w_ptr_reg[2] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.488
  Slack Time                    1.538
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                               |         |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.538 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.355 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^                    | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.115 | 
     | FECTS_clks_clk___L3_I4              | A ^ -> Y ^                    | CLKBUF1 | 0.202 | 0.270 |   0.693 |   -0.845 | 
     | FECTS_clks_clk___L4_I24             | A ^ -> Y ^                    | CLKBUF1 | 0.178 | 0.259 |   0.952 |   -0.585 | 
     | FECTS_clks_clk___L5_I125            | A ^ -> Y ^                    | CLKBUF1 | 0.176 | 0.264 |   1.217 |   -0.321 | 
     | \axi_slave/wchrsp_fifo/w_ptr_reg[2] | CLK ^ -> Q ^                  | DFFSR   | 0.042 | 0.271 |   1.488 |   -0.050 | 
     |                                     | \memif_swchrsp.f0_waddr [2] ^ |         | 0.042 | 0.000 |   1.488 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Early External Delay Assertion 
Endpoint:   \memif_swchrsp.f0_raddr [2]            (^) checked with  leading 
edge of 'clk'
Beginpoint: \axi_slave/wchrsp_fifo/r_ptr_reg[2] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.489
  Slack Time                    1.539
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                               |         |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.539 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.356 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^                    | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.116 | 
     | FECTS_clks_clk___L3_I4              | A ^ -> Y ^                    | CLKBUF1 | 0.202 | 0.270 |   0.693 |   -0.846 | 
     | FECTS_clks_clk___L4_I24             | A ^ -> Y ^                    | CLKBUF1 | 0.178 | 0.259 |   0.952 |   -0.586 | 
     | FECTS_clks_clk___L5_I125            | A ^ -> Y ^                    | CLKBUF1 | 0.176 | 0.264 |   1.217 |   -0.322 | 
     | \axi_slave/wchrsp_fifo/r_ptr_reg[2] | CLK ^ -> Q ^                  | DFFSR   | 0.044 | 0.272 |   1.489 |   -0.050 | 
     |                                     | \memif_swchrsp.f0_raddr [2] ^ |         | 0.044 | 0.000 |   1.489 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Early External Delay Assertion 
Endpoint:   \memif_swchrsp.f0_waddr [0]            (^) checked with  leading 
edge of 'clk'
Beginpoint: \axi_slave/wchrsp_fifo/w_ptr_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.489
  Slack Time                    1.539
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                               |         |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.539 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.357 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^                    | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.116 | 
     | FECTS_clks_clk___L3_I4              | A ^ -> Y ^                    | CLKBUF1 | 0.202 | 0.270 |   0.693 |   -0.846 | 
     | FECTS_clks_clk___L4_I24             | A ^ -> Y ^                    | CLKBUF1 | 0.178 | 0.259 |   0.952 |   -0.587 | 
     | FECTS_clks_clk___L5_I125            | A ^ -> Y ^                    | CLKBUF1 | 0.176 | 0.264 |   1.217 |   -0.323 | 
     | \axi_slave/wchrsp_fifo/w_ptr_reg[0] | CLK ^ -> Q ^                  | DFFSR   | 0.044 | 0.272 |   1.489 |   -0.050 | 
     |                                     | \memif_swchrsp.f0_waddr [0] ^ |         | 0.044 | 0.000 |   1.489 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_raddr [1]           (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/r_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.491
  Slack Time                    1.541
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.541 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.358 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.162 | 0.238 |   0.420 |   -1.120 | 
     | FECTS_clks_clk___L3_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.195 | 0.252 |   0.673 |   -0.868 | 
     | FECTS_clks_clk___L4_I4             | A ^ -> Y ^                    | CLKBUF1 | 0.173 | 0.273 |   0.946 |   -0.594 | 
     | FECTS_clks_clk___L5_I20            | A ^ -> Y ^                    | CLKBUF1 | 0.153 | 0.239 |   1.185 |   -0.356 | 
     | axi_master/\pkt2_fifo/r_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.097 | 0.305 |   1.490 |   -0.050 | 
     |                                    | \memif_pdfifo2.f0_raddr [1] ^ |         | 0.097 | 0.000 |   1.491 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Early External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_waddr [2]            (^) checked with  leading 
edge of 'clk'
Beginpoint: \axi_slave/wchaddr_fifo/w_ptr_reg[2] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.493
  Slack Time                    1.543
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.543 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.361 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^                     | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.120 | 
     | FECTS_clks_clk___L3_I4               | A ^ -> Y ^                     | CLKBUF1 | 0.202 | 0.270 |   0.693 |   -0.850 | 
     | FECTS_clks_clk___L4_I21              | A ^ -> Y ^                     | CLKBUF1 | 0.197 | 0.267 |   0.960 |   -0.583 | 
     | FECTS_clks_clk___L5_I112             | A ^ -> Y ^                     | CLKBUF1 | 0.166 | 0.263 |   1.223 |   -0.321 | 
     | \axi_slave/wchaddr_fifo/w_ptr_reg[2] | CLK ^ -> Q ^                   | DFFSR   | 0.044 | 0.271 |   1.493 |   -0.050 | 
     |                                      | \memif_swchaddr.f0_waddr [2] ^ |         | 0.044 | 0.000 |   1.493 |   -0.050 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Early External Delay Assertion 
Endpoint:   \memif_crcf0.f0_waddr [1]        (^) checked with  leading edge of 
'clk'
Beginpoint: \tx_crc/crcfifo0/w_ptr_reg[1] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.495
  Slack Time                    1.545
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |           Instance            |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                             |         |       |       |  Time   |   Time   | 
     |-------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                               | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.545 | 
     | FECTS_clks_clk___L1_I0        | A ^ -> Y ^                  | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.362 | 
     | FECTS_clks_clk___L2_I1        | A ^ -> Y ^                  | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.122 | 
     | FECTS_clks_clk___L3_I6        | A ^ -> Y ^                  | CLKBUF1 | 0.217 | 0.279 |   0.702 |   -0.843 | 
     | FECTS_clks_clk___L4_I30       | A ^ -> Y ^                  | CLKBUF1 | 0.118 | 0.215 |   0.917 |   -0.628 | 
     | FECTS_clks_clk___L5_I156      | A ^ -> Y ^                  | CLKBUF1 | 0.161 | 0.239 |   1.156 |   -0.389 | 
     | \tx_crc/crcfifo0/w_ptr_reg[1] | CLK ^ -> Q ^                | DFFSR   | 0.143 | 0.336 |   1.492 |   -0.053 | 
     |                               | \memif_crcf0.f0_waddr [1] ^ |         | 0.143 | 0.003 |   1.495 |   -0.050 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_raddr [3]           (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/r_ptr_reg[3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.495
  Slack Time                    1.545
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.545 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.363 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.162 | 0.238 |   0.420 |   -1.125 | 
     | FECTS_clks_clk___L3_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.195 | 0.252 |   0.673 |   -0.872 | 
     | FECTS_clks_clk___L4_I4             | A ^ -> Y ^                    | CLKBUF1 | 0.173 | 0.273 |   0.946 |   -0.599 | 
     | FECTS_clks_clk___L5_I20            | A ^ -> Y ^                    | CLKBUF1 | 0.153 | 0.239 |   1.185 |   -0.361 | 
     | axi_master/\pkt2_fifo/r_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.106 | 0.310 |   1.495 |   -0.051 | 
     |                                    | \memif_pdfifo2.f0_raddr [3] ^ |         | 0.106 | 0.001 |   1.495 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_raddr [1]               (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pktctrl2_fifo/r_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.496
  Slack Time                    1.546
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.546 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.364 | 
     | FECTS_clks_clk___L2_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.162 | 0.238 |   0.420 |   -1.126 | 
     | FECTS_clks_clk___L3_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.195 | 0.252 |   0.673 |   -0.873 | 
     | FECTS_clks_clk___L4_I4                 | A ^ -> Y ^                    | CLKBUF1 | 0.173 | 0.273 |   0.946 |   -0.600 | 
     | FECTS_clks_clk___L5_I20                | A ^ -> Y ^                    | CLKBUF1 | 0.153 | 0.239 |   1.185 |   -0.361 | 
     | axi_master/\pktctrl2_fifo/r_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.107 | 0.311 |   1.496 |   -0.050 | 
     |                                        | \memif_pcfifo2.f0_raddr [1] ^ |         | 0.107 | 0.000 |   1.496 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_raddr [3]               (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pktctrl1_fifo/r_ptr_reg[3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.498
  Slack Time                    1.548
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.548 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.365 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.125 | 
     | FECTS_clks_clk___L3_I5                 | A ^ -> Y ^                    | CLKBUF1 | 0.199 | 0.252 |   0.676 |   -0.872 | 
     | FECTS_clks_clk___L4_I26                | A ^ -> Y ^                    | CLKBUF1 | 0.161 | 0.270 |   0.945 |   -0.602 | 
     | FECTS_clks_clk___L5_I137               | A ^ -> Y ^                    | CLKBUF1 | 0.168 | 0.246 |   1.191 |   -0.357 | 
     | axi_master/\pktctrl1_fifo/r_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.097 | 0.306 |   1.497 |   -0.050 | 
     |                                        | \memif_pcfifo1.f0_raddr [3] ^ |         | 0.097 | 0.000 |   1.498 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_waddr [3]               (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pktctrl2_fifo/w_ptr_reg[3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.498
  Slack Time                    1.548
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.548 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.365 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.125 | 
     | FECTS_clks_clk___L3_I5                 | A ^ -> Y ^                    | CLKBUF1 | 0.199 | 0.252 |   0.675 |   -0.872 | 
     | FECTS_clks_clk___L4_I26                | A ^ -> Y ^                    | CLKBUF1 | 0.161 | 0.270 |   0.945 |   -0.602 | 
     | FECTS_clks_clk___L5_I139               | A ^ -> Y ^                    | CLKBUF1 | 0.157 | 0.242 |   1.187 |   -0.360 | 
     | axi_master/\pktctrl2_fifo/w_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.102 | 0.310 |   1.497 |   -0.050 | 
     |                                        | \memif_pcfifo2.f0_waddr [3] ^ |         | 0.102 | 0.000 |   1.498 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_waddr [5]               (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pktctrl2_fifo/w_ptr_reg[5] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.498
  Slack Time                    1.548
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.548 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.366 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.125 | 
     | FECTS_clks_clk___L3_I5                 | A ^ -> Y ^                    | CLKBUF1 | 0.199 | 0.252 |   0.675 |   -0.873 | 
     | FECTS_clks_clk___L4_I26                | A ^ -> Y ^                    | CLKBUF1 | 0.161 | 0.270 |   0.945 |   -0.603 | 
     | FECTS_clks_clk___L5_I139               | A ^ -> Y ^                    | CLKBUF1 | 0.157 | 0.242 |   1.187 |   -0.361 | 
     | axi_master/\pktctrl2_fifo/w_ptr_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.105 | 0.311 |   1.498 |   -0.050 | 
     |                                        | \memif_pcfifo2.f0_waddr [5] ^ |         | 0.105 | 0.000 |   1.498 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_raddr [2]            (^) checked with  leading 
edge of 'clk'
Beginpoint: \axi_slave/wchaddr_fifo/r_ptr_reg[2] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.499
  Slack Time                    1.549
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.549 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.367 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^                     | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.126 | 
     | FECTS_clks_clk___L3_I4               | A ^ -> Y ^                     | CLKBUF1 | 0.202 | 0.270 |   0.693 |   -0.856 | 
     | FECTS_clks_clk___L4_I21              | A ^ -> Y ^                     | CLKBUF1 | 0.197 | 0.267 |   0.960 |   -0.589 | 
     | FECTS_clks_clk___L5_I112             | A ^ -> Y ^                     | CLKBUF1 | 0.166 | 0.263 |   1.223 |   -0.327 | 
     | \axi_slave/wchaddr_fifo/r_ptr_reg[2] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.277 |   1.499 |   -0.050 | 
     |                                      | \memif_swchaddr.f0_raddr [2] ^ |         | 0.048 | 0.000 |   1.499 |   -0.050 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_raddr [5]           (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/r_ptr_reg[5] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.500
  Slack Time                    1.550
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.550 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.368 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.162 | 0.238 |   0.421 |   -1.129 | 
     | FECTS_clks_clk___L3_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.195 | 0.252 |   0.673 |   -0.877 | 
     | FECTS_clks_clk___L4_I4             | A ^ -> Y ^                    | CLKBUF1 | 0.173 | 0.273 |   0.946 |   -0.604 | 
     | FECTS_clks_clk___L5_I20            | A ^ -> Y ^                    | CLKBUF1 | 0.153 | 0.239 |   1.185 |   -0.365 | 
     | axi_master/\pkt2_fifo/r_ptr_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.113 | 0.315 |   1.500 |   -0.050 | 
     |                                    | \memif_pdfifo2.f0_raddr [5] ^ |         | 0.113 | 0.000 |   1.500 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_waddr [3]               (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pktctrl0_fifo/w_ptr_reg[3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.501
  Slack Time                    1.551
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.551 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.369 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.128 | 
     | FECTS_clks_clk___L3_I5                 | A ^ -> Y ^                    | CLKBUF1 | 0.199 | 0.252 |   0.675 |   -0.876 | 
     | FECTS_clks_clk___L4_I26                | A ^ -> Y ^                    | CLKBUF1 | 0.161 | 0.270 |   0.945 |   -0.606 | 
     | FECTS_clks_clk___L5_I137               | A ^ -> Y ^                    | CLKBUF1 | 0.168 | 0.246 |   1.191 |   -0.360 | 
     | axi_master/\pktctrl0_fifo/w_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.102 | 0.310 |   1.501 |   -0.050 | 
     |                                        | \memif_pcfifo0.f0_waddr [3] ^ |         | 0.102 | 0.000 |   1.501 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_waddr [0]            (^) checked with  leading 
edge of 'clk'
Beginpoint: \axi_slave/wchaddr_fifo/w_ptr_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.501
  Slack Time                    1.551
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.551 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.369 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^                     | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.128 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^                     | CLKBUF1 | 0.199 | 0.252 |   0.675 |   -0.876 | 
     | FECTS_clks_clk___L4_I29              | A ^ -> Y ^                     | CLKBUF1 | 0.178 | 0.267 |   0.943 |   -0.608 | 
     | FECTS_clks_clk___L5_I152             | A ^ -> Y ^                     | CLKBUF1 | 0.164 | 0.252 |   1.195 |   -0.356 | 
     | \axi_slave/wchaddr_fifo/w_ptr_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.093 | 0.306 |   1.501 |   -0.050 | 
     |                                      | \memif_swchaddr.f0_waddr [0] ^ |         | 0.093 | 0.000 |   1.501 |   -0.050 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_waddr [3]           (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pkt0_fifo/w_ptr_reg[3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.502
  Slack Time                    1.552
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.552 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.370 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^                    | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.129 | 
     | FECTS_clks_clk___L3_I5             | A ^ -> Y ^                    | CLKBUF1 | 0.199 | 0.252 |   0.675 |   -0.876 | 
     | FECTS_clks_clk___L4_I26            | A ^ -> Y ^                    | CLKBUF1 | 0.161 | 0.270 |   0.945 |   -0.607 | 
     | FECTS_clks_clk___L5_I137           | A ^ -> Y ^                    | CLKBUF1 | 0.168 | 0.246 |   1.191 |   -0.361 | 
     | axi_master/\pkt0_fifo/w_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.100 | 0.310 |   1.501 |   -0.050 | 
     |                                    | \memif_pdfifo0.f0_waddr [3] ^ |         | 0.100 | 0.000 |   1.502 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_waddr [3]               (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pktctrl1_fifo/w_ptr_reg[3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.502
  Slack Time                    1.552
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.552 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.370 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.129 | 
     | FECTS_clks_clk___L3_I5                 | A ^ -> Y ^                    | CLKBUF1 | 0.199 | 0.252 |   0.676 |   -0.877 | 
     | FECTS_clks_clk___L4_I26                | A ^ -> Y ^                    | CLKBUF1 | 0.161 | 0.270 |   0.945 |   -0.607 | 
     | FECTS_clks_clk___L5_I139               | A ^ -> Y ^                    | CLKBUF1 | 0.157 | 0.242 |   1.187 |   -0.365 | 
     | axi_master/\pktctrl1_fifo/w_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.106 | 0.314 |   1.502 |   -0.051 | 
     |                                        | \memif_pcfifo1.f0_waddr [3] ^ |         | 0.106 | 0.001 |   1.502 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_raddr [5]               (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pktctrl2_fifo/r_ptr_reg[5] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.502
  Slack Time                    1.552
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.552 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.370 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.129 | 
     | FECTS_clks_clk___L3_I5                 | A ^ -> Y ^                    | CLKBUF1 | 0.199 | 0.252 |   0.675 |   -0.877 | 
     | FECTS_clks_clk___L4_I26                | A ^ -> Y ^                    | CLKBUF1 | 0.161 | 0.270 |   0.945 |   -0.607 | 
     | FECTS_clks_clk___L5_I139               | A ^ -> Y ^                    | CLKBUF1 | 0.157 | 0.242 |   1.187 |   -0.365 | 
     | axi_master/\pktctrl2_fifo/r_ptr_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.108 | 0.315 |   1.502 |   -0.050 | 
     |                                        | \memif_pcfifo2.f0_raddr [5] ^ |         | 0.108 | 0.000 |   1.502 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_waddr [3]           (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/w_ptr_reg[3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.502
  Slack Time                    1.552
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.552 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.370 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.162 | 0.238 |   0.420 |   -1.132 | 
     | FECTS_clks_clk___L3_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.195 | 0.252 |   0.673 |   -0.879 | 
     | FECTS_clks_clk___L4_I4             | A ^ -> Y ^                    | CLKBUF1 | 0.173 | 0.273 |   0.946 |   -0.606 | 
     | FECTS_clks_clk___L5_I21            | A ^ -> Y ^                    | CLKBUF1 | 0.168 | 0.237 |   1.183 |   -0.369 | 
     | axi_master/\pkt2_fifo/w_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.108 | 0.318 |   1.502 |   -0.051 | 
     |                                    | \memif_pdfifo2.f0_waddr [3] ^ |         | 0.108 | 0.001 |   1.502 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_raddr [0]               (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pktctrl2_fifo/r_ptr_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.502
  Slack Time                    1.552
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.552 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.370 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.129 | 
     | FECTS_clks_clk___L3_I5                 | A ^ -> Y ^                    | CLKBUF1 | 0.199 | 0.252 |   0.676 |   -0.877 | 
     | FECTS_clks_clk___L4_I26                | A ^ -> Y ^                    | CLKBUF1 | 0.161 | 0.270 |   0.945 |   -0.607 | 
     | FECTS_clks_clk___L5_I139               | A ^ -> Y ^                    | CLKBUF1 | 0.157 | 0.242 |   1.187 |   -0.365 | 
     | axi_master/\pktctrl2_fifo/r_ptr_reg[0] | CLK ^ -> Q ^                  | DFFSR   | 0.112 | 0.315 |   1.502 |   -0.051 | 
     |                                        | \memif_pcfifo2.f0_raddr [0] ^ |         | 0.112 | 0.001 |   1.502 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_waddr [5]               (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pktctrl1_fifo/w_ptr_reg[5] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.504
  Slack Time                    1.554
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.554 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.371 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.131 | 
     | FECTS_clks_clk___L3_I5                 | A ^ -> Y ^                    | CLKBUF1 | 0.199 | 0.252 |   0.676 |   -0.878 | 
     | FECTS_clks_clk___L4_I26                | A ^ -> Y ^                    | CLKBUF1 | 0.161 | 0.270 |   0.945 |   -0.609 | 
     | FECTS_clks_clk___L5_I139               | A ^ -> Y ^                    | CLKBUF1 | 0.157 | 0.242 |   1.187 |   -0.367 | 
     | axi_master/\pktctrl1_fifo/w_ptr_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.108 | 0.316 |   1.503 |   -0.050 | 
     |                                        | \memif_pcfifo1.f0_waddr [5] ^ |         | 0.108 | 0.000 |   1.504 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_waddr [5]           (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/w_ptr_reg[5] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.504
  Slack Time                    1.554
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.554 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.372 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.162 | 0.238 |   0.420 |   -1.133 | 
     | FECTS_clks_clk___L3_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.195 | 0.252 |   0.673 |   -0.881 | 
     | FECTS_clks_clk___L4_I4             | A ^ -> Y ^                    | CLKBUF1 | 0.173 | 0.273 |   0.946 |   -0.608 | 
     | FECTS_clks_clk___L5_I21            | A ^ -> Y ^                    | CLKBUF1 | 0.168 | 0.237 |   1.183 |   -0.371 | 
     | axi_master/\pkt2_fifo/w_ptr_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.113 | 0.320 |   1.503 |   -0.050 | 
     |                                    | \memif_pdfifo2.f0_waddr [5] ^ |         | 0.113 | 0.000 |   1.504 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [5]       (^) checked with  leading edge of 
'clk'
Beginpoint: \tx_crc/crcpkt2 /\crc_reg[5] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.505
  Slack Time                    1.555
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |           Instance           |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                              |                             |         |       |       |  Time   |   Time   | 
     |------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                              | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.555 | 
     | FECTS_clks_clk___L1_I0       | A ^ -> Y ^                  | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.372 | 
     | FECTS_clks_clk___L2_I0       | A ^ -> Y ^                  | CLKBUF1 | 0.162 | 0.238 |   0.420 |   -1.134 | 
     | FECTS_clks_clk___L3_I3       | A ^ -> Y ^                  | CLKBUF1 | 0.199 | 0.271 |   0.692 |   -0.863 | 
     | FECTS_clks_clk___L4_I16      | A ^ -> Y ^                  | CLKBUF1 | 0.184 | 0.273 |   0.964 |   -0.590 | 
     | FECTS_clks_clk___L5_I85      | A ^ -> Y ^                  | CLKBUF1 | 0.154 | 0.242 |   1.206 |   -0.349 | 
     | \tx_crc/crcpkt2 /\crc_reg[5] | CLK ^ -> Q ^                | DFFSR   | 0.093 | 0.298 |   1.504 |   -0.051 | 
     |                              | \memif_crcf2.f0_wdata [5] ^ |         | 0.093 | 0.001 |   1.505 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_waddr [1]               (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pktctrl0_fifo/w_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.505
  Slack Time                    1.555
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.555 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.372 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.132 | 
     | FECTS_clks_clk___L3_I5                 | A ^ -> Y ^                    | CLKBUF1 | 0.199 | 0.252 |   0.676 |   -0.879 | 
     | FECTS_clks_clk___L4_I26                | A ^ -> Y ^                    | CLKBUF1 | 0.161 | 0.270 |   0.945 |   -0.609 | 
     | FECTS_clks_clk___L5_I137               | A ^ -> Y ^                    | CLKBUF1 | 0.168 | 0.246 |   1.191 |   -0.364 | 
     | axi_master/\pktctrl0_fifo/w_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.107 | 0.313 |   1.504 |   -0.051 | 
     |                                        | \memif_pcfifo0.f0_waddr [1] ^ |         | 0.107 | 0.001 |   1.505 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_waddr [1]               (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pktctrl2_fifo/w_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.505
  Slack Time                    1.555
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.555 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.373 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.132 | 
     | FECTS_clks_clk___L3_I5                 | A ^ -> Y ^                    | CLKBUF1 | 0.199 | 0.252 |   0.675 |   -0.879 | 
     | FECTS_clks_clk___L4_I26                | A ^ -> Y ^                    | CLKBUF1 | 0.161 | 0.270 |   0.945 |   -0.610 | 
     | FECTS_clks_clk___L5_I140               | A ^ -> Y ^                    | CLKBUF1 | 0.156 | 0.242 |   1.188 |   -0.367 | 
     | axi_master/\pktctrl2_fifo/w_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.118 | 0.316 |   1.504 |   -0.051 | 
     |                                        | \memif_pcfifo2.f0_waddr [1] ^ |         | 0.118 | 0.001 |   1.505 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_waddr [1]               (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pktctrl1_fifo/w_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.505
  Slack Time                    1.555
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.555 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.373 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.132 | 
     | FECTS_clks_clk___L3_I5                 | A ^ -> Y ^                    | CLKBUF1 | 0.199 | 0.252 |   0.675 |   -0.880 | 
     | FECTS_clks_clk___L4_I26                | A ^ -> Y ^                    | CLKBUF1 | 0.161 | 0.270 |   0.945 |   -0.610 | 
     | FECTS_clks_clk___L5_I139               | A ^ -> Y ^                    | CLKBUF1 | 0.157 | 0.242 |   1.187 |   -0.368 | 
     | axi_master/\pktctrl1_fifo/w_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.111 | 0.318 |   1.505 |   -0.050 | 
     |                                        | \memif_pcfifo1.f0_waddr [1] ^ |         | 0.111 | 0.000 |   1.505 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_raddr [1]               (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pktctrl1_fifo/r_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.505
  Slack Time                    1.555
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.555 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.373 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.132 | 
     | FECTS_clks_clk___L3_I5                 | A ^ -> Y ^                    | CLKBUF1 | 0.199 | 0.252 |   0.676 |   -0.880 | 
     | FECTS_clks_clk___L4_I26                | A ^ -> Y ^                    | CLKBUF1 | 0.161 | 0.270 |   0.945 |   -0.610 | 
     | FECTS_clks_clk___L5_I139               | A ^ -> Y ^                    | CLKBUF1 | 0.157 | 0.242 |   1.187 |   -0.368 | 
     | axi_master/\pktctrl1_fifo/r_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.109 | 0.317 |   1.504 |   -0.051 | 
     |                                        | \memif_pcfifo1.f0_raddr [1] ^ |         | 0.109 | 0.001 |   1.505 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_raddr [5]           (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pkt0_fifo/r_ptr_reg[5] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.505
  Slack Time                    1.555
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.555 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.373 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^                    | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.132 | 
     | FECTS_clks_clk___L3_I5             | A ^ -> Y ^                    | CLKBUF1 | 0.199 | 0.252 |   0.676 |   -0.880 | 
     | FECTS_clks_clk___L4_I29            | A ^ -> Y ^                    | CLKBUF1 | 0.178 | 0.267 |   0.943 |   -0.612 | 
     | FECTS_clks_clk___L5_I152           | A ^ -> Y ^                    | CLKBUF1 | 0.164 | 0.252 |   1.195 |   -0.360 | 
     | axi_master/\pkt0_fifo/r_ptr_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.105 | 0.310 |   1.505 |   -0.050 | 
     |                                    | \memif_pdfifo0.f0_raddr [5] ^ |         | 0.105 | 0.000 |   1.505 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   \memif_crcf0.f0_raddr [0]        (v) checked with  leading edge of 
'clk'
Beginpoint: \tx_crc/crcfifo0/r_ptr_reg[0] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.505
  Slack Time                    1.555
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |           Instance            |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                             |         |       |       |  Time   |   Time   | 
     |-------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                               | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.555 | 
     | FECTS_clks_clk___L1_I0        | A ^ -> Y ^                  | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.373 | 
     | FECTS_clks_clk___L2_I1        | A ^ -> Y ^                  | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.132 | 
     | FECTS_clks_clk___L3_I6        | A ^ -> Y ^                  | CLKBUF1 | 0.217 | 0.279 |   0.702 |   -0.853 | 
     | FECTS_clks_clk___L4_I30       | A ^ -> Y ^                  | CLKBUF1 | 0.118 | 0.215 |   0.917 |   -0.638 | 
     | FECTS_clks_clk___L5_I157      | A ^ -> Y ^                  | CLKBUF1 | 0.150 | 0.231 |   1.148 |   -0.407 | 
     | \tx_crc/crcfifo0/r_ptr_reg[0] | CLK ^ -> Q v                | DFFSR   | 0.141 | 0.355 |   1.503 |   -0.052 | 
     |                               | \memif_crcf0.f0_raddr [0] v |         | 0.141 | 0.002 |   1.505 |   -0.050 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_waddr [5]               (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pktctrl0_fifo/w_ptr_reg[5] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.505
  Slack Time                    1.555
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.556 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.373 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.132 | 
     | FECTS_clks_clk___L3_I5                 | A ^ -> Y ^                    | CLKBUF1 | 0.199 | 0.252 |   0.675 |   -0.880 | 
     | FECTS_clks_clk___L4_I26                | A ^ -> Y ^                    | CLKBUF1 | 0.161 | 0.270 |   0.945 |   -0.610 | 
     | FECTS_clks_clk___L5_I137               | A ^ -> Y ^                    | CLKBUF1 | 0.168 | 0.246 |   1.191 |   -0.364 | 
     | axi_master/\pktctrl0_fifo/w_ptr_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.107 | 0.314 |   1.505 |   -0.050 | 
     |                                        | \memif_pcfifo0.f0_waddr [5] ^ |         | 0.107 | 0.000 |   1.505 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_raddr [1]               (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pktctrl0_fifo/r_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.506
  Slack Time                    1.556
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.556 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.374 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.133 | 
     | FECTS_clks_clk___L3_I5                 | A ^ -> Y ^                    | CLKBUF1 | 0.199 | 0.252 |   0.676 |   -0.881 | 
     | FECTS_clks_clk___L4_I26                | A ^ -> Y ^                    | CLKBUF1 | 0.161 | 0.270 |   0.945 |   -0.611 | 
     | FECTS_clks_clk___L5_I137               | A ^ -> Y ^                    | CLKBUF1 | 0.168 | 0.246 |   1.191 |   -0.365 | 
     | axi_master/\pktctrl0_fifo/r_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.106 | 0.315 |   1.506 |   -0.051 | 
     |                                        | \memif_pcfifo0.f0_raddr [1] ^ |         | 0.106 | 0.001 |   1.506 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_waddr [1]           (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/w_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.507
  Slack Time                    1.556
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.557 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.374 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.162 | 0.238 |   0.421 |   -1.136 | 
     | FECTS_clks_clk___L3_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.195 | 0.252 |   0.673 |   -0.884 | 
     | FECTS_clks_clk___L4_I4             | A ^ -> Y ^                    | CLKBUF1 | 0.173 | 0.273 |   0.946 |   -0.610 | 
     | FECTS_clks_clk___L5_I20            | A ^ -> Y ^                    | CLKBUF1 | 0.153 | 0.239 |   1.185 |   -0.372 | 
     | axi_master/\pkt2_fifo/w_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.124 | 0.320 |   1.505 |   -0.051 | 
     |                                    | \memif_pdfifo2.f0_waddr [1] ^ |         | 0.124 | 0.001 |   1.507 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_waddr [1]        (v) checked with  leading edge of 
'clk'
Beginpoint: \tx_crc/crcfifo1/w_ptr_reg[1] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.507
  Slack Time                    1.557
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |           Instance            |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                             |         |       |       |  Time   |   Time   | 
     |-------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                               | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.557 | 
     | FECTS_clks_clk___L1_I0        | A ^ -> Y ^                  | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.375 | 
     | FECTS_clks_clk___L2_I1        | A ^ -> Y ^                  | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.134 | 
     | FECTS_clks_clk___L3_I6        | A ^ -> Y ^                  | CLKBUF1 | 0.217 | 0.279 |   0.702 |   -0.855 | 
     | FECTS_clks_clk___L4_I30       | A ^ -> Y ^                  | CLKBUF1 | 0.118 | 0.215 |   0.917 |   -0.640 | 
     | FECTS_clks_clk___L5_I156      | A ^ -> Y ^                  | CLKBUF1 | 0.161 | 0.239 |   1.156 |   -0.401 | 
     | \tx_crc/crcfifo1/w_ptr_reg[1] | CLK ^ -> Q v                | DFFSR   | 0.128 | 0.348 |   1.504 |   -0.053 | 
     |                               | \memif_crcf1.f0_waddr [1] v |         | 0.128 | 0.003 |   1.507 |   -0.050 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [22]       (^) checked with  leading edge of 
'clk'
Beginpoint: \tx_crc/crcpkt0 /\crc_reg[22] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.507
  Slack Time                    1.557
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------+ 
     |           Instance            |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                              |         |       |       |  Time   |   Time   | 
     |-------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                               | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.557 | 
     | FECTS_clks_clk___L1_I0        | A ^ -> Y ^                   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.375 | 
     | FECTS_clks_clk___L2_I1        | A ^ -> Y ^                   | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.134 | 
     | FECTS_clks_clk___L3_I4        | A ^ -> Y ^                   | CLKBUF1 | 0.202 | 0.270 |   0.693 |   -0.864 | 
     | FECTS_clks_clk___L4_I21       | A ^ -> Y ^                   | CLKBUF1 | 0.197 | 0.267 |   0.960 |   -0.597 | 
     | FECTS_clks_clk___L5_I112      | A ^ -> Y ^                   | CLKBUF1 | 0.166 | 0.263 |   1.223 |   -0.335 | 
     | \tx_crc/crcpkt0 /\crc_reg[22] | CLK ^ -> Q ^                 | DFFSR   | 0.061 | 0.285 |   1.507 |   -0.050 | 
     |                               | \memif_crcf0.f0_wdata [22] ^ |         | 0.061 | 0.000 |   1.507 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_raddr [3]        (^) checked with  leading edge of 
'clk'
Beginpoint: \tx_crc/crcfifo1/r_ptr_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.509
  Slack Time                    1.559
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |           Instance            |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                             |         |       |       |  Time   |   Time   | 
     |-------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                               | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.559 | 
     | FECTS_clks_clk___L1_I0        | A ^ -> Y ^                  | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.376 | 
     | FECTS_clks_clk___L2_I1        | A ^ -> Y ^                  | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.135 | 
     | FECTS_clks_clk___L3_I4        | A ^ -> Y ^                  | CLKBUF1 | 0.202 | 0.270 |   0.693 |   -0.865 | 
     | FECTS_clks_clk___L4_I22       | A ^ -> Y ^                  | CLKBUF1 | 0.190 | 0.244 |   0.937 |   -0.621 | 
     | FECTS_clks_clk___L5_I118      | A ^ -> Y ^                  | CLKBUF1 | 0.154 | 0.242 |   1.179 |   -0.379 | 
     | \tx_crc/crcfifo1/r_ptr_reg[3] | CLK ^ -> Q ^                | DFFSR   | 0.133 | 0.329 |   1.508 |   -0.051 | 
     |                               | \memif_crcf1.f0_raddr [3] ^ |         | 0.133 | 0.001 |   1.509 |   -0.050 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_raddr [3]           (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/r_ptr_reg[3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.509
  Slack Time                    1.559
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.559 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.376 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^                    | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.136 | 
     | FECTS_clks_clk___L3_I5             | A ^ -> Y ^                    | CLKBUF1 | 0.199 | 0.252 |   0.675 |   -0.883 | 
     | FECTS_clks_clk___L4_I29            | A ^ -> Y ^                    | CLKBUF1 | 0.178 | 0.267 |   0.943 |   -0.616 | 
     | FECTS_clks_clk___L5_I151           | A ^ -> Y ^                    | CLKBUF1 | 0.184 | 0.252 |   1.195 |   -0.364 | 
     | axi_master/\pkt1_fifo/r_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.094 | 0.314 |   1.509 |   -0.050 | 
     |                                    | \memif_pdfifo1.f0_raddr [3] ^ |         | 0.094 | 0.000 |   1.509 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_raddr [5]               (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pktctrl1_fifo/r_ptr_reg[5] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.509
  Slack Time                    1.559
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.559 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.377 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.136 | 
     | FECTS_clks_clk___L3_I5                 | A ^ -> Y ^                    | CLKBUF1 | 0.199 | 0.252 |   0.675 |   -0.883 | 
     | FECTS_clks_clk___L4_I26                | A ^ -> Y ^                    | CLKBUF1 | 0.161 | 0.270 |   0.945 |   -0.614 | 
     | FECTS_clks_clk___L5_I137               | A ^ -> Y ^                    | CLKBUF1 | 0.168 | 0.246 |   1.191 |   -0.368 | 
     | axi_master/\pktctrl1_fifo/r_ptr_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.113 | 0.317 |   1.508 |   -0.050 | 
     |                                        | \memif_pcfifo1.f0_raddr [5] ^ |         | 0.113 | 0.000 |   1.509 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_raddr [5]           (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/r_ptr_reg[5] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.510
  Slack Time                    1.560
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.560 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.377 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^                    | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.137 | 
     | FECTS_clks_clk___L3_I5             | A ^ -> Y ^                    | CLKBUF1 | 0.199 | 0.252 |   0.676 |   -0.884 | 
     | FECTS_clks_clk___L4_I29            | A ^ -> Y ^                    | CLKBUF1 | 0.178 | 0.267 |   0.943 |   -0.617 | 
     | FECTS_clks_clk___L5_I152           | A ^ -> Y ^                    | CLKBUF1 | 0.164 | 0.252 |   1.195 |   -0.365 | 
     | axi_master/\pkt1_fifo/r_ptr_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.110 | 0.314 |   1.509 |   -0.050 | 
     |                                    | \memif_pdfifo1.f0_raddr [5] ^ |         | 0.110 | 0.000 |   1.510 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   \memif_crcf0.f0_raddr [1]        (v) checked with  leading edge of 
'clk'
Beginpoint: \tx_crc/crcfifo0/r_ptr_reg[1] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.510
  Slack Time                    1.560
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |           Instance            |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                             |         |       |       |  Time   |   Time   | 
     |-------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                               | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.560 | 
     | FECTS_clks_clk___L1_I0        | A ^ -> Y ^                  | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.377 | 
     | FECTS_clks_clk___L2_I1        | A ^ -> Y ^                  | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.137 | 
     | FECTS_clks_clk___L3_I6        | A ^ -> Y ^                  | CLKBUF1 | 0.217 | 0.279 |   0.702 |   -0.858 | 
     | FECTS_clks_clk___L4_I30       | A ^ -> Y ^                  | CLKBUF1 | 0.118 | 0.215 |   0.917 |   -0.643 | 
     | FECTS_clks_clk___L5_I156      | A ^ -> Y ^                  | CLKBUF1 | 0.161 | 0.239 |   1.156 |   -0.404 | 
     | \tx_crc/crcfifo0/r_ptr_reg[1] | CLK ^ -> Q v                | DFFSR   | 0.133 | 0.351 |   1.507 |   -0.053 | 
     |                               | \memif_crcf0.f0_raddr [1] v |         | 0.133 | 0.003 |   1.510 |   -0.050 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_waddr [0]           (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/w_ptr_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.510
  Slack Time                    1.560
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.560 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.378 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^                    | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.137 | 
     | FECTS_clks_clk___L3_I5             | A ^ -> Y ^                    | CLKBUF1 | 0.199 | 0.252 |   0.676 |   -0.885 | 
     | FECTS_clks_clk___L4_I26            | A ^ -> Y ^                    | CLKBUF1 | 0.161 | 0.270 |   0.945 |   -0.615 | 
     | FECTS_clks_clk___L5_I137           | A ^ -> Y ^                    | CLKBUF1 | 0.168 | 0.246 |   1.191 |   -0.369 | 
     | axi_master/\pkt1_fifo/w_ptr_reg[0] | CLK ^ -> Q ^                  | DFFSR   | 0.111 | 0.318 |   1.509 |   -0.051 | 
     |                                    | \memif_pdfifo1.f0_waddr [0] ^ |         | 0.111 | 0.001 |   1.510 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_waddr [3]           (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/w_ptr_reg[3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.511
  Slack Time                    1.561
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.561 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.378 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^                    | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.138 | 
     | FECTS_clks_clk___L3_I5             | A ^ -> Y ^                    | CLKBUF1 | 0.199 | 0.252 |   0.676 |   -0.885 | 
     | FECTS_clks_clk___L4_I29            | A ^ -> Y ^                    | CLKBUF1 | 0.178 | 0.267 |   0.943 |   -0.618 | 
     | FECTS_clks_clk___L5_I151           | A ^ -> Y ^                    | CLKBUF1 | 0.184 | 0.252 |   1.195 |   -0.366 | 
     | axi_master/\pkt1_fifo/w_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.096 | 0.316 |   1.511 |   -0.050 | 
     |                                    | \memif_pdfifo1.f0_waddr [3] ^ |         | 0.096 | 0.000 |   1.511 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [1]                                (^) checked with 
leading edge of 'clk'
Beginpoint: axi_master/\link_addr_0_fifo/data_mem_reg[0][1] /Q (^) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.511
  Slack Time                    1.561
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                       |          |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^          |          | 0.000 |       |   0.000 |   -1.561 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^            | CLKBUF1  | 0.123 | 0.182 |   0.182 |   -1.379 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^            | CLKBUF1  | 0.162 | 0.238 |   0.420 |   -1.141 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^            | CLKBUF1  | 0.195 | 0.252 |   0.673 |   -0.888 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^            | CLKBUF1  | 0.178 | 0.263 |   0.936 |   -0.625 | 
     | FECTS_clks_clk___L5_I8                          | A ^ -> Y ^            | CLKBUF1  | 0.161 | 0.250 |   1.185 |   -0.376 | 
     | axi_master/\link_addr_0_fifo/data_mem_reg[0][1] | CLK ^ -> Q ^          | DFFPOSX1 | 0.069 | 0.145 |   1.330 |   -0.231 | 
     | axi_master/U1184                                | C ^ -> Y v            | AOI22X1  | 0.057 | 0.062 |   1.392 |   -0.169 | 
     | axi_master/U1189                                | A v -> Y ^            | NAND2X1  | 0.116 | 0.117 |   1.509 |   -0.052 | 
     |                                                 | \m_r_ach.ARADDR [1] ^ |          | 0.116 | 0.002 |   1.511 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_raddr [2]        (^) checked with  leading edge of 
'clk'
Beginpoint: \tx_crc/crcfifo1/r_ptr_reg[2] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.511
  Slack Time                    1.561
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |           Instance            |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                             |         |       |       |  Time   |   Time   | 
     |-------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                               | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.561 | 
     | FECTS_clks_clk___L1_I0        | A ^ -> Y ^                  | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.379 | 
     | FECTS_clks_clk___L2_I1        | A ^ -> Y ^                  | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.138 | 
     | FECTS_clks_clk___L3_I4        | A ^ -> Y ^                  | CLKBUF1 | 0.202 | 0.270 |   0.693 |   -0.868 | 
     | FECTS_clks_clk___L4_I22       | A ^ -> Y ^                  | CLKBUF1 | 0.190 | 0.244 |   0.937 |   -0.624 | 
     | FECTS_clks_clk___L5_I118      | A ^ -> Y ^                  | CLKBUF1 | 0.154 | 0.242 |   1.179 |   -0.382 | 
     | \tx_crc/crcfifo1/r_ptr_reg[2] | CLK ^ -> Q ^                | DFFSR   | 0.135 | 0.331 |   1.511 |   -0.051 | 
     |                               | \memif_crcf1.f0_raddr [2] ^ |         | 0.135 | 0.001 |   1.511 |   -0.050 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_raddr [1]           (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/r_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.512
  Slack Time                    1.562
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.562 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.380 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^                    | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.139 | 
     | FECTS_clks_clk___L3_I5             | A ^ -> Y ^                    | CLKBUF1 | 0.199 | 0.252 |   0.675 |   -0.887 | 
     | FECTS_clks_clk___L4_I29            | A ^ -> Y ^                    | CLKBUF1 | 0.178 | 0.267 |   0.943 |   -0.620 | 
     | FECTS_clks_clk___L5_I151           | A ^ -> Y ^                    | CLKBUF1 | 0.184 | 0.252 |   1.195 |   -0.368 | 
     | axi_master/\pkt1_fifo/r_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.099 | 0.318 |   1.512 |   -0.050 | 
     |                                    | \memif_pdfifo1.f0_raddr [1] ^ |         | 0.099 | 0.000 |   1.512 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_waddr [1]           (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pkt0_fifo/w_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.513
  Slack Time                    1.563
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.564 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.381 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^                    | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.140 | 
     | FECTS_clks_clk___L3_I5             | A ^ -> Y ^                    | CLKBUF1 | 0.199 | 0.252 |   0.675 |   -0.888 | 
     | FECTS_clks_clk___L4_I26            | A ^ -> Y ^                    | CLKBUF1 | 0.161 | 0.270 |   0.945 |   -0.618 | 
     | FECTS_clks_clk___L5_I137           | A ^ -> Y ^                    | CLKBUF1 | 0.168 | 0.246 |   1.191 |   -0.373 | 
     | axi_master/\pkt0_fifo/w_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.115 | 0.321 |   1.512 |   -0.051 | 
     |                                    | \memif_pdfifo0.f0_waddr [1] ^ |         | 0.115 | 0.001 |   1.513 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_raddr [5]               (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pktctrl0_fifo/r_ptr_reg[5] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.515
  Slack Time                    1.565
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.565 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -1.383 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -1.142 | 
     | FECTS_clks_clk___L3_I5                 | A ^ -> Y ^                    | CLKBUF1 | 0.199 | 0.252 |   0.676 |   -0.889 | 
     | FECTS_clks_clk___L4_I29                | A ^ -> Y ^                    | CLKBUF1 | 0.178 | 0.267 |   0.943 |   -0.622 | 
     | FECTS_clks_clk___L5_I151               | A ^ -> Y ^                    | CLKBUF1 | 0.184 | 0.252 |   1.195 |   -0.370 | 
     | axi_master/\pktctrl0_fifo/r_ptr_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.101 | 0.320 |   1.515 |   -0.050 | 
     |                                        | \memif_pcfifo0.f0_raddr [5] ^ |         | 0.101 | 0.000 |   1.515 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 

