{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1642070405173 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1642070405173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 13 18:40:05 2022 " "Processing started: Thu Jan 13 18:40:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1642070405173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1642070405173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off slot_machine_four_digit -c slot_machine_four_digit " "Command: quartus_map --read_settings_files=on --write_settings_files=off slot_machine_four_digit -c slot_machine_four_digit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1642070405173 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1642070405586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_decoder-decoder " "Found design unit 1: seven_seg_decoder-decoder" {  } { { "seven_seg_decoder.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/seven_seg_decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642070406075 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/seven_seg_decoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642070406075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642070406075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dynamic_clk_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dynamic_clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dynamic_clk_divider-divider " "Found design unit 1: dynamic_clk_divider-divider" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642070406079 ""} { "Info" "ISGN_ENTITY_NAME" "1 dynamic_clk_divider " "Found entity 1: dynamic_clk_divider" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642070406079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642070406079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slot_machine_four_digit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slot_machine_four_digit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slot_machine_four_digit-machine " "Found design unit 1: slot_machine_four_digit-machine" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642070406082 ""} { "Info" "ISGN_ENTITY_NAME" "1 slot_machine_four_digit " "Found entity 1: slot_machine_four_digit" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642070406082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642070406082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_up_down_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generic_up_down_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_up_down_counter-counter " "Found design unit 1: generic_up_down_counter-counter" {  } { { "generic_up_down_counter.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/generic_up_down_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642070406086 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_up_down_counter " "Found entity 1: generic_up_down_counter" {  } { { "generic_up_down_counter.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/generic_up_down_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642070406086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642070406086 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slot_machine_four_digit " "Elaborating entity \"slot_machine_four_digit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1642070406121 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX3 slot_machine_four_digit.vhd(161) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(161): signal \"counter_HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406126 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX2 slot_machine_four_digit.vhd(161) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(161): signal \"counter_HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406127 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX1 slot_machine_four_digit.vhd(161) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(161): signal \"counter_HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406127 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX0 slot_machine_four_digit.vhd(161) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(161): signal \"counter_HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406127 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1Hz slot_machine_four_digit.vhd(162) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(162): signal \"clk_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406127 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX3 slot_machine_four_digit.vhd(163) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(163): signal \"counter_HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406128 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX2 slot_machine_four_digit.vhd(163) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(163): signal \"counter_HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406128 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX1 slot_machine_four_digit.vhd(163) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(163): signal \"counter_HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406128 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1Hz slot_machine_four_digit.vhd(164) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(164): signal \"clk_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406128 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX3 slot_machine_four_digit.vhd(165) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(165): signal \"counter_HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406128 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX2 slot_machine_four_digit.vhd(165) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(165): signal \"counter_HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406128 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX0 slot_machine_four_digit.vhd(165) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(165): signal \"counter_HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406129 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1Hz slot_machine_four_digit.vhd(166) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(166): signal \"clk_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406129 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX3 slot_machine_four_digit.vhd(167) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(167): signal \"counter_HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406129 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX1 slot_machine_four_digit.vhd(167) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(167): signal \"counter_HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406129 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX0 slot_machine_four_digit.vhd(167) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(167): signal \"counter_HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406129 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1Hz slot_machine_four_digit.vhd(168) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(168): signal \"clk_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406129 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX2 slot_machine_four_digit.vhd(169) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(169): signal \"counter_HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406130 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX1 slot_machine_four_digit.vhd(169) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(169): signal \"counter_HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406130 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX0 slot_machine_four_digit.vhd(169) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(169): signal \"counter_HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406130 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1Hz slot_machine_four_digit.vhd(170) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(170): signal \"clk_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406130 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX3 slot_machine_four_digit.vhd(171) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(171): signal \"counter_HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406131 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX2 slot_machine_four_digit.vhd(171) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(171): signal \"counter_HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406131 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX1 slot_machine_four_digit.vhd(171) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(171): signal \"counter_HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406131 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX0 slot_machine_four_digit.vhd(171) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(171): signal \"counter_HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406131 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1Hz slot_machine_four_digit.vhd(172) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(172): signal \"clk_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406132 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX2 slot_machine_four_digit.vhd(173) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(173): signal \"counter_HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406132 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX1 slot_machine_four_digit.vhd(173) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(173): signal \"counter_HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406132 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX0 slot_machine_four_digit.vhd(173) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(173): signal \"counter_HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406132 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1Hz slot_machine_four_digit.vhd(174) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(174): signal \"clk_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406132 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX1 slot_machine_four_digit.vhd(175) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(175): signal \"counter_HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406132 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX0 slot_machine_four_digit.vhd(175) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(175): signal \"counter_HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406132 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1Hz slot_machine_four_digit.vhd(176) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(176): signal \"clk_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406132 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX3 slot_machine_four_digit.vhd(180) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(180): signal \"counter_HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406133 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX2 slot_machine_four_digit.vhd(180) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(180): signal \"counter_HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406133 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX1 slot_machine_four_digit.vhd(180) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(180): signal \"counter_HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406133 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX0 slot_machine_four_digit.vhd(180) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(180): signal \"counter_HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406133 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1Hz slot_machine_four_digit.vhd(181) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(181): signal \"clk_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406133 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX3 slot_machine_four_digit.vhd(182) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(182): signal \"counter_HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406133 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX2 slot_machine_four_digit.vhd(182) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(182): signal \"counter_HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406133 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX1 slot_machine_four_digit.vhd(182) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(182): signal \"counter_HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406133 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1Hz slot_machine_four_digit.vhd(183) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(183): signal \"clk_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406134 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX3 slot_machine_four_digit.vhd(184) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(184): signal \"counter_HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406134 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX2 slot_machine_four_digit.vhd(184) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(184): signal \"counter_HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406134 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX0 slot_machine_four_digit.vhd(184) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(184): signal \"counter_HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406134 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1Hz slot_machine_four_digit.vhd(185) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(185): signal \"clk_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406134 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX3 slot_machine_four_digit.vhd(186) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(186): signal \"counter_HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406134 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX1 slot_machine_four_digit.vhd(186) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(186): signal \"counter_HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406134 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX0 slot_machine_four_digit.vhd(186) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(186): signal \"counter_HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406134 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1Hz slot_machine_four_digit.vhd(187) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(187): signal \"clk_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406135 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX2 slot_machine_four_digit.vhd(188) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(188): signal \"counter_HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406135 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX1 slot_machine_four_digit.vhd(188) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(188): signal \"counter_HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406135 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX0 slot_machine_four_digit.vhd(188) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(188): signal \"counter_HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406135 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1Hz slot_machine_four_digit.vhd(189) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(189): signal \"clk_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406135 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX3 slot_machine_four_digit.vhd(190) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(190): signal \"counter_HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406135 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX2 slot_machine_four_digit.vhd(190) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(190): signal \"counter_HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406135 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX1 slot_machine_four_digit.vhd(190) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(190): signal \"counter_HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406135 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX0 slot_machine_four_digit.vhd(190) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(190): signal \"counter_HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406135 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1Hz slot_machine_four_digit.vhd(191) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(191): signal \"clk_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406136 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX2 slot_machine_four_digit.vhd(192) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(192): signal \"counter_HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406136 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX1 slot_machine_four_digit.vhd(192) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(192): signal \"counter_HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406136 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX0 slot_machine_four_digit.vhd(192) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(192): signal \"counter_HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406136 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1Hz slot_machine_four_digit.vhd(193) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(193): signal \"clk_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406136 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX1 slot_machine_four_digit.vhd(194) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(194): signal \"counter_HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406136 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX0 slot_machine_four_digit.vhd(194) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(194): signal \"counter_HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406136 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1Hz slot_machine_four_digit.vhd(195) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(195): signal \"clk_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070406136 "|slot_machine_four_digit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dynamic_clk_divider dynamic_clk_divider:system_clk_divider " "Elaborating entity \"dynamic_clk_divider\" for hierarchy \"dynamic_clk_divider:system_clk_divider\"" {  } { { "slot_machine_four_digit.vhd" "system_clk_divider" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642070406191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_up_down_counter generic_up_down_counter:counter3 " "Elaborating entity \"generic_up_down_counter\" for hierarchy \"generic_up_down_counter:counter3\"" {  } { { "slot_machine_four_digit.vhd" "counter3" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642070406195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:decoder3 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:decoder3\"" {  } { { "slot_machine_four_digit.vhd" "decoder3" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642070406202 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div0\|divided_clk " "Found clock multiplexer dynamic_clk_divider:div0\|divided_clk" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070406408 "|slot_machine_four_digit|dynamic_clk_divider:div0|divided_clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div0\|divided_clk~0 " "Found clock multiplexer dynamic_clk_divider:div0\|divided_clk~0" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070406408 "|slot_machine_four_digit|dynamic_clk_divider:div0|divided_clk~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div0\|divided_clk~1 " "Found clock multiplexer dynamic_clk_divider:div0\|divided_clk~1" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070406408 "|slot_machine_four_digit|dynamic_clk_divider:div0|divided_clk~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div0\|divided_clk~2 " "Found clock multiplexer dynamic_clk_divider:div0\|divided_clk~2" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070406408 "|slot_machine_four_digit|dynamic_clk_divider:div0|divided_clk~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div0\|divided_clk~3 " "Found clock multiplexer dynamic_clk_divider:div0\|divided_clk~3" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070406408 "|slot_machine_four_digit|dynamic_clk_divider:div0|divided_clk~3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div0\|divided_clk~4 " "Found clock multiplexer dynamic_clk_divider:div0\|divided_clk~4" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070406408 "|slot_machine_four_digit|dynamic_clk_divider:div0|divided_clk~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div0\|divided_clk~5 " "Found clock multiplexer dynamic_clk_divider:div0\|divided_clk~5" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070406408 "|slot_machine_four_digit|dynamic_clk_divider:div0|divided_clk~5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div0\|divided_clk~6 " "Found clock multiplexer dynamic_clk_divider:div0\|divided_clk~6" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070406408 "|slot_machine_four_digit|dynamic_clk_divider:div0|divided_clk~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div0\|divided_clk~7 " "Found clock multiplexer dynamic_clk_divider:div0\|divided_clk~7" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070406408 "|slot_machine_four_digit|dynamic_clk_divider:div0|divided_clk~7"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div0\|divided_clk~8 " "Found clock multiplexer dynamic_clk_divider:div0\|divided_clk~8" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070406408 "|slot_machine_four_digit|dynamic_clk_divider:div0|divided_clk~8"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div1\|divided_clk " "Found clock multiplexer dynamic_clk_divider:div1\|divided_clk" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070406408 "|slot_machine_four_digit|dynamic_clk_divider:div1|divided_clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div1\|divided_clk~0 " "Found clock multiplexer dynamic_clk_divider:div1\|divided_clk~0" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070406408 "|slot_machine_four_digit|dynamic_clk_divider:div1|divided_clk~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div1\|divided_clk~1 " "Found clock multiplexer dynamic_clk_divider:div1\|divided_clk~1" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070406408 "|slot_machine_four_digit|dynamic_clk_divider:div1|divided_clk~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div1\|divided_clk~2 " "Found clock multiplexer dynamic_clk_divider:div1\|divided_clk~2" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070406408 "|slot_machine_four_digit|dynamic_clk_divider:div1|divided_clk~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div1\|divided_clk~3 " "Found clock multiplexer dynamic_clk_divider:div1\|divided_clk~3" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070406408 "|slot_machine_four_digit|dynamic_clk_divider:div1|divided_clk~3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div1\|divided_clk~4 " "Found clock multiplexer dynamic_clk_divider:div1\|divided_clk~4" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070406408 "|slot_machine_four_digit|dynamic_clk_divider:div1|divided_clk~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div1\|divided_clk~5 " "Found clock multiplexer dynamic_clk_divider:div1\|divided_clk~5" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070406408 "|slot_machine_four_digit|dynamic_clk_divider:div1|divided_clk~5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div1\|divided_clk~6 " "Found clock multiplexer dynamic_clk_divider:div1\|divided_clk~6" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070406408 "|slot_machine_four_digit|dynamic_clk_divider:div1|divided_clk~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div1\|divided_clk~7 " "Found clock multiplexer dynamic_clk_divider:div1\|divided_clk~7" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070406408 "|slot_machine_four_digit|dynamic_clk_divider:div1|divided_clk~7"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div1\|divided_clk~8 " "Found clock multiplexer dynamic_clk_divider:div1\|divided_clk~8" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070406408 "|slot_machine_four_digit|dynamic_clk_divider:div1|divided_clk~8"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div2\|divided_clk " "Found clock multiplexer dynamic_clk_divider:div2\|divided_clk" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070406408 "|slot_machine_four_digit|dynamic_clk_divider:div2|divided_clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div2\|divided_clk~0 " "Found clock multiplexer dynamic_clk_divider:div2\|divided_clk~0" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070406408 "|slot_machine_four_digit|dynamic_clk_divider:div2|divided_clk~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div2\|divided_clk~1 " "Found clock multiplexer dynamic_clk_divider:div2\|divided_clk~1" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070406408 "|slot_machine_four_digit|dynamic_clk_divider:div2|divided_clk~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div2\|divided_clk~2 " "Found clock multiplexer dynamic_clk_divider:div2\|divided_clk~2" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070406408 "|slot_machine_four_digit|dynamic_clk_divider:div2|divided_clk~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div2\|divided_clk~3 " "Found clock multiplexer dynamic_clk_divider:div2\|divided_clk~3" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070406408 "|slot_machine_four_digit|dynamic_clk_divider:div2|divided_clk~3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div2\|divided_clk~4 " "Found clock multiplexer dynamic_clk_divider:div2\|divided_clk~4" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070406408 "|slot_machine_four_digit|dynamic_clk_divider:div2|divided_clk~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div2\|divided_clk~5 " "Found clock multiplexer dynamic_clk_divider:div2\|divided_clk~5" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070406408 "|slot_machine_four_digit|dynamic_clk_divider:div2|divided_clk~5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div2\|divided_clk~6 " "Found clock multiplexer dynamic_clk_divider:div2\|divided_clk~6" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070406408 "|slot_machine_four_digit|dynamic_clk_divider:div2|divided_clk~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div2\|divided_clk~7 " "Found clock multiplexer dynamic_clk_divider:div2\|divided_clk~7" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070406408 "|slot_machine_four_digit|dynamic_clk_divider:div2|divided_clk~7"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div2\|divided_clk~8 " "Found clock multiplexer dynamic_clk_divider:div2\|divided_clk~8" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070406408 "|slot_machine_four_digit|dynamic_clk_divider:div2|divided_clk~8"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div3\|divided_clk~0 " "Found clock multiplexer dynamic_clk_divider:div3\|divided_clk~0" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070406408 "|slot_machine_four_digit|dynamic_clk_divider:div3|divided_clk~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div3\|divided_clk~1 " "Found clock multiplexer dynamic_clk_divider:div3\|divided_clk~1" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070406408 "|slot_machine_four_digit|dynamic_clk_divider:div3|divided_clk~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div3\|divided_clk~2 " "Found clock multiplexer dynamic_clk_divider:div3\|divided_clk~2" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070406408 "|slot_machine_four_digit|dynamic_clk_divider:div3|divided_clk~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div3\|divided_clk~3 " "Found clock multiplexer dynamic_clk_divider:div3\|divided_clk~3" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070406408 "|slot_machine_four_digit|dynamic_clk_divider:div3|divided_clk~3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div3\|divided_clk~4 " "Found clock multiplexer dynamic_clk_divider:div3\|divided_clk~4" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070406408 "|slot_machine_four_digit|dynamic_clk_divider:div3|divided_clk~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div3\|divided_clk~5 " "Found clock multiplexer dynamic_clk_divider:div3\|divided_clk~5" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070406408 "|slot_machine_four_digit|dynamic_clk_divider:div3|divided_clk~5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div3\|divided_clk~6 " "Found clock multiplexer dynamic_clk_divider:div3\|divided_clk~6" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070406408 "|slot_machine_four_digit|dynamic_clk_divider:div3|divided_clk~6"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1642070406408 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642070407628 "|slot_machine_four_digit|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642070407628 "|slot_machine_four_digit|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642070407628 "|slot_machine_four_digit|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642070407628 "|slot_machine_four_digit|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642070407628 "|slot_machine_four_digit|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642070407628 "|slot_machine_four_digit|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642070407628 "|slot_machine_four_digit|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642070407628 "|slot_machine_four_digit|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642070407628 "|slot_machine_four_digit|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642070407628 "|slot_machine_four_digit|LED[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1642070407628 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1642070407756 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1642070408558 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1642070408765 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642070408765 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "531 " "Implemented 531 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1642070408870 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1642070408870 ""} { "Info" "ICUT_CUT_TM_LCELLS" "481 " "Implemented 481 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1642070408870 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1642070408870 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 116 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 116 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1642070408918 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 13 18:40:08 2022 " "Processing ended: Thu Jan 13 18:40:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1642070408918 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1642070408918 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1642070408918 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1642070408918 ""}
