

================================================================
== Vitis HLS Report for 'image_pooling'
================================================================
* Date:           Wed May 14 11:16:39 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        pynq_pooling
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.840 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max    |   min  |   max   |   Type  |
    +---------+---------+----------+-----------+--------+---------+---------+
    |   327680|  1507328|  2.621 ms|  12.059 ms|  327681|  1507329|       no|
    +---------+---------+----------+-----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+----------+
        |                        |             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |        Instance        |    Module   |   min   |   max   |    min   |    max   | min | max |   Type   |
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_pooling_2x2_fu_286  |pooling_2x2  |        1|        1|  8.000 ns|  8.000 ns|    2|    2|  dataflow|
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- LOOP_ROW_LOOP_COL  |   327679|  1507327|    5 ~ 23|          -|          -|  65536|        no|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    560|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    -|    1157|   1456|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    263|    -|
|Register         |        -|    -|     629|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    0|    1786|   2279|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------+---------+----+-----+-----+-----+
    |        Instance        |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U         |control_s_axi  |        0|   0|  246|  424|    0|
    |gmem_m_axi_U            |gmem_m_axi     |        2|   0|  860|  843|    0|
    |grp_pooling_2x2_fu_286  |pooling_2x2    |        0|   0|   51|  189|    0|
    +------------------------+---------------+---------+----+-----+-----+-----+
    |Total                   |               |        2|   0| 1157| 1456|    0|
    +------------------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |linebuf_1_U  |linebuf_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|    8|     1|         2048|
    |linebuf_U    |linebuf_RAM_AUTO_1R1W    |        1|  0|   0|    0|   256|    8|     1|         2048|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                         |        2|  0|   0|    0|   512|   16|     2|         4096|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_394_p2                       |         +|   0|  0|  15|           8|           2|
    |add_ln68_1_fu_388_p2                     |         +|   0|  0|  23|          16|           1|
    |add_ln68_fu_534_p2                       |         +|   0|  0|  14|           9|           1|
    |add_ln84_fu_459_p2                       |         +|   0|  0|  71|          64|          64|
    |add_ln85_fu_470_p2                       |         +|   0|  0|  71|          64|          64|
    |add_ln90_fu_486_p2                       |         +|   0|  0|  39|          32|           1|
    |col_fu_523_p2                            |         +|   0|  0|  14|           9|           1|
    |dst_col_1_fu_451_p2                      |         +|   0|  0|  39|          32|           1|
    |out_idx_fu_446_p2                        |         +|   0|  0|  39|          32|          32|
    |and_ln77_fu_383_p2                       |       and|   0|  0|   2|           1|           1|
    |and_ln82_fu_435_p2                       |       and|   0|  0|   2|           1|           1|
    |ap_block_state23                         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                       |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op139_writeresp_state23     |       and|   0|  0|   2|           1|           1|
    |icmp_ln68_fu_539_p2                      |      icmp|   0|  0|  23|          16|           2|
    |icmp_ln70_fu_528_p2                      |      icmp|   0|  0|  13|           9|          10|
    |icmp_ln82_1_fu_429_p2                    |      icmp|   0|  0|  32|          25|           1|
    |icmp_ln82_fu_414_p2                      |      icmp|   0|  0|  32|          25|           1|
    |icmp_ln88_fu_481_p2                      |      icmp|   0|  0|  39|          32|           8|
    |ap_block_state17_io                      |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_pooling_2x2_fu_286_ap_ready  |        or|   0|  0|   2|           1|           1|
    |dst_col_fu_491_p3                        |    select|   0|  0|  32|           1|           1|
    |dst_row_fu_498_p3                        |    select|   0|  0|  32|           1|          32|
    |row_fu_371_p3                            |    select|   0|  0|   9|           1|           9|
    |select_ln65_fu_344_p3                    |    select|   0|  0|   9|           1|           1|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                    |          |   0|  0| 560|         384|         239|
    +-----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |add_ln689_fu_124          |    9|          2|    9|         18|
    |ap_NS_fsm                 |  113|         24|    1|         24|
    |col5_fu_120               |    9|          2|    9|         18|
    |dst_col_17_fu_132         |    9|          2|   32|         64|
    |dst_row_16_fu_128         |    9|          2|   32|         64|
    |gmem_AWADDR               |   14|          3|   64|        192|
    |gmem_WDATA                |   14|          3|    8|         24|
    |gmem_blk_n_AR             |    9|          2|    1|          2|
    |gmem_blk_n_AW             |    9|          2|    1|          2|
    |gmem_blk_n_B              |    9|          2|    1|          2|
    |gmem_blk_n_R              |    9|          2|    1|          2|
    |gmem_blk_n_W              |    9|          2|    1|          2|
    |icmp_ln708_reg_274        |    9|          2|    1|          2|
    |indvar_flatten3_fu_112    |    9|          2|   16|         32|
    |linebuf_1_address0_local  |   14|          3|    8|         24|
    |row4_fu_116               |    9|          2|    9|         18|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     |  263|         57|  194|        490|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |add_ln689_fu_124                             |   9|   0|    9|          0|
    |add_ln68_1_reg_691                           |  16|   0|   16|          0|
    |and_ln77_reg_687                             |   1|   0|    1|          0|
    |and_ln82_reg_716                             |   1|   0|    1|          0|
    |ap_CS_fsm                                    |  23|   0|   23|          0|
    |ap_sync_reg_grp_pooling_2x2_fu_286_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_pooling_2x2_fu_286_ap_ready  |   1|   0|    1|          0|
    |col5_fu_120                                  |   9|   0|    9|          0|
    |dst_col_17_fu_132                            |  32|   0|   32|          0|
    |dst_col_1_reg_725                            |  32|   0|   32|          0|
    |dst_max_read_reg_605                         |  64|   0|   64|          0|
    |dst_min_read_reg_610                         |  64|   0|   64|          0|
    |dst_row_16_fu_128                            |  32|   0|   32|          0|
    |first_iter_0_reg_260                         |   1|   0|    1|          0|
    |gmem_addr_1_reg_731                          |  64|   0|   64|          0|
    |gmem_addr_2_reg_737                          |  64|   0|   64|          0|
    |gmem_addr_read_reg_669                       |   8|   0|    8|          0|
    |grp_pooling_2x2_fu_286_ap_start_reg          |   1|   0|    1|          0|
    |icmp_ln708_reg_274                           |   1|   0|    1|          0|
    |indvar_flatten3_fu_112                       |  16|   0|   16|          0|
    |linebuf_1_addr_reg_659                       |   8|   0|    8|          0|
    |linebuf_1_load_1_reg_711                     |   8|   0|    8|          0|
    |linebuf_1_load_reg_675                       |   8|   0|    8|          0|
    |linebuf_load_reg_706                         |   8|   0|    8|          0|
    |max_val_fu_148                               |   8|   0|    8|          0|
    |min_val_fu_144                               |   8|   0|    8|          0|
    |out_idx_reg_720                              |  32|   0|   32|          0|
    |row4_fu_116                                  |   9|   0|    9|          0|
    |row_reg_681                                  |   9|   0|    9|          0|
    |select_ln65_reg_644                          |   9|   0|    9|          0|
    |src_read_reg_615                             |  64|   0|   64|          0|
    |trunc_ln70_reg_654                           |   8|   0|    8|          0|
    |trunc_ln77_reg_664                           |   1|   0|    1|          0|
    |zext_ln70_reg_649                            |   9|   0|   64|         55|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 629|   0|  684|         55|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|        control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|        control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|        control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|        control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|        control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|        control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|        control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  image_pooling|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  image_pooling|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  image_pooling|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|           gmem|       pointer|
+-----------------------+-----+-----+------------+---------------+--------------+

