// Seed: 3443504311
module module_0 (
    input tri1 id_0,
    input wire id_1,
    output supply0 id_2
);
  assign id_2 = 1;
  wire id_4;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    output supply1 id_2,
    output tri1 id_3,
    output uwire id_4,
    input supply1 id_5,
    input tri1 id_6,
    input logic id_7,
    output tri id_8,
    input tri1 id_9,
    output supply0 id_10,
    input wand id_11,
    input uwire id_12,
    input supply0 id_13,
    output logic id_14,
    output wire id_15,
    input tri0 id_16,
    input tri1 id_17,
    output tri id_18
    , id_20
);
  supply0 id_21 = 1;
  module_0(
      id_0, id_13, id_2
  );
  always @(1 or negedge 1) begin
    id_14.id_7 = #1 id_20;
  end
endmodule
