<?xml version="1.0"?>
<!DOCTYPE target SYSTEM "gdb-target.dtd">
<target>
  <architecture>aarch64</architecture>
  <feature name="org.gnu.gdb.aarch64.core">
    <reg name="x0" bitsize="64" regnum="0" group="gpr"/>
    <reg name="x1" bitsize="64" regnum="1" group="gpr"/>
    <reg name="x2" bitsize="64" regnum="2" group="gpr"/>
    <reg name="x3" bitsize="64" regnum="3" group="gpr"/>
    <reg name="x4" bitsize="64" regnum="4" group="gpr"/>
    <reg name="x5" bitsize="64" regnum="5" group="gpr"/>
    <reg name="x6" bitsize="64" regnum="6" group="gpr"/>
    <reg name="x7" bitsize="64" regnum="7" group="gpr"/>
    <reg name="x8" bitsize="64" regnum="8" group="gpr"/>
    <reg name="x9" bitsize="64" regnum="9" group="gpr"/>
    <reg name="x10" bitsize="64" regnum="10" group="gpr"/>
    <reg name="x11" bitsize="64" regnum="11" group="gpr"/>
    <reg name="x12" bitsize="64" regnum="12" group="gpr"/>
    <reg name="x13" bitsize="64" regnum="13" group="gpr"/>
    <reg name="x14" bitsize="64" regnum="14" group="gpr"/>
    <reg name="x15" bitsize="64" regnum="15" group="gpr"/>
    <reg name="x16" bitsize="64" regnum="16" group="gpr"/>
    <reg name="x17" bitsize="64" regnum="17" group="gpr"/>
    <reg name="x18" bitsize="64" regnum="18" group="gpr"/>
    <reg name="x19" bitsize="64" regnum="19" group="gpr"/>
    <reg name="x20" bitsize="64" regnum="20" group="gpr"/>
    <reg name="x21" bitsize="64" regnum="21" group="gpr"/>
    <reg name="x22" bitsize="64" regnum="22" group="gpr"/>
    <reg name="x23" bitsize="64" regnum="23" group="gpr"/>
    <reg name="x24" bitsize="64" regnum="24" group="gpr"/>
    <reg name="x25" bitsize="64" regnum="25" group="gpr"/>
    <reg name="x26" bitsize="64" regnum="26" group="gpr"/>
    <reg name="x27" bitsize="64" regnum="27" group="gpr"/>
    <reg name="x28" bitsize="64" regnum="28" group="gpr"/>
    <reg name="x29" bitsize="64" regnum="29" group="gpr"/>
    <reg name="x30" bitsize="64" type="code_ptr" regnum="30" group="gpr"/> <!-- Usually is the LR, we should treat it like a code pointer -->
    <reg name="sp" bitsize="64" type="data_ptr" regnum="31" group="gpr"/>
    <reg name="pc" bitsize="64" type="code_ptr" regnum="32" group="gpr"/>
    <reg name="cpsr" bitsize="64" regnum="33" group="sys-regs"/> <!-- Usually is just 32 bits, we cheese it a bit for nicer code -->
  </feature>
  <feature name="com.n00byedge.gdbstub.aarch64.sys.regs">
    <!-- The types are a WIP, can't get them to show nicely in gdb-dashboard yet
    <struct id="aarch64-spsr" size="64">
        <field name="SP" start="0" end="1"/>
        <field name="EL" start="2" end="4"/>
    </struct>
    <union id="aarch64-spsr-reg" size="64">
        <field name="raw" type="uint64"/>
        <field name="fields" type="aarch64-spsr"/>
    </union>
    <struct id="aarch64-ttbr" size="64">
        <field name="ASID" start="0" end="12"/>
    </struct>
    <union id="aarch64-ttbr-reg" size="64">
        <field name="raw" type="uint64"/>
        <field name="fields" type="aarch64-ttbr"/>
    </union>
    -->
    <!-- EL3 Exception handling regs -->
    <reg name="ELR_EL3" bitsize="64" type="code_ptr" regnum="34" group="sys-regs-el3"/>
    <reg name="SPSR_EL3" bitsize="64" regnum="35" group="sys-regs-el3"/>
    <reg name="FAR_EL3" bitsize="64" regnum="36" group="sys-regs-el3"/>
    <reg name="ESR_EL3" bitsize="64" regnum="37" group="sys-regs-el3"/>

    <!-- EL2 Exception handling regs -->
    <reg name="ELR_EL2" bitsize="64" type="code_ptr" regnum="38" group="sys-regs-el2"/>
    <reg name="SPSR_EL2" bitsize="64" regnum="39" group="sys-regs-el2"/>
    <reg name="FAR_EL2" bitsize="64" regnum="40" group="sys-regs-el2"/>
    <reg name="ESR_EL2" bitsize="64" regnum="41" group="sys-regs-el2"/>

    <!-- EL1 Exception handling regs -->
    <reg name="ELR_EL1" bitsize="64" type="code_ptr" regnum="42" group="sys-regs-el1"/>
    <reg name="SPSR_EL1" bitsize="64" regnum="43" group="sys-regs-el1"/>
    <reg name="FAR_EL1" bitsize="64" regnum="44" group="sys-regs-el1"/>
    <reg name="ESR_EL1" bitsize="64" regnum="45" group="sys-regs-el1"/>

    <!-- EL3 paging regs -->
    <reg name="TTBR0_EL3" bitsize="64" regnum="46" group="sys-regs-el3"/>
    <reg name="TCR_EL3" bitsize="64" regnum="47" group="sys-regs-el3"/>
    <reg name="MAIR_EL3" bitsize="64" regnum="48" group="sys-regs-el3"/>

    <!-- EL2 paging regs -->
    <reg name="TTBR0_EL2" bitsize="64" regnum="49" group="sys-regs-el2"/>
    <reg name="TCR_EL2" bitsize="64" regnum="50" group="sys-regs-el2"/>
    <reg name="MAIR_EL2" bitsize="64" regnum="51" group="sys-regs-el2"/>

    <!-- EL1 paging regs -->
    <reg name="TTBR0_EL1" bitsize="64" regnum="52" group="sys-regs-el1"/>
    <reg name="TTBR1_EL1" bitsize="64" regnum="53" group="sys-regs-el1"/>
    <reg name="TCR_EL1" bitsize="64" regnum="54" group="sys-regs-el1"/>
    <reg name="MAIR_EL1" bitsize="64" regnum="55" group="sys-regs-el1"/>

    <!-- Everything else EL3 -->
    <reg name="SCTLR_EL3" bitsize="64" regnum="56" group="sys-regs-el3"/>
    <reg name="SCR_EL3" bitsize="64" regnum="57" group="sys-regs-el3"/>

    <!-- Everything else EL2 -->
    <reg name="SCTLR_EL2" bitsize="64" regnum="58" group="sys-regs-el2"/>
    <reg name="HCR_EL2" bitsize="64" regnum="59" group="sys-regs-el2"/>
    <reg name="CPTR_EL2" bitsize="64" regnum="60" group="sys-regs-el2"/>
    <reg name="HSTR_EL2" bitsize="64" regnum="61" group="sys-regs-el2"/>
    <reg name="CNTHCTL_EL2" bitsize="64" regnum="62" group="sys-regs-el2"/>
    <reg name="CNTVOFF_EL2" bitsize="64" regnum="63" group="sys-regs-el2"/>
    <reg name="VTCR_EL2" bitsize="64" regnum="64" group="sys-regs-el2"/>

    <!-- Everything else EL1 -->
    <reg name="SCTLR_EL1" bitsize="64" regnum="65" group="sys-regs-el1"/>
    <reg name="CPACR_EL1" bitsize="64" regnum="66" group="sys-regs-el2"/>
  </feature>
  <!-- FPU omitted for now -->
</target>
