Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Fri Dec  7 15:33:09 2018
| Host         : Milliken running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 340 register/latch pins with no clock driven by root clock pin: clk_100MHz (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: set_timer (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer_reg/ini_reg_min/m_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer_reg/ini_reg_min/m_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer_reg/ini_reg_min/m_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer_reg/ini_reg_min/m_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer_reg/ini_reg_min/m_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer_reg/ini_reg_min/m_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer_reg/ini_reg_sec/m_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer_reg/ini_reg_sec/m_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer_reg/ini_reg_sec/m_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer_reg/ini_reg_sec/m_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer_reg/ini_reg_sec/m_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer_reg/ini_reg_sec/m_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2224 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    193.660        0.000                      0                  266        0.102        0.000                      0                  266        3.000        0.000                       0                   184  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      193.660        0.000                      0                  242        0.102        0.000                      0                  242       13.360        0.000                       0                   180  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0      196.743        0.000                      0                   24        0.566        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz/inst/clk_in1
  To Clock:  clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      193.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.660ns  (required time - arrival time)
  Source:                 timer_reg/dec_sec/m_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_sec/m_reg[1]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 1.242ns (21.219%)  route 4.611ns (78.781%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 201.593 - 200.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.710     1.712    timer_reg/dec_sec/clk_out1
    SLICE_X6Y106         FDPE                                         r  timer_reg/dec_sec/m_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDPE (Prop_fdpe_C_Q)         0.518     2.230 r  timer_reg/dec_sec/m_reg[1]_P/Q
                         net (fo=2, routed)           1.010     3.240    timer_reg/dec_sec/m_reg[1]_P_n_0
    SLICE_X6Y107         LUT3 (Prop_lut3_I0_O)        0.124     3.364 r  timer_reg/dec_sec/g0_b1_i_1/O
                         net (fo=7, routed)           0.825     4.189    timer_reg/dec_sec/g0_b1_i_1_n_0
    SLICE_X5Y107         LUT6 (Prop_lut6_I4_O)        0.124     4.313 f  timer_reg/dec_sec/m[5]_P_i_3/O
                         net (fo=4, routed)           0.587     4.900    timer_reg/dec_sec/m[5]_P_i_3_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I4_O)        0.150     5.050 r  timer_reg/dec_sec/m[3]_i_6/O
                         net (fo=16, routed)          0.930     5.979    timer_reg/dec_min/m_reg[5]_C_0
    SLICE_X1Y108         LUT5 (Prop_lut5_I1_O)        0.326     6.305 r  timer_reg/dec_min/m[5]_P_i_1__0/O
                         net (fo=6, routed)           1.260     7.565    timer_reg/dec_sec/m_reg[5]_C_0[0]
    SLICE_X6Y106         FDPE                                         r  timer_reg/dec_sec/m_reg[1]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.590   201.593    timer_reg/dec_sec/clk_out1
    SLICE_X6Y106         FDPE                                         r  timer_reg/dec_sec/m_reg[1]_P/C
                         clock pessimism              0.119   201.712    
                         clock uncertainty           -0.318   201.394    
    SLICE_X6Y106         FDPE (Setup_fdpe_C_CE)      -0.169   201.225    timer_reg/dec_sec/m_reg[1]_P
  -------------------------------------------------------------------
                         required time                        201.225    
                         arrival time                          -7.565    
  -------------------------------------------------------------------
                         slack                                193.660    

Slack (MET) :             193.775ns  (required time - arrival time)
  Source:                 timer_reg/dec_sec/m_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_sec/m_reg[4]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.712ns  (logic 1.242ns (21.743%)  route 4.470ns (78.257%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 201.592 - 200.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.710     1.712    timer_reg/dec_sec/clk_out1
    SLICE_X6Y106         FDPE                                         r  timer_reg/dec_sec/m_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDPE (Prop_fdpe_C_Q)         0.518     2.230 r  timer_reg/dec_sec/m_reg[1]_P/Q
                         net (fo=2, routed)           1.010     3.240    timer_reg/dec_sec/m_reg[1]_P_n_0
    SLICE_X6Y107         LUT3 (Prop_lut3_I0_O)        0.124     3.364 r  timer_reg/dec_sec/g0_b1_i_1/O
                         net (fo=7, routed)           0.825     4.189    timer_reg/dec_sec/g0_b1_i_1_n_0
    SLICE_X5Y107         LUT6 (Prop_lut6_I4_O)        0.124     4.313 f  timer_reg/dec_sec/m[5]_P_i_3/O
                         net (fo=4, routed)           0.587     4.900    timer_reg/dec_sec/m[5]_P_i_3_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I4_O)        0.150     5.050 r  timer_reg/dec_sec/m[3]_i_6/O
                         net (fo=16, routed)          0.930     5.979    timer_reg/dec_min/m_reg[5]_C_0
    SLICE_X1Y108         LUT5 (Prop_lut5_I1_O)        0.326     6.305 r  timer_reg/dec_min/m[5]_P_i_1__0/O
                         net (fo=6, routed)           1.119     7.424    timer_reg/dec_sec/m_reg[5]_C_0[0]
    SLICE_X6Y107         FDPE                                         r  timer_reg/dec_sec/m_reg[4]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.589   201.592    timer_reg/dec_sec/clk_out1
    SLICE_X6Y107         FDPE                                         r  timer_reg/dec_sec/m_reg[4]_P/C
                         clock pessimism              0.094   201.686    
                         clock uncertainty           -0.318   201.368    
    SLICE_X6Y107         FDPE (Setup_fdpe_C_CE)      -0.169   201.199    timer_reg/dec_sec/m_reg[4]_P
  -------------------------------------------------------------------
                         required time                        201.199    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                193.775    

Slack (MET) :             194.115ns  (required time - arrival time)
  Source:                 timer_reg/dec_sec/m_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_msec_0/m_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 1.242ns (23.346%)  route 4.078ns (76.654%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 201.593 - 200.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.710     1.712    timer_reg/dec_sec/clk_out1
    SLICE_X6Y106         FDPE                                         r  timer_reg/dec_sec/m_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDPE (Prop_fdpe_C_Q)         0.518     2.230 r  timer_reg/dec_sec/m_reg[1]_P/Q
                         net (fo=2, routed)           1.010     3.240    timer_reg/dec_sec/m_reg[1]_P_n_0
    SLICE_X6Y107         LUT3 (Prop_lut3_I0_O)        0.124     3.364 r  timer_reg/dec_sec/g0_b1_i_1/O
                         net (fo=7, routed)           0.825     4.189    timer_reg/dec_sec/g0_b1_i_1_n_0
    SLICE_X5Y107         LUT6 (Prop_lut6_I4_O)        0.124     4.313 f  timer_reg/dec_sec/m[5]_P_i_3/O
                         net (fo=4, routed)           0.587     4.900    timer_reg/dec_sec/m[5]_P_i_3_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I4_O)        0.150     5.050 r  timer_reg/dec_sec/m[3]_i_6/O
                         net (fo=16, routed)          1.088     6.137    timer_reg/en_1kHz_count/m_reg[5]_C
    SLICE_X1Y109         LUT6 (Prop_lut6_I2_O)        0.326     6.463 r  timer_reg/en_1kHz_count/m[3]_i_1/O
                         net (fo=4, routed)           0.569     7.032    timer_reg/dec_msec_0/m_reg[3]_5[0]
    SLICE_X1Y109         FDCE                                         r  timer_reg/dec_msec_0/m_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.590   201.593    timer_reg/dec_msec_0/clk_out1
    SLICE_X1Y109         FDCE                                         r  timer_reg/dec_msec_0/m_reg[0]/C
                         clock pessimism              0.077   201.670    
                         clock uncertainty           -0.318   201.352    
    SLICE_X1Y109         FDCE (Setup_fdce_C_CE)      -0.205   201.147    timer_reg/dec_msec_0/m_reg[0]
  -------------------------------------------------------------------
                         required time                        201.147    
                         arrival time                          -7.032    
  -------------------------------------------------------------------
                         slack                                194.115    

Slack (MET) :             194.115ns  (required time - arrival time)
  Source:                 timer_reg/dec_sec/m_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_msec_0/m_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 1.242ns (23.346%)  route 4.078ns (76.654%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 201.593 - 200.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.710     1.712    timer_reg/dec_sec/clk_out1
    SLICE_X6Y106         FDPE                                         r  timer_reg/dec_sec/m_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDPE (Prop_fdpe_C_Q)         0.518     2.230 r  timer_reg/dec_sec/m_reg[1]_P/Q
                         net (fo=2, routed)           1.010     3.240    timer_reg/dec_sec/m_reg[1]_P_n_0
    SLICE_X6Y107         LUT3 (Prop_lut3_I0_O)        0.124     3.364 r  timer_reg/dec_sec/g0_b1_i_1/O
                         net (fo=7, routed)           0.825     4.189    timer_reg/dec_sec/g0_b1_i_1_n_0
    SLICE_X5Y107         LUT6 (Prop_lut6_I4_O)        0.124     4.313 f  timer_reg/dec_sec/m[5]_P_i_3/O
                         net (fo=4, routed)           0.587     4.900    timer_reg/dec_sec/m[5]_P_i_3_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I4_O)        0.150     5.050 r  timer_reg/dec_sec/m[3]_i_6/O
                         net (fo=16, routed)          1.088     6.137    timer_reg/en_1kHz_count/m_reg[5]_C
    SLICE_X1Y109         LUT6 (Prop_lut6_I2_O)        0.326     6.463 r  timer_reg/en_1kHz_count/m[3]_i_1/O
                         net (fo=4, routed)           0.569     7.032    timer_reg/dec_msec_0/m_reg[3]_5[0]
    SLICE_X1Y109         FDCE                                         r  timer_reg/dec_msec_0/m_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.590   201.593    timer_reg/dec_msec_0/clk_out1
    SLICE_X1Y109         FDCE                                         r  timer_reg/dec_msec_0/m_reg[1]/C
                         clock pessimism              0.077   201.670    
                         clock uncertainty           -0.318   201.352    
    SLICE_X1Y109         FDCE (Setup_fdce_C_CE)      -0.205   201.147    timer_reg/dec_msec_0/m_reg[1]
  -------------------------------------------------------------------
                         required time                        201.147    
                         arrival time                          -7.032    
  -------------------------------------------------------------------
                         slack                                194.115    

Slack (MET) :             194.115ns  (required time - arrival time)
  Source:                 timer_reg/dec_sec/m_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_msec_0/m_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 1.242ns (23.346%)  route 4.078ns (76.654%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 201.593 - 200.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.710     1.712    timer_reg/dec_sec/clk_out1
    SLICE_X6Y106         FDPE                                         r  timer_reg/dec_sec/m_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDPE (Prop_fdpe_C_Q)         0.518     2.230 r  timer_reg/dec_sec/m_reg[1]_P/Q
                         net (fo=2, routed)           1.010     3.240    timer_reg/dec_sec/m_reg[1]_P_n_0
    SLICE_X6Y107         LUT3 (Prop_lut3_I0_O)        0.124     3.364 r  timer_reg/dec_sec/g0_b1_i_1/O
                         net (fo=7, routed)           0.825     4.189    timer_reg/dec_sec/g0_b1_i_1_n_0
    SLICE_X5Y107         LUT6 (Prop_lut6_I4_O)        0.124     4.313 f  timer_reg/dec_sec/m[5]_P_i_3/O
                         net (fo=4, routed)           0.587     4.900    timer_reg/dec_sec/m[5]_P_i_3_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I4_O)        0.150     5.050 r  timer_reg/dec_sec/m[3]_i_6/O
                         net (fo=16, routed)          1.088     6.137    timer_reg/en_1kHz_count/m_reg[5]_C
    SLICE_X1Y109         LUT6 (Prop_lut6_I2_O)        0.326     6.463 r  timer_reg/en_1kHz_count/m[3]_i_1/O
                         net (fo=4, routed)           0.569     7.032    timer_reg/dec_msec_0/m_reg[3]_5[0]
    SLICE_X1Y109         FDCE                                         r  timer_reg/dec_msec_0/m_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.590   201.593    timer_reg/dec_msec_0/clk_out1
    SLICE_X1Y109         FDCE                                         r  timer_reg/dec_msec_0/m_reg[2]/C
                         clock pessimism              0.077   201.670    
                         clock uncertainty           -0.318   201.352    
    SLICE_X1Y109         FDCE (Setup_fdce_C_CE)      -0.205   201.147    timer_reg/dec_msec_0/m_reg[2]
  -------------------------------------------------------------------
                         required time                        201.147    
                         arrival time                          -7.032    
  -------------------------------------------------------------------
                         slack                                194.115    

Slack (MET) :             194.115ns  (required time - arrival time)
  Source:                 timer_reg/dec_sec/m_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_msec_0/m_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 1.242ns (23.346%)  route 4.078ns (76.654%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 201.593 - 200.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.710     1.712    timer_reg/dec_sec/clk_out1
    SLICE_X6Y106         FDPE                                         r  timer_reg/dec_sec/m_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDPE (Prop_fdpe_C_Q)         0.518     2.230 r  timer_reg/dec_sec/m_reg[1]_P/Q
                         net (fo=2, routed)           1.010     3.240    timer_reg/dec_sec/m_reg[1]_P_n_0
    SLICE_X6Y107         LUT3 (Prop_lut3_I0_O)        0.124     3.364 r  timer_reg/dec_sec/g0_b1_i_1/O
                         net (fo=7, routed)           0.825     4.189    timer_reg/dec_sec/g0_b1_i_1_n_0
    SLICE_X5Y107         LUT6 (Prop_lut6_I4_O)        0.124     4.313 f  timer_reg/dec_sec/m[5]_P_i_3/O
                         net (fo=4, routed)           0.587     4.900    timer_reg/dec_sec/m[5]_P_i_3_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I4_O)        0.150     5.050 r  timer_reg/dec_sec/m[3]_i_6/O
                         net (fo=16, routed)          1.088     6.137    timer_reg/en_1kHz_count/m_reg[5]_C
    SLICE_X1Y109         LUT6 (Prop_lut6_I2_O)        0.326     6.463 r  timer_reg/en_1kHz_count/m[3]_i_1/O
                         net (fo=4, routed)           0.569     7.032    timer_reg/dec_msec_0/m_reg[3]_5[0]
    SLICE_X1Y109         FDCE                                         r  timer_reg/dec_msec_0/m_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.590   201.593    timer_reg/dec_msec_0/clk_out1
    SLICE_X1Y109         FDCE                                         r  timer_reg/dec_msec_0/m_reg[3]/C
                         clock pessimism              0.077   201.670    
                         clock uncertainty           -0.318   201.352    
    SLICE_X1Y109         FDCE (Setup_fdce_C_CE)      -0.205   201.147    timer_reg/dec_msec_0/m_reg[3]
  -------------------------------------------------------------------
                         required time                        201.147    
                         arrival time                          -7.032    
  -------------------------------------------------------------------
                         slack                                194.115    

Slack (MET) :             194.194ns  (required time - arrival time)
  Source:                 timer_reg/dec_sec/m_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_sec/m_reg[2]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 1.242ns (23.465%)  route 4.051ns (76.535%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 201.592 - 200.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.710     1.712    timer_reg/dec_sec/clk_out1
    SLICE_X6Y106         FDPE                                         r  timer_reg/dec_sec/m_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDPE (Prop_fdpe_C_Q)         0.518     2.230 r  timer_reg/dec_sec/m_reg[1]_P/Q
                         net (fo=2, routed)           1.010     3.240    timer_reg/dec_sec/m_reg[1]_P_n_0
    SLICE_X6Y107         LUT3 (Prop_lut3_I0_O)        0.124     3.364 r  timer_reg/dec_sec/g0_b1_i_1/O
                         net (fo=7, routed)           0.825     4.189    timer_reg/dec_sec/g0_b1_i_1_n_0
    SLICE_X5Y107         LUT6 (Prop_lut6_I4_O)        0.124     4.313 f  timer_reg/dec_sec/m[5]_P_i_3/O
                         net (fo=4, routed)           0.587     4.900    timer_reg/dec_sec/m[5]_P_i_3_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I4_O)        0.150     5.050 r  timer_reg/dec_sec/m[3]_i_6/O
                         net (fo=16, routed)          0.930     5.979    timer_reg/dec_min/m_reg[5]_C_0
    SLICE_X1Y108         LUT5 (Prop_lut5_I1_O)        0.326     6.305 r  timer_reg/dec_min/m[5]_P_i_1__0/O
                         net (fo=6, routed)           0.700     7.005    timer_reg/dec_sec/m_reg[5]_C_0[0]
    SLICE_X6Y108         FDPE                                         r  timer_reg/dec_sec/m_reg[2]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.589   201.592    timer_reg/dec_sec/clk_out1
    SLICE_X6Y108         FDPE                                         r  timer_reg/dec_sec/m_reg[2]_P/C
                         clock pessimism              0.094   201.686    
                         clock uncertainty           -0.318   201.368    
    SLICE_X6Y108         FDPE (Setup_fdpe_C_CE)      -0.169   201.199    timer_reg/dec_sec/m_reg[2]_P
  -------------------------------------------------------------------
                         required time                        201.199    
                         arrival time                          -7.005    
  -------------------------------------------------------------------
                         slack                                194.194    

Slack (MET) :             194.342ns  (required time - arrival time)
  Source:                 timer_reg/dec_sec/m_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_msec_2/m_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.242ns (24.377%)  route 3.853ns (75.623%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 201.595 - 200.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.710     1.712    timer_reg/dec_sec/clk_out1
    SLICE_X6Y106         FDPE                                         r  timer_reg/dec_sec/m_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDPE (Prop_fdpe_C_Q)         0.518     2.230 r  timer_reg/dec_sec/m_reg[1]_P/Q
                         net (fo=2, routed)           1.010     3.240    timer_reg/dec_sec/m_reg[1]_P_n_0
    SLICE_X6Y107         LUT3 (Prop_lut3_I0_O)        0.124     3.364 r  timer_reg/dec_sec/g0_b1_i_1/O
                         net (fo=7, routed)           0.825     4.189    timer_reg/dec_sec/g0_b1_i_1_n_0
    SLICE_X5Y107         LUT6 (Prop_lut6_I4_O)        0.124     4.313 f  timer_reg/dec_sec/m[5]_P_i_3/O
                         net (fo=4, routed)           0.587     4.900    timer_reg/dec_sec/m[5]_P_i_3_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I4_O)        0.150     5.050 r  timer_reg/dec_sec/m[3]_i_6/O
                         net (fo=16, routed)          0.715     5.764    timer_reg/dec_msec_1/m_reg[5]_C
    SLICE_X4Y107         LUT5 (Prop_lut5_I2_O)        0.326     6.090 r  timer_reg/dec_msec_1/m[3]_i_1__1/O
                         net (fo=4, routed)           0.717     6.807    timer_reg/dec_msec_2/m_reg[3]_1[0]
    SLICE_X0Y106         FDCE                                         r  timer_reg/dec_msec_2/m_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.592   201.595    timer_reg/dec_msec_2/clk_out1
    SLICE_X0Y106         FDCE                                         r  timer_reg/dec_msec_2/m_reg[0]/C
                         clock pessimism              0.077   201.672    
                         clock uncertainty           -0.318   201.354    
    SLICE_X0Y106         FDCE (Setup_fdce_C_CE)      -0.205   201.149    timer_reg/dec_msec_2/m_reg[0]
  -------------------------------------------------------------------
                         required time                        201.149    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                194.342    

Slack (MET) :             194.342ns  (required time - arrival time)
  Source:                 timer_reg/dec_sec/m_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_msec_2/m_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.242ns (24.377%)  route 3.853ns (75.623%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 201.595 - 200.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.710     1.712    timer_reg/dec_sec/clk_out1
    SLICE_X6Y106         FDPE                                         r  timer_reg/dec_sec/m_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDPE (Prop_fdpe_C_Q)         0.518     2.230 r  timer_reg/dec_sec/m_reg[1]_P/Q
                         net (fo=2, routed)           1.010     3.240    timer_reg/dec_sec/m_reg[1]_P_n_0
    SLICE_X6Y107         LUT3 (Prop_lut3_I0_O)        0.124     3.364 r  timer_reg/dec_sec/g0_b1_i_1/O
                         net (fo=7, routed)           0.825     4.189    timer_reg/dec_sec/g0_b1_i_1_n_0
    SLICE_X5Y107         LUT6 (Prop_lut6_I4_O)        0.124     4.313 f  timer_reg/dec_sec/m[5]_P_i_3/O
                         net (fo=4, routed)           0.587     4.900    timer_reg/dec_sec/m[5]_P_i_3_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I4_O)        0.150     5.050 r  timer_reg/dec_sec/m[3]_i_6/O
                         net (fo=16, routed)          0.715     5.764    timer_reg/dec_msec_1/m_reg[5]_C
    SLICE_X4Y107         LUT5 (Prop_lut5_I2_O)        0.326     6.090 r  timer_reg/dec_msec_1/m[3]_i_1__1/O
                         net (fo=4, routed)           0.717     6.807    timer_reg/dec_msec_2/m_reg[3]_1[0]
    SLICE_X0Y106         FDCE                                         r  timer_reg/dec_msec_2/m_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.592   201.595    timer_reg/dec_msec_2/clk_out1
    SLICE_X0Y106         FDCE                                         r  timer_reg/dec_msec_2/m_reg[1]/C
                         clock pessimism              0.077   201.672    
                         clock uncertainty           -0.318   201.354    
    SLICE_X0Y106         FDCE (Setup_fdce_C_CE)      -0.205   201.149    timer_reg/dec_msec_2/m_reg[1]
  -------------------------------------------------------------------
                         required time                        201.149    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                194.342    

Slack (MET) :             194.342ns  (required time - arrival time)
  Source:                 timer_reg/dec_sec/m_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_msec_2/m_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.242ns (24.377%)  route 3.853ns (75.623%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 201.595 - 200.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.710     1.712    timer_reg/dec_sec/clk_out1
    SLICE_X6Y106         FDPE                                         r  timer_reg/dec_sec/m_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDPE (Prop_fdpe_C_Q)         0.518     2.230 r  timer_reg/dec_sec/m_reg[1]_P/Q
                         net (fo=2, routed)           1.010     3.240    timer_reg/dec_sec/m_reg[1]_P_n_0
    SLICE_X6Y107         LUT3 (Prop_lut3_I0_O)        0.124     3.364 r  timer_reg/dec_sec/g0_b1_i_1/O
                         net (fo=7, routed)           0.825     4.189    timer_reg/dec_sec/g0_b1_i_1_n_0
    SLICE_X5Y107         LUT6 (Prop_lut6_I4_O)        0.124     4.313 f  timer_reg/dec_sec/m[5]_P_i_3/O
                         net (fo=4, routed)           0.587     4.900    timer_reg/dec_sec/m[5]_P_i_3_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I4_O)        0.150     5.050 r  timer_reg/dec_sec/m[3]_i_6/O
                         net (fo=16, routed)          0.715     5.764    timer_reg/dec_msec_1/m_reg[5]_C
    SLICE_X4Y107         LUT5 (Prop_lut5_I2_O)        0.326     6.090 r  timer_reg/dec_msec_1/m[3]_i_1__1/O
                         net (fo=4, routed)           0.717     6.807    timer_reg/dec_msec_2/m_reg[3]_1[0]
    SLICE_X0Y106         FDCE                                         r  timer_reg/dec_msec_2/m_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.592   201.595    timer_reg/dec_msec_2/clk_out1
    SLICE_X0Y106         FDCE                                         r  timer_reg/dec_msec_2/m_reg[3]/C
                         clock pessimism              0.077   201.672    
                         clock uncertainty           -0.318   201.354    
    SLICE_X0Y106         FDCE (Setup_fdce_C_CE)      -0.205   201.149    timer_reg/dec_msec_2/m_reg[3]
  -------------------------------------------------------------------
                         required time                        201.149    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                194.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 en_1kHz_count/m_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1kHz_count/m_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.602     0.604    en_1kHz_count/clk_out1
    SLICE_X5Y99          FDCE                                         r  en_1kHz_count/m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141     0.745 r  en_1kHz_count/m_reg[3]/Q
                         net (fo=2, routed)           0.120     0.865    en_1kHz_count/m_reg[3]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.025 r  en_1kHz_count/m_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.026    en_1kHz_count/m_reg[0]_i_1__1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.080 r  en_1kHz_count/m_reg[4]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.080    en_1kHz_count/m_reg[4]_i_1__1_n_7
    SLICE_X5Y100         FDCE                                         r  en_1kHz_count/m_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.870     0.872    en_1kHz_count/clk_out1
    SLICE_X5Y100         FDCE                                         r  en_1kHz_count/m_reg[4]/C
                         clock pessimism              0.000     0.872    
    SLICE_X5Y100         FDCE (Hold_fdce_C_D)         0.105     0.977    en_1kHz_count/m_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 en_1kHz_count/m_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1kHz_count/m_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.602     0.604    en_1kHz_count/clk_out1
    SLICE_X5Y99          FDCE                                         r  en_1kHz_count/m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141     0.745 r  en_1kHz_count/m_reg[3]/Q
                         net (fo=2, routed)           0.120     0.865    en_1kHz_count/m_reg[3]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.025 r  en_1kHz_count/m_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.026    en_1kHz_count/m_reg[0]_i_1__1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.091 r  en_1kHz_count/m_reg[4]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.091    en_1kHz_count/m_reg[4]_i_1__1_n_5
    SLICE_X5Y100         FDCE                                         r  en_1kHz_count/m_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.870     0.872    en_1kHz_count/clk_out1
    SLICE_X5Y100         FDCE                                         r  en_1kHz_count/m_reg[6]/C
                         clock pessimism              0.000     0.872    
    SLICE_X5Y100         FDCE (Hold_fdce_C_D)         0.105     0.977    en_1kHz_count/m_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 en_1kHz_count/m_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1kHz_count/m_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.602     0.604    en_1kHz_count/clk_out1
    SLICE_X5Y99          FDCE                                         r  en_1kHz_count/m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141     0.745 r  en_1kHz_count/m_reg[3]/Q
                         net (fo=2, routed)           0.120     0.865    en_1kHz_count/m_reg[3]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.025 r  en_1kHz_count/m_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.026    en_1kHz_count/m_reg[0]_i_1__1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.116 r  en_1kHz_count/m_reg[4]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.116    en_1kHz_count/m_reg[4]_i_1__1_n_6
    SLICE_X5Y100         FDCE                                         r  en_1kHz_count/m_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.870     0.872    en_1kHz_count/clk_out1
    SLICE_X5Y100         FDCE                                         r  en_1kHz_count/m_reg[5]/C
                         clock pessimism              0.000     0.872    
    SLICE_X5Y100         FDCE (Hold_fdce_C_D)         0.105     0.977    en_1kHz_count/m_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 en_1kHz_count/m_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1kHz_count/m_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.602     0.604    en_1kHz_count/clk_out1
    SLICE_X5Y99          FDCE                                         r  en_1kHz_count/m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141     0.745 r  en_1kHz_count/m_reg[3]/Q
                         net (fo=2, routed)           0.120     0.865    en_1kHz_count/m_reg[3]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.025 r  en_1kHz_count/m_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.026    en_1kHz_count/m_reg[0]_i_1__1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.116 r  en_1kHz_count/m_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.116    en_1kHz_count/m_reg[4]_i_1__1_n_4
    SLICE_X5Y100         FDCE                                         r  en_1kHz_count/m_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.870     0.872    en_1kHz_count/clk_out1
    SLICE_X5Y100         FDCE                                         r  en_1kHz_count/m_reg[7]/C
                         clock pessimism              0.000     0.872    
    SLICE_X5Y100         FDCE (Hold_fdce_C_D)         0.105     0.977    en_1kHz_count/m_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 en_1kHz_count/m_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1kHz_count/m_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.602     0.604    en_1kHz_count/clk_out1
    SLICE_X5Y99          FDCE                                         r  en_1kHz_count/m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141     0.745 r  en_1kHz_count/m_reg[3]/Q
                         net (fo=2, routed)           0.120     0.865    en_1kHz_count/m_reg[3]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.025 r  en_1kHz_count/m_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.026    en_1kHz_count/m_reg[0]_i_1__1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.065 r  en_1kHz_count/m_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.065    en_1kHz_count/m_reg[4]_i_1__1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.119 r  en_1kHz_count/m_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.119    en_1kHz_count/m_reg[8]_i_1__1_n_7
    SLICE_X5Y101         FDCE                                         r  en_1kHz_count/m_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.870     0.872    en_1kHz_count/clk_out1
    SLICE_X5Y101         FDCE                                         r  en_1kHz_count/m_reg[8]/C
                         clock pessimism              0.000     0.872    
    SLICE_X5Y101         FDCE (Hold_fdce_C_D)         0.105     0.977    en_1kHz_count/m_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 timer_reg/ini_reg_min/m_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/ini_reg_min/m_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.184%)  route 0.099ns (34.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.597     0.599    timer_reg/ini_reg_min/clk_out1
    SLICE_X7Y111         FDCE                                         r  timer_reg/ini_reg_min/m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDCE (Prop_fdce_C_Q)         0.141     0.740 r  timer_reg/ini_reg_min/m_reg[2]/Q
                         net (fo=6, routed)           0.099     0.839    timer_reg/ini_reg_min/ini_min_m[2]
    SLICE_X6Y111         LUT6 (Prop_lut6_I3_O)        0.045     0.884 r  timer_reg/ini_reg_min/m[5]_i_2__3/O
                         net (fo=1, routed)           0.000     0.884    timer_reg/ini_reg_min/p_0_in__0[5]
    SLICE_X6Y111         FDCE                                         r  timer_reg/ini_reg_min/m_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.867     0.869    timer_reg/ini_reg_min/clk_out1
    SLICE_X6Y111         FDCE                                         r  timer_reg/ini_reg_min/m_reg[5]/C
                         clock pessimism             -0.258     0.612    
    SLICE_X6Y111         FDCE (Hold_fdce_C_D)         0.121     0.733    timer_reg/ini_reg_min/m_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 en_1Hz_count/m_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.355ns (67.269%)  route 0.173ns (32.731%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.603     0.605    en_1Hz_count/clk_out1
    SLICE_X0Y99          FDCE                                         r  en_1Hz_count/m_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141     0.746 r  en_1Hz_count/m_reg[19]/Q
                         net (fo=2, routed)           0.172     0.918    en_1Hz_count/m_reg[19]
    SLICE_X0Y99          LUT2 (Prop_lut2_I0_O)        0.045     0.963 r  en_1Hz_count/m[16]_i_2/O
                         net (fo=1, routed)           0.000     0.963    en_1Hz_count/m[16]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.078 r  en_1Hz_count/m_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.078    en_1Hz_count/m_reg[16]_i_1__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.132 r  en_1Hz_count/m_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.132    en_1Hz_count/m_reg[20]_i_1_n_7
    SLICE_X0Y100         FDCE                                         r  en_1Hz_count/m_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.873     0.875    en_1Hz_count/clk_out1
    SLICE_X0Y100         FDCE                                         r  en_1Hz_count/m_reg[20]/C
                         clock pessimism              0.000     0.875    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.105     0.980    en_1Hz_count/m_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 en_1kHz_count/m_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1kHz_count/m_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.602     0.604    en_1kHz_count/clk_out1
    SLICE_X5Y99          FDCE                                         r  en_1kHz_count/m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141     0.745 r  en_1kHz_count/m_reg[3]/Q
                         net (fo=2, routed)           0.120     0.865    en_1kHz_count/m_reg[3]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.025 r  en_1kHz_count/m_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.026    en_1kHz_count/m_reg[0]_i_1__1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.065 r  en_1kHz_count/m_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.065    en_1kHz_count/m_reg[4]_i_1__1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.130 r  en_1kHz_count/m_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.130    en_1kHz_count/m_reg[8]_i_1__1_n_5
    SLICE_X5Y101         FDCE                                         r  en_1kHz_count/m_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.870     0.872    en_1kHz_count/clk_out1
    SLICE_X5Y101         FDCE                                         r  en_1kHz_count/m_reg[10]/C
                         clock pessimism              0.000     0.872    
    SLICE_X5Y101         FDCE (Hold_fdce_C_D)         0.105     0.977    en_1kHz_count/m_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 timer_reg/ini_reg_min/m_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/ini_reg_min/m_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.731%)  route 0.101ns (35.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.597     0.599    timer_reg/ini_reg_min/clk_out1
    SLICE_X7Y111         FDCE                                         r  timer_reg/ini_reg_min/m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDCE (Prop_fdce_C_Q)         0.141     0.740 r  timer_reg/ini_reg_min/m_reg[2]/Q
                         net (fo=6, routed)           0.101     0.841    timer_reg/ini_reg_min/ini_min_m[2]
    SLICE_X6Y111         LUT6 (Prop_lut6_I2_O)        0.045     0.886 r  timer_reg/ini_reg_min/m[4]_i_1__5/O
                         net (fo=1, routed)           0.000     0.886    timer_reg/ini_reg_min/p_0_in__0[4]
    SLICE_X6Y111         FDCE                                         r  timer_reg/ini_reg_min/m_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.867     0.869    timer_reg/ini_reg_min/clk_out1
    SLICE_X6Y111         FDCE                                         r  timer_reg/ini_reg_min/m_reg[4]/C
                         clock pessimism             -0.258     0.612    
    SLICE_X6Y111         FDCE (Hold_fdce_C_D)         0.120     0.732    timer_reg/ini_reg_min/m_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 en_1Hz_count/m_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.366ns (67.938%)  route 0.173ns (32.062%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.603     0.605    en_1Hz_count/clk_out1
    SLICE_X0Y99          FDCE                                         r  en_1Hz_count/m_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141     0.746 r  en_1Hz_count/m_reg[19]/Q
                         net (fo=2, routed)           0.172     0.918    en_1Hz_count/m_reg[19]
    SLICE_X0Y99          LUT2 (Prop_lut2_I0_O)        0.045     0.963 r  en_1Hz_count/m[16]_i_2/O
                         net (fo=1, routed)           0.000     0.963    en_1Hz_count/m[16]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.078 r  en_1Hz_count/m_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.078    en_1Hz_count/m_reg[16]_i_1__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.143 r  en_1Hz_count/m_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.143    en_1Hz_count/m_reg[20]_i_1_n_5
    SLICE_X0Y100         FDCE                                         r  en_1Hz_count/m_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.873     0.875    en_1Hz_count/clk_out1
    SLICE_X0Y100         FDCE                                         r  en_1Hz_count/m_reg[22]/C
                         clock pessimism              0.000     0.875    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.105     0.980    en_1Hz_count/m_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y100     ac/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y100     ac/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y100     ad/alarm_on_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X6Y105     alarm_reg/count_hours/m_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y106     alarm_reg/count_hours/m_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y106     alarm_reg/count_hours/m_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y106     alarm_reg/count_hours/m_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y106     alarm_reg/count_hours/m_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y100     ac/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y100     ac/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y100     ad/alarm_on_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y102     rt_clock/increment_minute/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y102     rt_clock/increment_minute/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y102     sd/disp_ptr_inc/m_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y102     sd/disp_ptr_inc/m_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y100     en_1Hz_count/m_reg[20]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y100     en_1Hz_count/m_reg[21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y100     en_1Hz_count/m_reg[22]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y100     ac/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y100     ac/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y100     ad/alarm_on_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y105     alarm_reg/count_hours/m_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y106     alarm_reg/count_hours/m_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y106     alarm_reg/count_hours/m_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y106     alarm_reg/count_hours/m_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y106     alarm_reg/count_hours/m_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y103     alarm_reg/count_minute/m_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y103     alarm_reg/count_minute/m_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      196.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.566ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.743ns  (required time - arrival time)
  Source:                 timer_reg/ini_reg_sec/m_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_sec/m_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.636ns (26.371%)  route 1.776ns (73.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 201.592 - 200.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.632     1.634    timer_reg/ini_reg_sec/clk_out1
    SLICE_X8Y105         FDCE                                         r  timer_reg/ini_reg_sec/m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDCE (Prop_fdce_C_Q)         0.518     2.152 f  timer_reg/ini_reg_sec/m_reg[2]/Q
                         net (fo=6, routed)           0.685     2.837    timer_reg/ini_reg_sec/ini_sec_m[2]
    SLICE_X7Y108         LUT3 (Prop_lut3_I2_O)        0.118     2.955 f  timer_reg/ini_reg_sec/m_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           1.091     4.046    timer_reg/dec_sec/m_reg[2]
    SLICE_X6Y108         FDPE                                         f  timer_reg/dec_sec/m_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.589   201.592    timer_reg/dec_sec/clk_out1
    SLICE_X6Y108         FDPE                                         r  timer_reg/dec_sec/m_reg[2]_P/C
                         clock pessimism              0.077   201.669    
                         clock uncertainty           -0.318   201.351    
    SLICE_X6Y108         FDPE (Recov_fdpe_C_PRE)     -0.563   200.788    timer_reg/dec_sec/m_reg[2]_P
  -------------------------------------------------------------------
                         required time                        200.788    
                         arrival time                          -4.046    
  -------------------------------------------------------------------
                         slack                                196.743    

Slack (MET) :             196.840ns  (required time - arrival time)
  Source:                 timer_reg/ini_reg_sec/m_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_sec/m_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.642ns (25.969%)  route 1.830ns (74.031%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 201.592 - 200.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.632     1.634    timer_reg/ini_reg_sec/clk_out1
    SLICE_X8Y105         FDCE                                         r  timer_reg/ini_reg_sec/m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDCE (Prop_fdce_C_Q)         0.518     2.152 r  timer_reg/ini_reg_sec/m_reg[2]/Q
                         net (fo=6, routed)           0.685     2.837    timer_reg/ini_reg_sec/ini_sec_m[2]
    SLICE_X7Y108         LUT3 (Prop_lut3_I2_O)        0.124     2.961 f  timer_reg/ini_reg_sec/m_reg[2]_LDC_i_2__0/O
                         net (fo=2, routed)           1.145     4.106    timer_reg/dec_sec/m_reg[2]_0
    SLICE_X4Y108         FDCE                                         f  timer_reg/dec_sec/m_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.589   201.592    timer_reg/dec_sec/clk_out1
    SLICE_X4Y108         FDCE                                         r  timer_reg/dec_sec/m_reg[2]_C/C
                         clock pessimism              0.077   201.669    
                         clock uncertainty           -0.318   201.351    
    SLICE_X4Y108         FDCE (Recov_fdce_C_CLR)     -0.405   200.946    timer_reg/dec_sec/m_reg[2]_C
  -------------------------------------------------------------------
                         required time                        200.946    
                         arrival time                          -4.106    
  -------------------------------------------------------------------
                         slack                                196.840    

Slack (MET) :             196.849ns  (required time - arrival time)
  Source:                 timer_reg/ini_reg_sec/m_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_sec/m_reg[1]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 0.799ns (34.976%)  route 1.485ns (65.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 201.593 - 200.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.632     1.634    timer_reg/ini_reg_sec/clk_out1
    SLICE_X8Y105         FDCE                                         r  timer_reg/ini_reg_sec/m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDCE (Prop_fdce_C_Q)         0.478     2.112 f  timer_reg/ini_reg_sec/m_reg[1]/Q
                         net (fo=7, routed)           0.942     3.054    timer_reg/ini_reg_sec/ini_sec_m[1]
    SLICE_X6Y106         LUT3 (Prop_lut3_I2_O)        0.321     3.375 f  timer_reg/ini_reg_sec/m_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.543     3.918    timer_reg/dec_sec/m_reg[1]
    SLICE_X6Y106         FDPE                                         f  timer_reg/dec_sec/m_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.590   201.593    timer_reg/dec_sec/clk_out1
    SLICE_X6Y106         FDPE                                         r  timer_reg/dec_sec/m_reg[1]_P/C
                         clock pessimism              0.077   201.670    
                         clock uncertainty           -0.318   201.352    
    SLICE_X6Y106         FDPE (Recov_fdpe_C_PRE)     -0.585   200.767    timer_reg/dec_sec/m_reg[1]_P
  -------------------------------------------------------------------
                         required time                        200.767    
                         arrival time                          -3.918    
  -------------------------------------------------------------------
                         slack                                196.849    

Slack (MET) :             196.965ns  (required time - arrival time)
  Source:                 timer_reg/ini_reg_sec/m_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_sec/m_reg[1]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.773ns (32.938%)  route 1.574ns (67.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 201.592 - 200.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.632     1.634    timer_reg/ini_reg_sec/clk_out1
    SLICE_X8Y105         FDCE                                         r  timer_reg/ini_reg_sec/m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDCE (Prop_fdce_C_Q)         0.478     2.112 r  timer_reg/ini_reg_sec/m_reg[1]/Q
                         net (fo=7, routed)           0.942     3.054    timer_reg/ini_reg_sec/ini_sec_m[1]
    SLICE_X6Y106         LUT3 (Prop_lut3_I2_O)        0.295     3.349 f  timer_reg/ini_reg_sec/m_reg[1]_LDC_i_2__0/O
                         net (fo=2, routed)           0.632     3.981    timer_reg/dec_sec/m_reg[1]_0
    SLICE_X5Y107         FDCE                                         f  timer_reg/dec_sec/m_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.589   201.592    timer_reg/dec_sec/clk_out1
    SLICE_X5Y107         FDCE                                         r  timer_reg/dec_sec/m_reg[1]_C/C
                         clock pessimism              0.077   201.669    
                         clock uncertainty           -0.318   201.351    
    SLICE_X5Y107         FDCE (Recov_fdce_C_CLR)     -0.405   200.946    timer_reg/dec_sec/m_reg[1]_C
  -------------------------------------------------------------------
                         required time                        200.946    
                         arrival time                          -3.981    
  -------------------------------------------------------------------
                         slack                                196.965    

Slack (MET) :             196.979ns  (required time - arrival time)
  Source:                 timer_reg/ini_reg_min/m_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_min/m_reg[4]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.637ns (30.407%)  route 1.458ns (69.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 201.593 - 200.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.707     1.709    timer_reg/ini_reg_min/clk_out1
    SLICE_X6Y111         FDCE                                         r  timer_reg/ini_reg_min/m_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDCE (Prop_fdce_C_Q)         0.518     2.227 f  timer_reg/ini_reg_min/m_reg[4]/Q
                         net (fo=6, routed)           0.611     2.838    timer_reg/ini_reg_min/ini_min_m[4]
    SLICE_X4Y111         LUT3 (Prop_lut3_I2_O)        0.119     2.957 f  timer_reg/ini_reg_min/m_reg[4]_LDC_i_1__0/O
                         net (fo=2, routed)           0.846     3.804    timer_reg/dec_min/m_reg[4]
    SLICE_X2Y110         FDPE                                         f  timer_reg/dec_min/m_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.590   201.593    timer_reg/dec_min/clk_out1
    SLICE_X2Y110         FDPE                                         r  timer_reg/dec_min/m_reg[4]_P/C
                         clock pessimism              0.077   201.670    
                         clock uncertainty           -0.318   201.352    
    SLICE_X2Y110         FDPE (Recov_fdpe_C_PRE)     -0.569   200.783    timer_reg/dec_min/m_reg[4]_P
  -------------------------------------------------------------------
                         required time                        200.783    
                         arrival time                          -3.804    
  -------------------------------------------------------------------
                         slack                                196.979    

Slack (MET) :             197.001ns  (required time - arrival time)
  Source:                 timer_reg/ini_reg_sec/m_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_sec/m_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.637ns (29.612%)  route 1.514ns (70.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 201.594 - 200.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.632     1.634    timer_reg/ini_reg_sec/clk_out1
    SLICE_X8Y105         FDCE                                         r  timer_reg/ini_reg_sec/m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDCE (Prop_fdce_C_Q)         0.518     2.152 f  timer_reg/ini_reg_sec/m_reg[0]/Q
                         net (fo=8, routed)           0.825     2.977    timer_reg/ini_reg_sec/ini_sec_m[0]
    SLICE_X4Y107         LUT3 (Prop_lut3_I2_O)        0.119     3.096 f  timer_reg/ini_reg_sec/m_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.689     3.785    timer_reg/dec_sec/m_reg[0]
    SLICE_X1Y108         FDPE                                         f  timer_reg/dec_sec/m_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.591   201.594    timer_reg/dec_sec/clk_out1
    SLICE_X1Y108         FDPE                                         r  timer_reg/dec_sec/m_reg[0]_P/C
                         clock pessimism              0.077   201.671    
                         clock uncertainty           -0.318   201.353    
    SLICE_X1Y108         FDPE (Recov_fdpe_C_PRE)     -0.567   200.786    timer_reg/dec_sec/m_reg[0]_P
  -------------------------------------------------------------------
                         required time                        200.786    
                         arrival time                          -3.785    
  -------------------------------------------------------------------
                         slack                                197.001    

Slack (MET) :             197.036ns  (required time - arrival time)
  Source:                 timer_reg/ini_reg_sec/m_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_sec/m_reg[3]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.642ns (28.220%)  route 1.633ns (71.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 201.591 - 200.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.632     1.634    timer_reg/ini_reg_sec/clk_out1
    SLICE_X8Y105         FDCE                                         r  timer_reg/ini_reg_sec/m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDCE (Prop_fdce_C_Q)         0.518     2.152 r  timer_reg/ini_reg_sec/m_reg[3]/Q
                         net (fo=6, routed)           0.815     2.967    timer_reg/ini_reg_sec/ini_sec_m[3]
    SLICE_X7Y108         LUT3 (Prop_lut3_I2_O)        0.124     3.091 f  timer_reg/ini_reg_sec/m_reg[3]_LDC_i_2__0/O
                         net (fo=2, routed)           0.818     3.909    timer_reg/dec_sec/m_reg[3]_0
    SLICE_X7Y110         FDCE                                         f  timer_reg/dec_sec/m_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.588   201.591    timer_reg/dec_sec/clk_out1
    SLICE_X7Y110         FDCE                                         r  timer_reg/dec_sec/m_reg[3]_C/C
                         clock pessimism              0.077   201.668    
                         clock uncertainty           -0.318   201.350    
    SLICE_X7Y110         FDCE (Recov_fdce_C_CLR)     -0.405   200.945    timer_reg/dec_sec/m_reg[3]_C
  -------------------------------------------------------------------
                         required time                        200.945    
                         arrival time                          -3.909    
  -------------------------------------------------------------------
                         slack                                197.036    

Slack (MET) :             197.073ns  (required time - arrival time)
  Source:                 timer_reg/ini_reg_min/m_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_min/m_reg[5]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.637ns (31.837%)  route 1.364ns (68.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 201.593 - 200.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.707     1.709    timer_reg/ini_reg_min/clk_out1
    SLICE_X6Y111         FDCE                                         r  timer_reg/ini_reg_min/m_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDCE (Prop_fdce_C_Q)         0.518     2.227 f  timer_reg/ini_reg_min/m_reg[5]/Q
                         net (fo=6, routed)           0.587     2.814    timer_reg/ini_reg_min/ini_min_m[5]
    SLICE_X5Y109         LUT3 (Prop_lut3_I2_O)        0.119     2.933 f  timer_reg/ini_reg_min/m_reg[5]_LDC_i_1__0/O
                         net (fo=2, routed)           0.777     3.710    timer_reg/dec_min/m_reg[5]
    SLICE_X2Y109         FDPE                                         f  timer_reg/dec_min/m_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.590   201.593    timer_reg/dec_min/clk_out1
    SLICE_X2Y109         FDPE                                         r  timer_reg/dec_min/m_reg[5]_P/C
                         clock pessimism              0.077   201.670    
                         clock uncertainty           -0.318   201.352    
    SLICE_X2Y109         FDPE (Recov_fdpe_C_PRE)     -0.569   200.783    timer_reg/dec_min/m_reg[5]_P
  -------------------------------------------------------------------
                         required time                        200.783    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                197.073    

Slack (MET) :             197.145ns  (required time - arrival time)
  Source:                 timer_reg/ini_reg_min/m_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_min/m_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.573ns (29.687%)  route 1.357ns (70.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 201.591 - 200.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.707     1.709    timer_reg/ini_reg_min/clk_out1
    SLICE_X7Y111         FDCE                                         r  timer_reg/ini_reg_min/m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDCE (Prop_fdce_C_Q)         0.456     2.165 f  timer_reg/ini_reg_min/m_reg[0]/Q
                         net (fo=8, routed)           0.484     2.649    timer_reg/ini_reg_min/ini_min_m[0]
    SLICE_X6Y110         LUT3 (Prop_lut3_I2_O)        0.117     2.766 f  timer_reg/ini_reg_min/m_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.873     3.639    timer_reg/dec_min/m_reg[0]
    SLICE_X5Y109         FDPE                                         f  timer_reg/dec_min/m_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.588   201.591    timer_reg/dec_min/clk_out1
    SLICE_X5Y109         FDPE                                         r  timer_reg/dec_min/m_reg[0]_P/C
                         clock pessimism              0.094   201.685    
                         clock uncertainty           -0.318   201.367    
    SLICE_X5Y109         FDPE (Recov_fdpe_C_PRE)     -0.583   200.784    timer_reg/dec_min/m_reg[0]_P
  -------------------------------------------------------------------
                         required time                        200.784    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                197.145    

Slack (MET) :             197.149ns  (required time - arrival time)
  Source:                 timer_reg/ini_reg_sec/m_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_sec/m_reg[5]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.637ns (31.797%)  route 1.366ns (68.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 201.594 - 200.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.632     1.634    timer_reg/ini_reg_sec/clk_out1
    SLICE_X8Y106         FDCE                                         r  timer_reg/ini_reg_sec/m_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDCE (Prop_fdce_C_Q)         0.518     2.152 f  timer_reg/ini_reg_sec/m_reg[5]/Q
                         net (fo=6, routed)           0.524     2.676    timer_reg/ini_reg_sec/ini_sec_m[5]
    SLICE_X7Y106         LUT3 (Prop_lut3_I2_O)        0.119     2.795 f  timer_reg/ini_reg_sec/m_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.842     3.637    timer_reg/dec_sec/m_reg[5]
    SLICE_X3Y108         FDPE                                         f  timer_reg/dec_sec/m_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         1.591   201.594    timer_reg/dec_sec/clk_out1
    SLICE_X3Y108         FDPE                                         r  timer_reg/dec_sec/m_reg[5]_P/C
                         clock pessimism              0.077   201.671    
                         clock uncertainty           -0.318   201.353    
    SLICE_X3Y108         FDPE (Recov_fdpe_C_PRE)     -0.567   200.786    timer_reg/dec_sec/m_reg[5]_P
  -------------------------------------------------------------------
                         required time                        200.786    
                         arrival time                          -3.637    
  -------------------------------------------------------------------
                         slack                                197.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 timer_reg/ini_reg_min/m_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_min/m_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.042%)  route 0.330ns (63.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.597     0.599    timer_reg/ini_reg_min/clk_out1
    SLICE_X7Y111         FDCE                                         r  timer_reg/ini_reg_min/m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDCE (Prop_fdce_C_Q)         0.141     0.740 r  timer_reg/ini_reg_min/m_reg[0]/Q
                         net (fo=8, routed)           0.202     0.941    timer_reg/ini_reg_min/ini_min_m[0]
    SLICE_X6Y110         LUT3 (Prop_lut3_I2_O)        0.045     0.986 f  timer_reg/ini_reg_min/m_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.128     1.115    timer_reg/dec_min/m_reg[0]_0
    SLICE_X6Y109         FDCE                                         f  timer_reg/dec_min/m_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.868     0.870    timer_reg/dec_min/clk_out1
    SLICE_X6Y109         FDCE                                         r  timer_reg/dec_min/m_reg[0]_C/C
                         clock pessimism             -0.255     0.616    
    SLICE_X6Y109         FDCE (Remov_fdce_C_CLR)     -0.067     0.549    timer_reg/dec_min/m_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 timer_reg/ini_reg_min/m_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_min/m_reg[3]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.219%)  route 0.358ns (65.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.597     0.599    timer_reg/ini_reg_min/clk_out1
    SLICE_X7Y111         FDCE                                         r  timer_reg/ini_reg_min/m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDCE (Prop_fdce_C_Q)         0.141     0.740 r  timer_reg/ini_reg_min/m_reg[3]/Q
                         net (fo=6, routed)           0.170     0.910    timer_reg/ini_reg_min/ini_min_m[3]
    SLICE_X5Y111         LUT3 (Prop_lut3_I2_O)        0.045     0.955 f  timer_reg/ini_reg_min/m_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.187     1.142    timer_reg/dec_min/m_reg[3]_0
    SLICE_X4Y109         FDCE                                         f  timer_reg/dec_min/m_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.868     0.870    timer_reg/dec_min/clk_out1
    SLICE_X4Y109         FDCE                                         r  timer_reg/dec_min/m_reg[3]_C/C
                         clock pessimism             -0.255     0.616    
    SLICE_X4Y109         FDCE (Remov_fdce_C_CLR)     -0.092     0.524    timer_reg/dec_min/m_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 timer_reg/ini_reg_min/m_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_min/m_reg[1]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.227ns (36.084%)  route 0.402ns (63.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.597     0.599    timer_reg/ini_reg_min/clk_out1
    SLICE_X7Y111         FDCE                                         r  timer_reg/ini_reg_min/m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDCE (Prop_fdce_C_Q)         0.128     0.727 r  timer_reg/ini_reg_min/m_reg[1]/Q
                         net (fo=7, routed)           0.216     0.942    timer_reg/ini_reg_min/ini_min_m[1]
    SLICE_X6Y111         LUT3 (Prop_lut3_I2_O)        0.099     1.041 f  timer_reg/ini_reg_min/m_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.186     1.228    timer_reg/dec_min/m_reg[1]_0
    SLICE_X6Y110         FDCE                                         f  timer_reg/dec_min/m_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.867     0.869    timer_reg/dec_min/clk_out1
    SLICE_X6Y110         FDCE                                         r  timer_reg/dec_min/m_reg[1]_C/C
                         clock pessimism             -0.255     0.615    
    SLICE_X6Y110         FDCE (Remov_fdce_C_CLR)     -0.067     0.548    timer_reg/dec_min/m_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -0.548    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 timer_reg/ini_reg_min/m_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_min/m_reg[4]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.209ns (32.998%)  route 0.424ns (67.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.597     0.599    timer_reg/ini_reg_min/clk_out1
    SLICE_X6Y111         FDCE                                         r  timer_reg/ini_reg_min/m_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDCE (Prop_fdce_C_Q)         0.164     0.763 r  timer_reg/ini_reg_min/m_reg[4]/Q
                         net (fo=6, routed)           0.239     1.002    timer_reg/ini_reg_min/ini_min_m[4]
    SLICE_X4Y111         LUT3 (Prop_lut3_I2_O)        0.045     1.047 f  timer_reg/ini_reg_min/m_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.185     1.232    timer_reg/dec_min/m_reg[4]_0
    SLICE_X3Y110         FDCE                                         f  timer_reg/dec_min/m_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.871     0.873    timer_reg/dec_min/clk_out1
    SLICE_X3Y110         FDCE                                         r  timer_reg/dec_min/m_reg[4]_C/C
                         clock pessimism             -0.234     0.639    
    SLICE_X3Y110         FDCE (Remov_fdce_C_CLR)     -0.092     0.547    timer_reg/dec_min/m_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 timer_reg/ini_reg_min/m_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_min/m_reg[2]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.187ns (30.318%)  route 0.430ns (69.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.597     0.599    timer_reg/ini_reg_min/clk_out1
    SLICE_X7Y111         FDCE                                         r  timer_reg/ini_reg_min/m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDCE (Prop_fdce_C_Q)         0.141     0.740 f  timer_reg/ini_reg_min/m_reg[2]/Q
                         net (fo=6, routed)           0.234     0.974    timer_reg/ini_reg_min/ini_min_m[2]
    SLICE_X4Y111         LUT3 (Prop_lut3_I2_O)        0.046     1.020 f  timer_reg/ini_reg_min/m_reg[2]_LDC_i_1__0/O
                         net (fo=2, routed)           0.195     1.215    timer_reg/dec_min/m_reg[2]
    SLICE_X3Y111         FDPE                                         f  timer_reg/dec_min/m_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.871     0.873    timer_reg/dec_min/clk_out1
    SLICE_X3Y111         FDPE                                         r  timer_reg/dec_min/m_reg[2]_P/C
                         clock pessimism             -0.234     0.639    
    SLICE_X3Y111         FDPE (Remov_fdpe_C_PRE)     -0.157     0.482    timer_reg/dec_min/m_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -0.482    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 timer_reg/ini_reg_min/m_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_min/m_reg[5]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.209ns (30.544%)  route 0.475ns (69.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.597     0.599    timer_reg/ini_reg_min/clk_out1
    SLICE_X6Y111         FDCE                                         r  timer_reg/ini_reg_min/m_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDCE (Prop_fdce_C_Q)         0.164     0.763 r  timer_reg/ini_reg_min/m_reg[5]/Q
                         net (fo=6, routed)           0.232     0.994    timer_reg/ini_reg_min/ini_min_m[5]
    SLICE_X5Y109         LUT3 (Prop_lut3_I2_O)        0.045     1.039 f  timer_reg/ini_reg_min/m_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.244     1.283    timer_reg/dec_min/m_reg[5]_0
    SLICE_X3Y109         FDCE                                         f  timer_reg/dec_min/m_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.871     0.873    timer_reg/dec_min/clk_out1
    SLICE_X3Y109         FDCE                                         r  timer_reg/dec_min/m_reg[5]_C/C
                         clock pessimism             -0.234     0.640    
    SLICE_X3Y109         FDCE (Remov_fdce_C_CLR)     -0.092     0.548    timer_reg/dec_min/m_reg[5]_C
  -------------------------------------------------------------------
                         required time                         -0.548    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 timer_reg/ini_reg_min/m_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_min/m_reg[3]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.189ns (28.365%)  route 0.477ns (71.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.597     0.599    timer_reg/ini_reg_min/clk_out1
    SLICE_X7Y111         FDCE                                         r  timer_reg/ini_reg_min/m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDCE (Prop_fdce_C_Q)         0.141     0.740 f  timer_reg/ini_reg_min/m_reg[3]/Q
                         net (fo=6, routed)           0.170     0.910    timer_reg/ini_reg_min/ini_min_m[3]
    SLICE_X5Y111         LUT3 (Prop_lut3_I2_O)        0.048     0.958 f  timer_reg/ini_reg_min/m_reg[3]_LDC_i_1__0/O
                         net (fo=2, routed)           0.307     1.265    timer_reg/dec_min/m_reg[3]
    SLICE_X2Y108         FDPE                                         f  timer_reg/dec_min/m_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.871     0.873    timer_reg/dec_min/clk_out1
    SLICE_X2Y108         FDPE                                         r  timer_reg/dec_min/m_reg[3]_P/C
                         clock pessimism             -0.234     0.640    
    SLICE_X2Y108         FDPE (Remov_fdpe_C_PRE)     -0.133     0.507    timer_reg/dec_min/m_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 timer_reg/ini_reg_min/m_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_min/m_reg[1]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.231ns (36.655%)  route 0.399ns (63.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.597     0.599    timer_reg/ini_reg_min/clk_out1
    SLICE_X7Y111         FDCE                                         r  timer_reg/ini_reg_min/m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDCE (Prop_fdce_C_Q)         0.128     0.727 f  timer_reg/ini_reg_min/m_reg[1]/Q
                         net (fo=7, routed)           0.216     0.942    timer_reg/ini_reg_min/ini_min_m[1]
    SLICE_X6Y111         LUT3 (Prop_lut3_I2_O)        0.103     1.045 f  timer_reg/ini_reg_min/m_reg[1]_LDC_i_1__0/O
                         net (fo=2, routed)           0.184     1.229    timer_reg/dec_min/m_reg[1]
    SLICE_X5Y111         FDPE                                         f  timer_reg/dec_min/m_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.867     0.869    timer_reg/dec_min/clk_out1
    SLICE_X5Y111         FDPE                                         r  timer_reg/dec_min/m_reg[1]_P/C
                         clock pessimism             -0.255     0.615    
    SLICE_X5Y111         FDPE (Remov_fdpe_C_PRE)     -0.163     0.452    timer_reg/dec_min/m_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 timer_reg/ini_reg_min/m_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_min/m_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.186ns (25.983%)  route 0.530ns (74.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.597     0.599    timer_reg/ini_reg_min/clk_out1
    SLICE_X7Y111         FDCE                                         r  timer_reg/ini_reg_min/m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDCE (Prop_fdce_C_Q)         0.141     0.740 r  timer_reg/ini_reg_min/m_reg[2]/Q
                         net (fo=6, routed)           0.234     0.974    timer_reg/ini_reg_min/ini_min_m[2]
    SLICE_X4Y111         LUT3 (Prop_lut3_I2_O)        0.045     1.019 f  timer_reg/ini_reg_min/m_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.295     1.315    timer_reg/dec_min/m_reg[2]_0
    SLICE_X4Y110         FDCE                                         f  timer_reg/dec_min/m_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.867     0.869    timer_reg/dec_min/clk_out1
    SLICE_X4Y110         FDCE                                         r  timer_reg/dec_min/m_reg[2]_C/C
                         clock pessimism             -0.255     0.615    
    SLICE_X4Y110         FDCE (Remov_fdce_C_CLR)     -0.092     0.523    timer_reg/dec_min/m_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 timer_reg/ini_reg_sec/m_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_sec/m_reg[5]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.209ns (27.324%)  route 0.556ns (72.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.571     0.573    timer_reg/ini_reg_sec/clk_out1
    SLICE_X8Y106         FDCE                                         r  timer_reg/ini_reg_sec/m_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDCE (Prop_fdce_C_Q)         0.164     0.737 r  timer_reg/ini_reg_sec/m_reg[5]/Q
                         net (fo=6, routed)           0.251     0.988    timer_reg/ini_reg_sec/ini_sec_m[5]
    SLICE_X7Y106         LUT3 (Prop_lut3_I2_O)        0.045     1.033 f  timer_reg/ini_reg_sec/m_reg[5]_LDC_i_2__0/O
                         net (fo=2, routed)           0.304     1.338    timer_reg/dec_sec/m_reg[5]_0
    SLICE_X5Y108         FDCE                                         f  timer_reg/dec_sec/m_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=476, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=178, routed)         0.868     0.870    timer_reg/dec_sec/clk_out1
    SLICE_X5Y108         FDCE                                         r  timer_reg/dec_sec/m_reg[5]_C/C
                         clock pessimism             -0.234     0.637    
    SLICE_X5Y108         FDCE (Remov_fdce_C_CLR)     -0.092     0.545    timer_reg/dec_sec/m_reg[5]_C
  -------------------------------------------------------------------
                         required time                         -0.545    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.793    





