#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Sun Nov 26 03:05:14 2017
# Process ID: 9796
# Log file: G:/vhdl/thcomips/planAhead_run_5/planAhead.log
# Journal file: G:/vhdl/thcomips/planAhead_run_5/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source G:/vhdl/thcomips/pa.fromNetlist.tcl
# create_project -name thcomips -dir "G:/vhdl/thcomips/planAhead_run_5" -part xc3s1200efg320-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "G:/vhdl/thcomips/cpu_top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {G:/vhdl/thcomips} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "cpu_top.ucf" [current_fileset -constrset]
Adding file 'G:/vhdl/thcomips/cpu_top.ucf' to fileset 'constrs_1'
# add_files [list {cpu_top.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s1200efg320-4
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design cpu_top.ngc ...
WARNING:NetListWriters:298 - No output is written to cpu_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus IDEX_1/imm_out<15 : 0> on block cpu_top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus op/A_addr<2 : 0> on block cpu_top is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file cpu_top.edif ...
ngc2edif: Total memory usage is 83828 kilobytes

Parsing EDIF File [./planAhead_run_5/thcomips.data/cache/cpu_top_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_5/thcomips.data/cache/cpu_top_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
WARNING: [Netlist 29-43] Netlist 'cpu_top' is not ideal for floorplanning, since the cellview 'cpu_top' defined in file 'cpu_top.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [G:/vhdl/thcomips/cpu_top.ucf]
Finished Parsing UCF File [G:/vhdl/thcomips/cpu_top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 95b5ebfe
link_design: Time (s): elapsed = 00:00:10 . Memory (MB): peak = 537.176 ; gain = 79.285
startgroup
set_property package_pin F8 [get_ports {digit[6]}]
endgroup
startgroup
set_property package_pin E8 [get_ports {digit[5]}]
endgroup
startgroup
set_property package_pin A8 [get_ports {digit[4]}]
endgroup
startgroup
set_property package_pin F7 [get_ports {digit[3]}]
endgroup
startgroup
set_property package_pin E7 [get_ports {digit[2]}]
endgroup
startgroup
set_property package_pin D7 [get_ports {digit[1]}]
endgroup
startgroup
set_property package_pin C7 [get_ports {digit[0]}]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See G:/vhdl/thcomips\planAhead_pid9796.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Nov 26 03:06:58 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
