// Seed: 4271603843
module module_0 ();
  assign id_1[1] = -1 & 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always_latch if (1) $display(1, -1, id_6);
  tri  id_8 = id_5.id_3, id_9;
  wire id_10;
  wire id_11;
  wire id_12;
  assign id_8 = id_4;
  wire id_13, id_14;
  module_0 modCall_1 ();
  id_15(
      1'b0
  );
  assign id_5 = id_6 <-> id_4;
endmodule
