Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Nov 23 01:50:18 2023
| Host         : 8d920e292c80 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file game_top_timing_summary_routed.rpt -pb game_top_timing_summary_routed.pb -rpx game_top_timing_summary_routed.rpx -warn_on_violation
| Design       : game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3159)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6233)
5. checking no_input_delay (6)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3159)
---------------------------
 There are 3159 register/latch pins with no clock driven by root clock pin: logclk_reg[16]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6233)
---------------------------------------------------
 There are 6233 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.845        0.000                      0                  234        0.163        0.000                      0                  234        1.790        0.000                       0                   120  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 5.992}        11.983          83.448          
  clk_out2_clk_wiz_0  {0.000 105.785}      211.570         4.727           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        6.845        0.000                      0                  200        0.163        0.000                      0                  200        5.492        0.000                       0                    97  
  clk_out2_clk_wiz_0      207.156        0.000                      0                   34        0.280        0.000                      0                   34        1.790        0.000                       0                    19  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.492ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.845ns  (required time - arrival time)
  Source:                 vga/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.766ns (16.768%)  route 3.802ns (83.232%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 10.538 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          1.600    -0.940    vga/clk_out1
    SLICE_X70Y127        FDRE                                         r  vga/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y127        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  vga/hcount_reg[9]/Q
                         net (fo=15, routed)          1.769     1.347    vga/hcount_reg[9]
    SLICE_X71Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.471 r  vga/vcount[9]_i_2/O
                         net (fo=12, routed)          1.265     2.735    vga/vcount[9]_i_2_n_0
    SLICE_X80Y128        LUT3 (Prop_lut3_I1_O)        0.124     2.859 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.769     3.628    vga/vcount[9]_i_1_n_0
    SLICE_X81Y128        FDRE                                         r  vga/vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          1.575    10.538    vga/clk_out1
    SLICE_X81Y128        FDRE                                         r  vga/vcount_reg[0]/C
                         clock pessimism              0.560    11.097    
                         clock uncertainty           -0.195    10.903    
    SLICE_X81Y128        FDRE (Setup_fdre_C_R)       -0.429    10.474    vga/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         10.474    
                         arrival time                          -3.628    
  -------------------------------------------------------------------
                         slack                                  6.845    

Slack (MET) :             6.845ns  (required time - arrival time)
  Source:                 vga/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.766ns (16.768%)  route 3.802ns (83.232%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 10.538 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          1.600    -0.940    vga/clk_out1
    SLICE_X70Y127        FDRE                                         r  vga/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y127        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  vga/hcount_reg[9]/Q
                         net (fo=15, routed)          1.769     1.347    vga/hcount_reg[9]
    SLICE_X71Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.471 r  vga/vcount[9]_i_2/O
                         net (fo=12, routed)          1.265     2.735    vga/vcount[9]_i_2_n_0
    SLICE_X80Y128        LUT3 (Prop_lut3_I1_O)        0.124     2.859 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.769     3.628    vga/vcount[9]_i_1_n_0
    SLICE_X81Y128        FDRE                                         r  vga/vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          1.575    10.538    vga/clk_out1
    SLICE_X81Y128        FDRE                                         r  vga/vcount_reg[1]/C
                         clock pessimism              0.560    11.097    
                         clock uncertainty           -0.195    10.903    
    SLICE_X81Y128        FDRE (Setup_fdre_C_R)       -0.429    10.474    vga/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                         10.474    
                         arrival time                          -3.628    
  -------------------------------------------------------------------
                         slack                                  6.845    

Slack (MET) :             6.845ns  (required time - arrival time)
  Source:                 vga/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.766ns (16.768%)  route 3.802ns (83.232%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 10.538 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          1.600    -0.940    vga/clk_out1
    SLICE_X70Y127        FDRE                                         r  vga/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y127        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  vga/hcount_reg[9]/Q
                         net (fo=15, routed)          1.769     1.347    vga/hcount_reg[9]
    SLICE_X71Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.471 r  vga/vcount[9]_i_2/O
                         net (fo=12, routed)          1.265     2.735    vga/vcount[9]_i_2_n_0
    SLICE_X80Y128        LUT3 (Prop_lut3_I1_O)        0.124     2.859 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.769     3.628    vga/vcount[9]_i_1_n_0
    SLICE_X81Y128        FDRE                                         r  vga/vcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          1.575    10.538    vga/clk_out1
    SLICE_X81Y128        FDRE                                         r  vga/vcount_reg[4]/C
                         clock pessimism              0.560    11.097    
                         clock uncertainty           -0.195    10.903    
    SLICE_X81Y128        FDRE (Setup_fdre_C_R)       -0.429    10.474    vga/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         10.474    
                         arrival time                          -3.628    
  -------------------------------------------------------------------
                         slack                                  6.845    

Slack (MET) :             6.845ns  (required time - arrival time)
  Source:                 vga/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.766ns (16.768%)  route 3.802ns (83.232%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 10.538 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          1.600    -0.940    vga/clk_out1
    SLICE_X70Y127        FDRE                                         r  vga/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y127        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  vga/hcount_reg[9]/Q
                         net (fo=15, routed)          1.769     1.347    vga/hcount_reg[9]
    SLICE_X71Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.471 r  vga/vcount[9]_i_2/O
                         net (fo=12, routed)          1.265     2.735    vga/vcount[9]_i_2_n_0
    SLICE_X80Y128        LUT3 (Prop_lut3_I1_O)        0.124     2.859 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.769     3.628    vga/vcount[9]_i_1_n_0
    SLICE_X81Y128        FDRE                                         r  vga/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          1.575    10.538    vga/clk_out1
    SLICE_X81Y128        FDRE                                         r  vga/vcount_reg[5]/C
                         clock pessimism              0.560    11.097    
                         clock uncertainty           -0.195    10.903    
    SLICE_X81Y128        FDRE (Setup_fdre_C_R)       -0.429    10.474    vga/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         10.474    
                         arrival time                          -3.628    
  -------------------------------------------------------------------
                         slack                                  6.845    

Slack (MET) :             7.085ns  (required time - arrival time)
  Source:                 vga/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.766ns (17.708%)  route 3.560ns (82.292%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 10.535 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          1.600    -0.940    vga/clk_out1
    SLICE_X70Y127        FDRE                                         r  vga/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y127        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  vga/hcount_reg[9]/Q
                         net (fo=15, routed)          1.769     1.347    vga/hcount_reg[9]
    SLICE_X71Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.471 r  vga/vcount[9]_i_2/O
                         net (fo=12, routed)          1.265     2.735    vga/vcount[9]_i_2_n_0
    SLICE_X80Y128        LUT3 (Prop_lut3_I1_O)        0.124     2.859 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.526     3.386    vga/vcount[9]_i_1_n_0
    SLICE_X79Y128        FDRE                                         r  vga/vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          1.572    10.535    vga/clk_out1
    SLICE_X79Y128        FDRE                                         r  vga/vcount_reg[2]/C
                         clock pessimism              0.560    11.094    
                         clock uncertainty           -0.195    10.900    
    SLICE_X79Y128        FDRE (Setup_fdre_C_R)       -0.429    10.471    vga/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         10.471    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  7.085    

Slack (MET) :             7.085ns  (required time - arrival time)
  Source:                 vga/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.766ns (17.708%)  route 3.560ns (82.292%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 10.535 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          1.600    -0.940    vga/clk_out1
    SLICE_X70Y127        FDRE                                         r  vga/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y127        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  vga/hcount_reg[9]/Q
                         net (fo=15, routed)          1.769     1.347    vga/hcount_reg[9]
    SLICE_X71Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.471 r  vga/vcount[9]_i_2/O
                         net (fo=12, routed)          1.265     2.735    vga/vcount[9]_i_2_n_0
    SLICE_X80Y128        LUT3 (Prop_lut3_I1_O)        0.124     2.859 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.526     3.386    vga/vcount[9]_i_1_n_0
    SLICE_X79Y128        FDRE                                         r  vga/vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          1.572    10.535    vga/clk_out1
    SLICE_X79Y128        FDRE                                         r  vga/vcount_reg[3]/C
                         clock pessimism              0.560    11.094    
                         clock uncertainty           -0.195    10.900    
    SLICE_X79Y128        FDRE (Setup_fdre_C_R)       -0.429    10.471    vga/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         10.471    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  7.085    

Slack (MET) :             7.085ns  (required time - arrival time)
  Source:                 vga/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.766ns (17.708%)  route 3.560ns (82.292%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 10.535 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          1.600    -0.940    vga/clk_out1
    SLICE_X70Y127        FDRE                                         r  vga/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y127        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  vga/hcount_reg[9]/Q
                         net (fo=15, routed)          1.769     1.347    vga/hcount_reg[9]
    SLICE_X71Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.471 r  vga/vcount[9]_i_2/O
                         net (fo=12, routed)          1.265     2.735    vga/vcount[9]_i_2_n_0
    SLICE_X80Y128        LUT3 (Prop_lut3_I1_O)        0.124     2.859 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.526     3.386    vga/vcount[9]_i_1_n_0
    SLICE_X79Y128        FDRE                                         r  vga/vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          1.572    10.535    vga/clk_out1
    SLICE_X79Y128        FDRE                                         r  vga/vcount_reg[6]/C
                         clock pessimism              0.560    11.094    
                         clock uncertainty           -0.195    10.900    
    SLICE_X79Y128        FDRE (Setup_fdre_C_R)       -0.429    10.471    vga/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                         10.471    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  7.085    

Slack (MET) :             7.085ns  (required time - arrival time)
  Source:                 vga/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.766ns (17.708%)  route 3.560ns (82.292%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 10.535 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          1.600    -0.940    vga/clk_out1
    SLICE_X70Y127        FDRE                                         r  vga/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y127        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  vga/hcount_reg[9]/Q
                         net (fo=15, routed)          1.769     1.347    vga/hcount_reg[9]
    SLICE_X71Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.471 r  vga/vcount[9]_i_2/O
                         net (fo=12, routed)          1.265     2.735    vga/vcount[9]_i_2_n_0
    SLICE_X80Y128        LUT3 (Prop_lut3_I1_O)        0.124     2.859 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.526     3.386    vga/vcount[9]_i_1_n_0
    SLICE_X79Y128        FDRE                                         r  vga/vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          1.572    10.535    vga/clk_out1
    SLICE_X79Y128        FDRE                                         r  vga/vcount_reg[7]/C
                         clock pessimism              0.560    11.094    
                         clock uncertainty           -0.195    10.900    
    SLICE_X79Y128        FDRE (Setup_fdre_C_R)       -0.429    10.471    vga/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                         10.471    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  7.085    

Slack (MET) :             7.085ns  (required time - arrival time)
  Source:                 vga/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.766ns (17.708%)  route 3.560ns (82.292%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 10.535 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          1.600    -0.940    vga/clk_out1
    SLICE_X70Y127        FDRE                                         r  vga/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y127        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  vga/hcount_reg[9]/Q
                         net (fo=15, routed)          1.769     1.347    vga/hcount_reg[9]
    SLICE_X71Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.471 r  vga/vcount[9]_i_2/O
                         net (fo=12, routed)          1.265     2.735    vga/vcount[9]_i_2_n_0
    SLICE_X80Y128        LUT3 (Prop_lut3_I1_O)        0.124     2.859 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.526     3.386    vga/vcount[9]_i_1_n_0
    SLICE_X79Y128        FDRE                                         r  vga/vcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          1.572    10.535    vga/clk_out1
    SLICE_X79Y128        FDRE                                         r  vga/vcount_reg[8]/C
                         clock pessimism              0.560    11.094    
                         clock uncertainty           -0.195    10.900    
    SLICE_X79Y128        FDRE (Setup_fdre_C_R)       -0.429    10.471    vga/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         10.471    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  7.085    

Slack (MET) :             7.085ns  (required time - arrival time)
  Source:                 vga/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.766ns (17.708%)  route 3.560ns (82.292%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 10.535 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          1.600    -0.940    vga/clk_out1
    SLICE_X70Y127        FDRE                                         r  vga/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y127        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  vga/hcount_reg[9]/Q
                         net (fo=15, routed)          1.769     1.347    vga/hcount_reg[9]
    SLICE_X71Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.471 r  vga/vcount[9]_i_2/O
                         net (fo=12, routed)          1.265     2.735    vga/vcount[9]_i_2_n_0
    SLICE_X80Y128        LUT3 (Prop_lut3_I1_O)        0.124     2.859 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.526     3.386    vga/vcount[9]_i_1_n_0
    SLICE_X79Y128        FDRE                                         r  vga/vcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          1.572    10.535    vga/clk_out1
    SLICE_X79Y128        FDRE                                         r  vga/vcount_reg[9]/C
                         clock pessimism              0.560    11.094    
                         clock uncertainty           -0.195    10.900    
    SLICE_X79Y128        FDRE (Setup_fdre_C_R)       -0.429    10.471    vga/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         10.471    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  7.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vga/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/curr_x_reg[1]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          0.552    -0.612    vga/clk_out1
    SLICE_X67Y128        FDRE                                         r  vga/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  vga/hcount_reg[0]/Q
                         net (fo=16, routed)          0.110    -0.361    vga/hcount_reg[0]
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.045    -0.316 r  vga/curr_x[1]_i_1/O
                         net (fo=5, routed)           0.000    -0.316    vga/curr_x01_in[1]
    SLICE_X66Y128        FDRE                                         r  vga/curr_x_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          0.822    -0.851    vga/clk_out1
    SLICE_X66Y128        FDRE                                         r  vga/curr_x_reg[1]_rep__1/C
                         clock pessimism              0.252    -0.599    
    SLICE_X66Y128        FDRE (Hold_fdre_C_D)         0.120    -0.479    vga/curr_x_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vga/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/curr_x_reg[5]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.626%)  route 0.126ns (40.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          0.552    -0.612    vga/clk_out1
    SLICE_X71Y128        FDRE                                         r  vga/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  vga/hcount_reg[5]/Q
                         net (fo=24, routed)          0.126    -0.345    vga/hcount_reg[5]
    SLICE_X70Y128        LUT6 (Prop_lut6_I0_O)        0.045    -0.300 r  vga/curr_x[5]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    -0.300    vga/curr_x[5]_rep__1_i_1_n_0
    SLICE_X70Y128        FDRE                                         r  vga/curr_x_reg[5]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          0.822    -0.851    vga/clk_out1
    SLICE_X70Y128        FDRE                                         r  vga/curr_x_reg[5]_rep__1/C
                         clock pessimism              0.252    -0.599    
    SLICE_X70Y128        FDRE (Hold_fdre_C_D)         0.120    -0.479    vga/curr_x_reg[5]_rep__1
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 vga/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/curr_x_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.620%)  route 0.167ns (47.380%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          0.552    -0.612    vga/clk_out1
    SLICE_X68Y128        FDRE                                         r  vga/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  vga/hcount_reg[2]/Q
                         net (fo=14, routed)          0.167    -0.304    vga/hcount_reg[2]
    SLICE_X70Y129        LUT5 (Prop_lut5_I0_O)        0.045    -0.259 r  vga/curr_x[4]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.259    vga/curr_x[4]_rep_i_1_n_0
    SLICE_X70Y129        FDRE                                         r  vga/curr_x_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          0.823    -0.850    vga/clk_out1
    SLICE_X70Y129        FDRE                                         r  vga/curr_x_reg[4]_rep/C
                         clock pessimism              0.253    -0.597    
    SLICE_X70Y129        FDRE (Hold_fdre_C_D)         0.120    -0.477    vga/curr_x_reg[4]_rep
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/curr_y_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.554%)  route 0.168ns (47.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          0.584    -0.580    vga/clk_out1
    SLICE_X79Y128        FDRE                                         r  vga/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  vga/vcount_reg[2]/Q
                         net (fo=25, routed)          0.168    -0.271    vga/vcount_reg__0[2]
    SLICE_X78Y128        LUT2 (Prop_lut2_I1_O)        0.045    -0.226 r  vga/curr_y[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    -0.226    vga/curr_y[2]_rep__0_i_1_n_0
    SLICE_X78Y128        FDRE                                         r  vga/curr_y_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          0.854    -0.819    vga/clk_out1
    SLICE_X78Y128        FDRE                                         r  vga/curr_y_reg[2]_rep__0/C
                         clock pessimism              0.252    -0.567    
    SLICE_X78Y128        FDRE (Hold_fdre_C_D)         0.120    -0.447    vga/curr_y_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/curr_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.032%)  route 0.171ns (47.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          0.552    -0.612    vga/clk_out1
    SLICE_X68Y128        FDRE                                         r  vga/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  vga/hcount_reg[2]/Q
                         net (fo=14, routed)          0.171    -0.300    vga/hcount_reg[2]
    SLICE_X70Y129        LUT6 (Prop_lut6_I2_O)        0.045    -0.255 r  vga/curr_x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    vga/curr_x01_in[5]
    SLICE_X70Y129        FDRE                                         r  vga/curr_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          0.823    -0.850    vga/clk_out1
    SLICE_X70Y129        FDRE                                         r  vga/curr_x_reg[5]/C
                         clock pessimism              0.253    -0.597    
    SLICE_X70Y129        FDRE (Hold_fdre_C_D)         0.121    -0.476    vga/curr_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vga/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/curr_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.966%)  route 0.172ns (48.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          0.584    -0.580    vga/clk_out1
    SLICE_X79Y128        FDRE                                         r  vga/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  vga/vcount_reg[2]/Q
                         net (fo=25, routed)          0.172    -0.267    vga/vcount_reg__0[2]
    SLICE_X78Y128        LUT3 (Prop_lut3_I1_O)        0.045    -0.222 r  vga/curr_y[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    vga/curr_y[3]_i_1_n_0
    SLICE_X78Y128        FDRE                                         r  vga/curr_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          0.854    -0.819    vga/clk_out1
    SLICE_X78Y128        FDRE                                         r  vga/curr_y_reg[3]/C
                         clock pessimism              0.252    -0.567    
    SLICE_X78Y128        FDRE (Hold_fdre_C_D)         0.121    -0.446    vga/curr_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.624%)  route 0.167ns (47.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          0.552    -0.612    vga/clk_out1
    SLICE_X67Y128        FDRE                                         r  vga/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  vga/hcount_reg[1]/Q
                         net (fo=15, routed)          0.167    -0.304    vga/hcount_reg[1]
    SLICE_X71Y128        LUT6 (Prop_lut6_I2_O)        0.045    -0.259 r  vga/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    vga/p_0_in[5]
    SLICE_X71Y128        FDRE                                         r  vga/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          0.822    -0.851    vga/clk_out1
    SLICE_X71Y128        FDRE                                         r  vga/hcount_reg[5]/C
                         clock pessimism              0.275    -0.576    
    SLICE_X71Y128        FDRE (Hold_fdre_C_D)         0.092    -0.484    vga/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.787%)  route 0.172ns (45.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          0.552    -0.612    vga/clk_out1
    SLICE_X70Y127        FDRE                                         r  vga/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  vga/hcount_reg[9]/Q
                         net (fo=15, routed)          0.172    -0.276    vga/hcount_reg[9]
    SLICE_X70Y127        LUT5 (Prop_lut5_I0_O)        0.045    -0.231 r  vga/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    vga/p_0_in[9]
    SLICE_X70Y127        FDRE                                         r  vga/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          0.821    -0.852    vga/clk_out1
    SLICE_X70Y127        FDRE                                         r  vga/hcount_reg[9]/C
                         clock pessimism              0.240    -0.612    
    SLICE_X70Y127        FDRE (Hold_fdre_C_D)         0.121    -0.491    vga/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.190ns (47.198%)  route 0.213ns (52.802%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          0.552    -0.612    vga/clk_out1
    SLICE_X67Y128        FDRE                                         r  vga/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  vga/hcount_reg[0]/Q
                         net (fo=16, routed)          0.213    -0.259    vga/hcount_reg[0]
    SLICE_X71Y128        LUT5 (Prop_lut5_I3_O)        0.049    -0.210 r  vga/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    vga/hcount[4]_i_1_n_0
    SLICE_X71Y128        FDRE                                         r  vga/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          0.822    -0.851    vga/clk_out1
    SLICE_X71Y128        FDRE                                         r  vga/hcount_reg[4]/C
                         clock pessimism              0.275    -0.576    
    SLICE_X71Y128        FDRE (Hold_fdre_C_D)         0.104    -0.472    vga/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 vga/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.226ns (56.429%)  route 0.175ns (43.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          0.552    -0.612    vga/clk_out1
    SLICE_X71Y128        FDRE                                         r  vga/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y128        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  vga/hcount_reg[6]/Q
                         net (fo=20, routed)          0.175    -0.310    vga/hcount_reg[6]
    SLICE_X70Y127        LUT6 (Prop_lut6_I5_O)        0.098    -0.212 r  vga/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    vga/hcount[8]_i_1_n_0
    SLICE_X70Y127        FDRE                                         r  vga/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=95, routed)          0.821    -0.852    vga/clk_out1
    SLICE_X70Y127        FDRE                                         r  vga/hcount_reg[8]/C
                         clock pessimism              0.253    -0.599    
    SLICE_X70Y127        FDRE (Hold_fdre_C_D)         0.121    -0.478    vga/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.992 }
Period(ns):         11.983
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         11.983      9.828      BUFGCTRL_X0Y16   clock_wizard/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         11.983      10.734     MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X67Y127    vga/curr_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X67Y127    vga/curr_x_reg[0]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X67Y127    vga/curr_x_reg[0]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X66Y127    vga/curr_x_reg[0]_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X67Y129    vga/curr_x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X69Y127    vga/curr_x_reg[10]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X70Y130    vga/curr_x_reg[10]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X70Y130    vga/curr_x_reg[10]_rep__1/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       11.983      201.377    MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X67Y129    vga/curr_x_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X70Y130    vga/curr_x_reg[10]_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X70Y130    vga/curr_x_reg[10]_rep__1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X66Y129    vga/curr_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X66Y129    vga/curr_x_reg[1]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X66Y129    vga/curr_x_reg[1]_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X66Y128    vga/curr_x_reg[1]_rep__1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X73Y127    vga/curr_x_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X73Y127    vga/curr_x_reg[2]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X70Y129    vga/curr_x_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X67Y127    vga/curr_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X67Y127    vga/curr_x_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X67Y127    vga/curr_x_reg[0]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X66Y127    vga/curr_x_reg[0]_rep__1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X67Y129    vga/curr_x_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X69Y127    vga/curr_x_reg[10]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X70Y130    vga/curr_x_reg[10]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X70Y130    vga/curr_x_reg[10]_rep__1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X66Y129    vga/curr_x_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X66Y129    vga/curr_x_reg[1]_rep/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      207.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.790ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             207.156ns  (required time - arrival time)
  Source:                 logclk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 0.828ns (22.809%)  route 2.802ns (77.191%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 210.051 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.623    -0.917    prelogclk
    SLICE_X52Y90         FDRE                                         r  logclk_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  logclk_reg[9]/Q
                         net (fo=2, routed)           0.867     0.407    logclk_reg__0[9]
    SLICE_X53Y89         LUT5 (Prop_lut5_I0_O)        0.124     0.531 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.634     1.165    logclk[0]_i_5_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I2_O)        0.124     1.289 r  logclk[0]_i_3/O
                         net (fo=1, routed)           0.634     1.923    logclk[0]_i_3_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I2_O)        0.124     2.047 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.666     2.713    logclk[0]_i_1_n_0
    SLICE_X52Y88         FDRE                                         r  logclk_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.501   210.051    prelogclk
    SLICE_X52Y88         FDRE                                         r  logclk_reg[0]/C
                         clock pessimism              0.576   210.628    
                         clock uncertainty           -0.329   210.299    
    SLICE_X52Y88         FDRE (Setup_fdre_C_R)       -0.429   209.870    logclk_reg[0]
  -------------------------------------------------------------------
                         required time                        209.870    
                         arrival time                          -2.713    
  -------------------------------------------------------------------
                         slack                                207.156    

Slack (MET) :             207.156ns  (required time - arrival time)
  Source:                 logclk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 0.828ns (22.809%)  route 2.802ns (77.191%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 210.051 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.623    -0.917    prelogclk
    SLICE_X52Y90         FDRE                                         r  logclk_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  logclk_reg[9]/Q
                         net (fo=2, routed)           0.867     0.407    logclk_reg__0[9]
    SLICE_X53Y89         LUT5 (Prop_lut5_I0_O)        0.124     0.531 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.634     1.165    logclk[0]_i_5_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I2_O)        0.124     1.289 r  logclk[0]_i_3/O
                         net (fo=1, routed)           0.634     1.923    logclk[0]_i_3_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I2_O)        0.124     2.047 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.666     2.713    logclk[0]_i_1_n_0
    SLICE_X52Y88         FDRE                                         r  logclk_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.501   210.051    prelogclk
    SLICE_X52Y88         FDRE                                         r  logclk_reg[1]/C
                         clock pessimism              0.576   210.628    
                         clock uncertainty           -0.329   210.299    
    SLICE_X52Y88         FDRE (Setup_fdre_C_R)       -0.429   209.870    logclk_reg[1]
  -------------------------------------------------------------------
                         required time                        209.870    
                         arrival time                          -2.713    
  -------------------------------------------------------------------
                         slack                                207.156    

Slack (MET) :             207.156ns  (required time - arrival time)
  Source:                 logclk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 0.828ns (22.809%)  route 2.802ns (77.191%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 210.051 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.623    -0.917    prelogclk
    SLICE_X52Y90         FDRE                                         r  logclk_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  logclk_reg[9]/Q
                         net (fo=2, routed)           0.867     0.407    logclk_reg__0[9]
    SLICE_X53Y89         LUT5 (Prop_lut5_I0_O)        0.124     0.531 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.634     1.165    logclk[0]_i_5_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I2_O)        0.124     1.289 r  logclk[0]_i_3/O
                         net (fo=1, routed)           0.634     1.923    logclk[0]_i_3_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I2_O)        0.124     2.047 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.666     2.713    logclk[0]_i_1_n_0
    SLICE_X52Y88         FDRE                                         r  logclk_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.501   210.051    prelogclk
    SLICE_X52Y88         FDRE                                         r  logclk_reg[2]/C
                         clock pessimism              0.576   210.628    
                         clock uncertainty           -0.329   210.299    
    SLICE_X52Y88         FDRE (Setup_fdre_C_R)       -0.429   209.870    logclk_reg[2]
  -------------------------------------------------------------------
                         required time                        209.870    
                         arrival time                          -2.713    
  -------------------------------------------------------------------
                         slack                                207.156    

Slack (MET) :             207.156ns  (required time - arrival time)
  Source:                 logclk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 0.828ns (22.809%)  route 2.802ns (77.191%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 210.051 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.623    -0.917    prelogclk
    SLICE_X52Y90         FDRE                                         r  logclk_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  logclk_reg[9]/Q
                         net (fo=2, routed)           0.867     0.407    logclk_reg__0[9]
    SLICE_X53Y89         LUT5 (Prop_lut5_I0_O)        0.124     0.531 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.634     1.165    logclk[0]_i_5_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I2_O)        0.124     1.289 r  logclk[0]_i_3/O
                         net (fo=1, routed)           0.634     1.923    logclk[0]_i_3_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I2_O)        0.124     2.047 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.666     2.713    logclk[0]_i_1_n_0
    SLICE_X52Y88         FDRE                                         r  logclk_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.501   210.051    prelogclk
    SLICE_X52Y88         FDRE                                         r  logclk_reg[3]/C
                         clock pessimism              0.576   210.628    
                         clock uncertainty           -0.329   210.299    
    SLICE_X52Y88         FDRE (Setup_fdre_C_R)       -0.429   209.870    logclk_reg[3]
  -------------------------------------------------------------------
                         required time                        209.870    
                         arrival time                          -2.713    
  -------------------------------------------------------------------
                         slack                                207.156    

Slack (MET) :             207.235ns  (required time - arrival time)
  Source:                 logclk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.828ns (23.303%)  route 2.725ns (76.697%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 210.053 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.623    -0.917    prelogclk
    SLICE_X52Y90         FDRE                                         r  logclk_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  logclk_reg[9]/Q
                         net (fo=2, routed)           0.867     0.407    logclk_reg__0[9]
    SLICE_X53Y89         LUT5 (Prop_lut5_I0_O)        0.124     0.531 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.634     1.165    logclk[0]_i_5_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I2_O)        0.124     1.289 r  logclk[0]_i_3/O
                         net (fo=1, routed)           0.634     1.923    logclk[0]_i_3_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I2_O)        0.124     2.047 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.589     2.637    logclk[0]_i_1_n_0
    SLICE_X52Y92         FDRE                                         r  logclk_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.503   210.053    prelogclk
    SLICE_X52Y92         FDRE                                         r  logclk_reg[16]/C
                         clock pessimism              0.576   210.630    
                         clock uncertainty           -0.329   210.301    
    SLICE_X52Y92         FDRE (Setup_fdre_C_R)       -0.429   209.872    logclk_reg[16]
  -------------------------------------------------------------------
                         required time                        209.872    
                         arrival time                          -2.637    
  -------------------------------------------------------------------
                         slack                                207.235    

Slack (MET) :             207.246ns  (required time - arrival time)
  Source:                 logclk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.828ns (23.214%)  route 2.739ns (76.786%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 210.052 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.623    -0.917    prelogclk
    SLICE_X52Y90         FDRE                                         r  logclk_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  logclk_reg[9]/Q
                         net (fo=2, routed)           0.867     0.407    logclk_reg__0[9]
    SLICE_X53Y89         LUT5 (Prop_lut5_I0_O)        0.124     0.531 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.634     1.165    logclk[0]_i_5_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I2_O)        0.124     1.289 r  logclk[0]_i_3/O
                         net (fo=1, routed)           0.634     1.923    logclk[0]_i_3_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I2_O)        0.124     2.047 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.603     2.650    logclk[0]_i_1_n_0
    SLICE_X52Y90         FDRE                                         r  logclk_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.502   210.052    prelogclk
    SLICE_X52Y90         FDRE                                         r  logclk_reg[10]/C
                         clock pessimism              0.601   210.654    
                         clock uncertainty           -0.329   210.325    
    SLICE_X52Y90         FDRE (Setup_fdre_C_R)       -0.429   209.896    logclk_reg[10]
  -------------------------------------------------------------------
                         required time                        209.896    
                         arrival time                          -2.650    
  -------------------------------------------------------------------
                         slack                                207.246    

Slack (MET) :             207.246ns  (required time - arrival time)
  Source:                 logclk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.828ns (23.214%)  route 2.739ns (76.786%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 210.052 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.623    -0.917    prelogclk
    SLICE_X52Y90         FDRE                                         r  logclk_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  logclk_reg[9]/Q
                         net (fo=2, routed)           0.867     0.407    logclk_reg__0[9]
    SLICE_X53Y89         LUT5 (Prop_lut5_I0_O)        0.124     0.531 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.634     1.165    logclk[0]_i_5_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I2_O)        0.124     1.289 r  logclk[0]_i_3/O
                         net (fo=1, routed)           0.634     1.923    logclk[0]_i_3_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I2_O)        0.124     2.047 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.603     2.650    logclk[0]_i_1_n_0
    SLICE_X52Y90         FDRE                                         r  logclk_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.502   210.052    prelogclk
    SLICE_X52Y90         FDRE                                         r  logclk_reg[11]/C
                         clock pessimism              0.601   210.654    
                         clock uncertainty           -0.329   210.325    
    SLICE_X52Y90         FDRE (Setup_fdre_C_R)       -0.429   209.896    logclk_reg[11]
  -------------------------------------------------------------------
                         required time                        209.896    
                         arrival time                          -2.650    
  -------------------------------------------------------------------
                         slack                                207.246    

Slack (MET) :             207.246ns  (required time - arrival time)
  Source:                 logclk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.828ns (23.214%)  route 2.739ns (76.786%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 210.052 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.623    -0.917    prelogclk
    SLICE_X52Y90         FDRE                                         r  logclk_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  logclk_reg[9]/Q
                         net (fo=2, routed)           0.867     0.407    logclk_reg__0[9]
    SLICE_X53Y89         LUT5 (Prop_lut5_I0_O)        0.124     0.531 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.634     1.165    logclk[0]_i_5_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I2_O)        0.124     1.289 r  logclk[0]_i_3/O
                         net (fo=1, routed)           0.634     1.923    logclk[0]_i_3_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I2_O)        0.124     2.047 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.603     2.650    logclk[0]_i_1_n_0
    SLICE_X52Y90         FDRE                                         r  logclk_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.502   210.052    prelogclk
    SLICE_X52Y90         FDRE                                         r  logclk_reg[8]/C
                         clock pessimism              0.601   210.654    
                         clock uncertainty           -0.329   210.325    
    SLICE_X52Y90         FDRE (Setup_fdre_C_R)       -0.429   209.896    logclk_reg[8]
  -------------------------------------------------------------------
                         required time                        209.896    
                         arrival time                          -2.650    
  -------------------------------------------------------------------
                         slack                                207.246    

Slack (MET) :             207.246ns  (required time - arrival time)
  Source:                 logclk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.828ns (23.214%)  route 2.739ns (76.786%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 210.052 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.623    -0.917    prelogclk
    SLICE_X52Y90         FDRE                                         r  logclk_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  logclk_reg[9]/Q
                         net (fo=2, routed)           0.867     0.407    logclk_reg__0[9]
    SLICE_X53Y89         LUT5 (Prop_lut5_I0_O)        0.124     0.531 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.634     1.165    logclk[0]_i_5_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I2_O)        0.124     1.289 r  logclk[0]_i_3/O
                         net (fo=1, routed)           0.634     1.923    logclk[0]_i_3_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I2_O)        0.124     2.047 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.603     2.650    logclk[0]_i_1_n_0
    SLICE_X52Y90         FDRE                                         r  logclk_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.502   210.052    prelogclk
    SLICE_X52Y90         FDRE                                         r  logclk_reg[9]/C
                         clock pessimism              0.601   210.654    
                         clock uncertainty           -0.329   210.325    
    SLICE_X52Y90         FDRE (Setup_fdre_C_R)       -0.429   209.896    logclk_reg[9]
  -------------------------------------------------------------------
                         required time                        209.896    
                         arrival time                          -2.650    
  -------------------------------------------------------------------
                         slack                                207.246    

Slack (MET) :             207.271ns  (required time - arrival time)
  Source:                 logclk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.828ns (23.540%)  route 2.689ns (76.460%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 210.053 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.623    -0.917    prelogclk
    SLICE_X52Y90         FDRE                                         r  logclk_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  logclk_reg[9]/Q
                         net (fo=2, routed)           0.867     0.407    logclk_reg__0[9]
    SLICE_X53Y89         LUT5 (Prop_lut5_I0_O)        0.124     0.531 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.634     1.165    logclk[0]_i_5_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I2_O)        0.124     1.289 r  logclk[0]_i_3/O
                         net (fo=1, routed)           0.634     1.923    logclk[0]_i_3_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I2_O)        0.124     2.047 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.553     2.601    logclk[0]_i_1_n_0
    SLICE_X52Y91         FDRE                                         r  logclk_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.503   210.053    prelogclk
    SLICE_X52Y91         FDRE                                         r  logclk_reg[12]/C
                         clock pessimism              0.576   210.630    
                         clock uncertainty           -0.329   210.301    
    SLICE_X52Y91         FDRE (Setup_fdre_C_R)       -0.429   209.872    logclk_reg[12]
  -------------------------------------------------------------------
                         required time                        209.872    
                         arrival time                          -2.601    
  -------------------------------------------------------------------
                         slack                                207.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 logclk_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.563    -0.601    prelogclk
    SLICE_X52Y90         FDRE                                         r  logclk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  logclk_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.328    logclk_reg__0[10]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.217 r  logclk_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.217    logclk_reg[8]_i_1_n_5
    SLICE_X52Y90         FDRE                                         r  logclk_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.833    -0.840    prelogclk
    SLICE_X52Y90         FDRE                                         r  logclk_reg[10]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X52Y90         FDRE (Hold_fdre_C_D)         0.105    -0.496    logclk_reg[10]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 logclk_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.563    -0.601    prelogclk
    SLICE_X52Y91         FDRE                                         r  logclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  logclk_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.328    logclk_reg__0[14]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.217 r  logclk_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.217    logclk_reg[12]_i_1_n_5
    SLICE_X52Y91         FDRE                                         r  logclk_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.833    -0.840    prelogclk
    SLICE_X52Y91         FDRE                                         r  logclk_reg[14]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X52Y91         FDRE (Hold_fdre_C_D)         0.105    -0.496    logclk_reg[14]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 logclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.562    -0.602    prelogclk
    SLICE_X52Y89         FDRE                                         r  logclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  logclk_reg[6]/Q
                         net (fo=2, routed)           0.133    -0.329    logclk_reg__0[6]
    SLICE_X52Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.218 r  logclk_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.218    logclk_reg[4]_i_1_n_5
    SLICE_X52Y89         FDRE                                         r  logclk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.832    -0.841    prelogclk
    SLICE_X52Y89         FDRE                                         r  logclk_reg[6]/C
                         clock pessimism              0.239    -0.602    
    SLICE_X52Y89         FDRE (Hold_fdre_C_D)         0.105    -0.497    logclk_reg[6]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 logclk_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.563    -0.601    prelogclk
    SLICE_X52Y90         FDRE                                         r  logclk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  logclk_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.328    logclk_reg__0[10]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.184 r  logclk_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.184    logclk_reg[8]_i_1_n_4
    SLICE_X52Y90         FDRE                                         r  logclk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.833    -0.840    prelogclk
    SLICE_X52Y90         FDRE                                         r  logclk_reg[11]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X52Y90         FDRE (Hold_fdre_C_D)         0.105    -0.496    logclk_reg[11]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 logclk_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.563    -0.601    prelogclk
    SLICE_X52Y91         FDRE                                         r  logclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  logclk_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.328    logclk_reg__0[14]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.184 r  logclk_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.184    logclk_reg[12]_i_1_n_4
    SLICE_X52Y91         FDRE                                         r  logclk_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.833    -0.840    prelogclk
    SLICE_X52Y91         FDRE                                         r  logclk_reg[15]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X52Y91         FDRE (Hold_fdre_C_D)         0.105    -0.496    logclk_reg[15]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 logclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.562    -0.602    prelogclk
    SLICE_X52Y89         FDRE                                         r  logclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  logclk_reg[6]/Q
                         net (fo=2, routed)           0.133    -0.329    logclk_reg__0[6]
    SLICE_X52Y89         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.185 r  logclk_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.185    logclk_reg[4]_i_1_n_4
    SLICE_X52Y89         FDRE                                         r  logclk_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.832    -0.841    prelogclk
    SLICE_X52Y89         FDRE                                         r  logclk_reg[7]/C
                         clock pessimism              0.239    -0.602    
    SLICE_X52Y89         FDRE (Hold_fdre_C_D)         0.105    -0.497    logclk_reg[7]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 logclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.562    -0.602    prelogclk
    SLICE_X52Y88         FDRE                                         r  logclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.461 f  logclk_reg[0]/Q
                         net (fo=1, routed)           0.173    -0.289    logclk_reg_n_0_[0]
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.045    -0.244 r  logclk[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.244    logclk[0]_i_4_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.174 r  logclk_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.174    logclk_reg[0]_i_2_n_7
    SLICE_X52Y88         FDRE                                         r  logclk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.832    -0.841    prelogclk
    SLICE_X52Y88         FDRE                                         r  logclk_reg[0]/C
                         clock pessimism              0.239    -0.602    
    SLICE_X52Y88         FDRE (Hold_fdre_C_D)         0.105    -0.497    logclk_reg[0]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 logclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.562    -0.602    prelogclk
    SLICE_X52Y88         FDRE                                         r  logclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  logclk_reg[1]/Q
                         net (fo=1, routed)           0.180    -0.281    logclk_reg_n_0_[1]
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.171 r  logclk_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.171    logclk_reg[0]_i_2_n_6
    SLICE_X52Y88         FDRE                                         r  logclk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.832    -0.841    prelogclk
    SLICE_X52Y88         FDRE                                         r  logclk_reg[1]/C
                         clock pessimism              0.239    -0.602    
    SLICE_X52Y88         FDRE (Hold_fdre_C_D)         0.105    -0.497    logclk_reg[1]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 logclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.251ns (56.793%)  route 0.191ns (43.207%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.562    -0.602    prelogclk
    SLICE_X52Y89         FDRE                                         r  logclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  logclk_reg[5]/Q
                         net (fo=2, routed)           0.191    -0.270    logclk_reg__0[5]
    SLICE_X52Y89         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.160 r  logclk_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.160    logclk_reg[4]_i_1_n_6
    SLICE_X52Y89         FDRE                                         r  logclk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.832    -0.841    prelogclk
    SLICE_X52Y89         FDRE                                         r  logclk_reg[5]/C
                         clock pessimism              0.239    -0.602    
    SLICE_X52Y89         FDRE (Hold_fdre_C_D)         0.105    -0.497    logclk_reg[5]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 logclk_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.251ns (56.744%)  route 0.191ns (43.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.563    -0.601    prelogclk
    SLICE_X52Y91         FDRE                                         r  logclk_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  logclk_reg[13]/Q
                         net (fo=2, routed)           0.191    -0.269    logclk_reg__0[13]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.159 r  logclk_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.159    logclk_reg[12]_i_1_n_6
    SLICE_X52Y91         FDRE                                         r  logclk_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.833    -0.840    prelogclk
    SLICE_X52Y91         FDRE                                         r  logclk_reg[13]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X52Y91         FDRE (Hold_fdre_C_D)         0.105    -0.496    logclk_reg[13]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.337    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 105.785 }
Period(ns):         211.570
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         211.570     209.415    BUFGCTRL_X0Y17   clock_wizard/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         211.570     210.321    MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X52Y88     logclk_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X52Y90     logclk_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X52Y90     logclk_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X52Y91     logclk_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X52Y91     logclk_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X52Y91     logclk_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X52Y91     logclk_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X52Y92     logclk_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       211.570     1.790      MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y91     logclk_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y91     logclk_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y91     logclk_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y91     logclk_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y92     logclk_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y88     logclk_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y90     logclk_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y90     logclk_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y90     logclk_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y90     logclk_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y88     logclk_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y90     logclk_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y90     logclk_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y91     logclk_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y91     logclk_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y91     logclk_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y91     logclk_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y92     logclk_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y88     logclk_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y88     logclk_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   clock_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKFBOUT



