#![allow(unused)]
use bitmatch::bitmatch;


macro_rules! fenum {
  ($ty:ident = { $( $enum:ident ),* }
  ) => {
    #[repr(u8)]
    #[derive(Debug,Copy,Clone)]
    enum $ty {
      $( $enum, )*
    }
    impl From<u32> for $ty {
        fn from(x: u32) -> $ty {
           unsafe { std::mem::transmute(u8::try_from(x).unwrap() & 0b11111) }
        }
    }
  };

  (xxx $ty:ident = { $( $enum:ident ),* } ) => {
    fenum!{ @output $ty = {
            fenum!(@enumerate 0; [] $( $enum )*) } }
  };

  ( $ty:ident = { $( $enum:ident : $val:expr ),* } ) => {
    fenum!{ @output $ty = { $( $enum:$val ),* } }
  };

  ( @enumerate $i:expr ; [ $( $enum:ident : $val:expr )* ]) => {
    $( $enum:$val ),*
  };

  ( @enumerate $i:expr ; [ $( $enum:ident : $val:expr )* ] $e:ident $( $emore:ident )*) => {
    fenum!(@enumerate $i+1; [$($enum:$val)* $e:$i] $($emore)*)
  };

  ( @output $ty:ident = { $( $enum:ident : $val:expr ),* } ) => {
    #[repr(u8)]
    #[derive(Debug)]
    enum $ty {
      $( $enum = $val, )*
      Crap
    }
    impl From<u32> for $ty {
        fn from(x: u32) -> $ty {
           //unsafe { std::mem::transmute(u8::try_from(x).unwrap() & 0b11111) }
	   use $ty::*;
	   match x {
	      $($val => $enum,)*
	      _ => Crap
	   }
        }
    }
  }
}


macro_rules! fimm {
    ($val:expr; [$($m:literal:$l:literal)*])    => { fimm!(@ false,false, $val; [$($m:$l)*]) };
    ($val:expr; nzuimm [$($m:literal:$l:literal)*])  => { fimm!(@ false,false,  $val; [$($m:$l)*]) };
    ($val:expr; nzimm [$($m:literal:$l:literal)*])  => { fimm!(@ false,false,  $val; [$($m:$l)*]) };
    ($val:expr; upper nzimm [$($m:literal:$l:literal)*])  => { fimm!(@ false,false,  $val; [$($m:$l)*])<<16 };
    ($val:expr; uimm [$($m:literal:$l:literal)*])  => { fimm!(@ false,false,  $val; [$($m:$l)*]) };
    ($val:expr; sx[$($m:literal:$l:literal)*])  => { fimm!(@ false,true,  $val; [$($m:$l)*]) };
    ($val:expr; dbg [$($m:literal:$l:literal)*])    => { fimm!(@ true,false, $val; [$($m:$l)*]) };
    ($val:expr; dbg sx[$($m:literal:$l:literal)*])  => { fimm!(@ true,true,  $val; [$($m:$l)*]) };


    // reverse input before starting @fe state
    (@ $dbg:literal, $sx:literal, $val:expr; [] $($m:literal:$l:literal)*) => {
        fimm!(@fe $dbg,$sx,$val,0 ; $($m:$l)* ) // base case
    };
    (@ $dbg:literal,$sx:literal,$val:expr; [$m:literal:$l:literal $($m0:literal:$l0:literal)*]
     $($mr:literal:$lr:literal)*) => {
        fimm!(@ $dbg,$sx,$val; [$($m0:$l0)*] $m:$l $($mr:$lr)*)  // recursion
    };

    (@fe $dbg:literal,$sx:literal,$val:expr,$pos:expr ; $m:literal:$l:literal) => {
        fimm!(@field $dbg,$sx,$val,$pos; $m:$l)
    };
    (@fe $dbg:literal,$sx:literal,$val:expr,$pos:expr ; $m:literal:$l:literal $($rest_m:literal:$rest_l:literal)*) => {
        fimm!(@field $dbg,false,$val,$pos; $m:$l) |
        fimm!(@fe $dbg,$sx,$val,$pos+($m-$l)+1 ; $($rest_m:$rest_l)*)
    };

    // @field signext, val, pos; p:sz
    (@field $dbg:literal,$sx:literal,$val:expr,$pos:expr; $m:literal:$l:literal) => {
      {
        let sz= $m-$l+1;
        let p = $l;
	let mask=((1<<sz)-1);
	let v = (($val&(mask<<$pos))>>$pos)<<p;
	let _m :u32 = ((!((1_u64<<($m+1))-1))) as u32;
	let o =	if $sx && v!=0 { v | _m}
		else { v };

        if $dbg {
          println!("v={:08x} _m={:08x} o={:08x} {}:{} sz={} p={}",v,_m,o,$m,$l,sz,p)
        };
	o
      }
    }
}

macro_rules! imm {
    ($val:expr; $($k:ident)* [$($m:literal:$l:literal)*])    => {
       {
         let v=fimm!( $val ; $($k)* [$($m:$l)*]);
	 if false {
            println!("imm --> {:032b} ==> {} {:032b}",$val,stringify!($($m:$l)|*),v);
	    println!("{} == {}",$val,v);
	 }
	 v
       }
    }
}

#[test]
fn f0() {
   assert_eq!(fimm!(0x80000537; [31:12]),0x80000);
}

fenum!{Regno = { X0,X1,X2,X3,X4,X5,X6,X7,X8,X9,X10,X11,X12,X13,X14,X15,
	         X16,X17,X18,X19,X20,X21,X22,X23,X24,X25,X26,X27,X28,X29,X30,X31 } }

impl Into<usize> for Regno {
    fn into(self) -> usize {
        self as usize
    }
}

fenum!{ BranchOp = { Beq:0, Bne:1,Blt:4,Bgt:5,Bltu:6,Bgeu:7 } }

fenum!{ LoadOp = { Lb, Lh, Lw, Lbu, Lbh } }

fenum!{ StoreOp = {  Sb, Sh, Sw } }


fenum!{ AluOp = {
   Add:0,Sll:1,Slt:2,Sltu:3,
   Xor:4,Srl:5,Ior:6,And:7,
   Sub:8,Sra:13
} }

fenum!{ MulOp = {
     Mul,Mulh,Mulhsu,Mulhu,
     Div,Divu,Rem,Remu
} }


fenum!{ CsrOp  = {
   Ecall:0,Csrrw:1,Csrrs:2,
   Csrrwi:3,Csrrsi:4,Csrrci:5,
   Ebreak:6
  }
}

fenum!{ AmoOp = {
     Amoaddw:0,Amoswapw:1,Lrw:2,Scw:3,
     Amoxorw:4,Amoorw:8,Amoandw:12,Amominw:16,
     Amomaxw:20,Amominuw:24,Amonmaxuw:28
   }
}



#[derive(Debug)]
enum RiscvOpImac {
  // sz --- args
  Lui(u8,Regno,u32),
  Auipc(u8,Regno,u32),
  Jal(u8,Regno,u32),
  Jalr(u8,Regno,u32),
  Fencei(u8),
  Branch(u8,BranchOp,Regno,Regno,u32),
  Load(u8,LoadOp,Regno,Regno,u32),
  Store(u8,StoreOp,Regno,Regno,u32),
  AluI(u8,AluOp,Regno,Regno,u32),
  Alu(u8,AluOp,Regno,Regno,Regno),
  Csr(u8,CsrOp,Regno,Regno,u32),
  Mul(u8,MulOp,Regno,Regno,Regno),
  Amo(u8,AmoOp,Regno,Regno,Regno,bool,bool),
  None
}

impl RiscvOpImac {
  #[bitmatch]
  fn decode(inst: u32) -> RiscvOpImac {
      use RiscvOpImac::*;
      use AluOp::*;
      use Regno::*;
      use LoadOp::*;
      use StoreOp::*;    
      use BranchOp::*;
      use CsrOp::*;    
      #[bitmatch]
      match inst {
	  "uuuuuuu uuuuu uuuuu uuu ddddd 01101 11" => Lui(4,d.into(),   imm!(u; [31:12])),
	  "uuuuuuu uuuuu uuuuu uuu ddddd 00101 11" => Auipc(4,d.into(), imm!(u; [31:12])),
	  "uuuuuuu uuuuu uuuuu uuu ddddd 11011 11" => Jal(4,d.into(),   imm!(u; [20:20 10:1 11:11 19:12])),
	  "uuuuuuu uuuuu uuuuu uuu ddddd 11001 11" => Jalr(4,d.into(),imm!(u;[11:0])),
	  "uuuuuuu uuuuu uuuuu uuu ddddd 00011 11" => Fencei(4),
	  "iiiiiii bbbbb aaaaa fff iiiii 11000 11" => Branch(4,f.into(),a.into(),b.into(),imm!(i; sx[12:12 10:5 4:1 11:11])),
	  "iiiiiii iiiii aaaaa fff ddddd 00000 11" => Load(4,f.into(),d.into(),a.into(),  imm!(i;[11:0])),
	  "iiiiiii iiiii aaaaa fff ddddd 01000 11" => Store(4,f.into(),d.into(),a.into(), imm!(i;[11:0])),
	  "ifiiiii iiiii aaaaa fff ddddd 00100 11" => AluI(4,f.into(),d.into(),a.into(),  imm!(i;[11:0])),
	  "iiiiiii iiiif aaaaa fff ddddd 11100 11" => Csr(4,f.into(),d.into(),a.into(),   imm!(i;[11:0])),
	  "0f00000 bbbbb aaaaa fff ddddd ooooo 11" => Alu(4,f.into(),d.into(),a.into(),b.into()),
	  "0000001 bbbbb aaaaa fff ddddd ooooo 11" => Mul(4,f.into(),d.into(),a.into(),b.into()),
	  "fffffql bbbbb aaaaa 010 ddddd 01011 11" => Amo(4,f.into(),d.into(),a.into(),b.into(),q==1,l==1),

	  "000 i iiiii ii ddd 00"  => AluI(2,Add,(d+8).into(),X2,imm!(i;nzuimm[5:4 9:6 2:2 3:3])),   //   Add4spn(Regno,u32),
	  "010 i iiaaa ii ddd 00"  => Load(2,Lw,(d+8).into(),(a+8).into(),imm!(i;uimm[5:3 2:2 6:6])),//	  Ldw(Regno8,u32),
	  "000 0 00000 00 000 01"  => AluI(2,Add,X0,X0,0),					     //	  Addi(Regno,u32),
	  "000 i ddddd ii iii 01"  => AluI(2,Add,d.into(),d.into(),imm!(i;nzimm[5:5 4:0])),	     //   Nop,
	  "001 i iiiii ii iii 01"  => Jal(2,X0,imm!(i;sx[11:11 4:4 9:8 10:10 6:6 7:7 3:1 5:5])),     //	  Jal(u32),
	  "001 i ddddd ii iii 01"  => AluI(2,Add,d.into(),d.into(),imm!(i; sx[5:5 4:0])),	     //	  Addiw(Regno,u32),
	  "010 i ddddd ii iii 01"  => Lui(2,d.into(),imm!(i; nzimm[4:4 6:6 8:7 5:5])),		     //	  Li(Regno,u32),
	  "011 i 00010 ii iii 01"  => AluI(2,Add,X2,X2,imm!(i;nzimm[4:4 6:6 8:7 5:5])),              //	  Addi16sp(u32),
	  "011 i ddddd ii iii 01"  => Lui(2,d.into(),imm!(i; upper nzimm[4:4 6:6 8:7 5:5])),	     //
	  "100 i 00ddd ii iii 01"  => AluI(2,Srl,(d+8).into(),(d+8).into(),imm!(i;nzimm[16:12])),    //	  SrlI(Regno8,u32),
	  "100 i 01ddd ii iii 01"  => AluI(2,Sra,(d+8).into(),(d+8).into(),imm!(i;nzimm[16:12])),    //	  SrlaI(Regno8,u32),
	  "100 i 10ddd ii iii 01"  => AluI(2,And,(d+8).into(),(d+8).into(),imm!(i;nzimm[16:12])),    //	  AndI(Regno8,u32),
	  "100 0 11ddd 00 bbb 01"  => Alu(2,Sub,(d+8).into(),(d+8).into(),b.into()),		     //	  Sub(Regno8,Regno8),
	  "100 0 11ddd 01 bbb 01"  => Alu(2,Xor,(d+8).into(),(d+8).into(),b.into()),		     //	  Xor(Regno8,Regno8),
	  "100 0 11ddd 10 bbb 01"  => Alu(2,Ior,(d+8).into(),(d+8).into(),b.into()),		     //	  Ior(Regno8,Regno8),
	  "100 0 11ddd 11 bbb 01"  => Alu(2,And,(d+8).into(),(d+8).into(),b.into()),		     //	  And(Regno8,Regno8),
	  "101 i iiiii ii iii 01"  => Jal(2,X0,imm!(i; sx[11:11 4:4 9:8 10:10 6:6 7:7 3:1 5:5])),    //	  J(u32),
	  "110 i iiaaa ii iii 01"  => Branch(2,Beq,X0,(a+8).into(),imm!(i; sx[8:8 4:3 7:6 2:1 5:5])),//	  Beqz(Regno8,u32),
	  "110 i iiaaa ii iii 01"  => Branch(2,Bne,X0,(a+8).into(),imm!(i; sx[8:8 4:3 7:6 2:1 5:5])),//	  Bnez(Regno8,u32),
	  "000 i ddddd ii iii 10"  => AluI(2,Sll,d.into(),d.into(),imm!(i; nzuimm[5:5 4:0])),	     //	  SllI(Regno,u32),
	  "100 1 00000 00 000 10"  => Csr(2,Ebreak,X0,X0,0),					     //	  Ebreak,
	  "100 1 aaaaa 00 000 10"  => Jalr(2,a.into(),0),					     //	  Jalr(Regno),
	  "100 1 ddddd aa aaa 10"  => Alu(2,Add,d.into(),d.into(),a.into()),			     //	  Add(Regno,Regno),
	  "100 0 ddddd aa aaa 10"  => Alu(2,Add,d.into(),a.into(),X0),				     //	  Mv(Regno,Regno),
	  "010 i ddddd ii iii 10"  => Load(2,Lw,d.into(),X2,imm!(i; uimm[5:5 4:2 7:6])),	     //	  Ldwsp(Regno,u32),
	  "110 i iiiii aa aaa 10"  => Store(2,Sw,a.into(),X2,imm!(i; uimm[5:2 7:6])),		     //	  Swsp(Regno,u32),

	   _ => RiscvOpImac::None
      }
  }
}

#[test]
fn t0 () {
    assert_eq!("Mul(Divu, X8, X8, X18)",format!("{:?}",RiscvOpImac::decode(0x03245433)));
}

#[derive(Debug,Copy,Clone,Default)]
struct ArchState {
   regs : [u32; 32],
   pc : u32,
   mstatus : u32,
   cyclel : u32,
   cycleh : u32,
   timerl : u32,
   timerh : u32,
   timermatchl : u32,
   timermatchh : u32,
   mscratch : u32,
   mtvec : u32,
   mie : u32,
   mip : u32,
   mepc : u32,
   mtval : u32,
   mcause : u32,
    // Note: only a few bits are used.  (Machine = 3, User = 0)
    // Bits 0..1 = privilege.
    // Bit 2 = WFI (Wait for interrupt)
    // Bit 3+ = Load/Store reservation LSBs.
   extraflags : u32
}
impl ArchState {
  fn reset() -> Self {
     ArchState {
        regs : [0; 32],
	pc : 0,
        mstatus : 0,
        cyclel : 0,
        cycleh : 0,
        timerl : 0,
        timerh : 0,
        timermatchl : 0,
        timermatchh : 0,
        mscratch : 0,
        mtvec : 0,
        mie : 0,
        mip : 0,
        mepc : 0,
        mtval : 0,
        mcause : 0,
        extraflags : 0
     }
  }
}

struct Sim {
   arch : ArchState,
   base : u32,
   mem  : Vec<u8>
}

#[derive(Debug)]
enum TrapKind {
  PCalignmentFault = 0,
  LoadInstructionFault = 1,
  IllegalOpcode = 2,
  Breakpoint = 3,
  LoadDataFault = 5,
  StoreDataFault = 7,
  TimerInterrupt = 0x80000007,
  None
}

enum ReadResult {
  // isz,op, dst, rs1a, rs1, rs2a, rs2
  AluOperands(u8,AluOp,Regno,Regno,u32,Regno,u32),
  None
}
enum ExecuteResult {
  Ok(u8,Regno,u32),
  Trap(u32)
}
enum WriteBackResult {
  Ok(u32),
  Trap(u32)
}


impl Sim {
     
     fn load_instruction(&self, ea: u32) -> u32 {
       let a = u32::wrapping_sub(ea, self.base) as usize;
       let input = &self.mem[a..a+4];
       u32::from_le_bytes(input.try_into().unwrap())
     }

     fn decode(&self, ir : u32) -> RiscvOpImac {
     	RiscvOpImac::decode(ir)
     }

     fn readoperands(&self,  opcode : RiscvOpImac) -> ReadResult {
       use RiscvOpImac::*;
       match opcode {
         Alu(isz,op,dst,rs1,rs2) => 
	   ReadResult::AluOperands(isz,op,dst,rs1,self.arch.regs[rs1 as usize],rs2,self.arch.regs[rs2 as usize]),
	 AluI(isz,op,dst,rs1,imm) => 
	   ReadResult::AluOperands(isz,op,dst,rs1,self.arch.regs[rs1 as usize],Regno::X0,imm),
       	 _ => ReadResult::None
       }
     }

     fn execute(&self, rv : ReadResult) -> ExecuteResult {
       use RiscvOpImac::*;
       match rv {
	 ReadResult::AluOperands(isz,op,dst,rs1a,rs1,rs2a,rs2) =>
	    match op {
		  AluOp::Add  => ExecuteResult::Ok(isz,dst,rs1 + rs2),
		  AluOp::Sll  => ExecuteResult::Ok(isz,dst,rs1 << (rs2&0x1f)),
		  AluOp::Slt  => ExecuteResult::Ok(isz,dst,((rs1 as i32) < (rs2 as i32)) as u32),
		  AluOp::Sltu => ExecuteResult::Ok(isz,dst,(rs1 < rs2) as u32),
		  AluOp::Xor  => ExecuteResult::Ok(isz,dst,rs1 ^ rs2),
		  AluOp::Srl  => ExecuteResult::Ok(isz,dst,rs1 >> (rs2 & 0x1F)),
		  AluOp::Ior  => ExecuteResult::Ok(isz,dst,rs1 | rs2),
		  AluOp::And  => ExecuteResult::Ok(isz,dst,rs1 & rs2),
		  AluOp::Sub  => ExecuteResult::Ok(isz,dst,rs1 - rs2),
		  AluOp::Sra  => ExecuteResult::Ok(isz,dst,((rs1 as i32) - (rs2 as i32)) as u32),
		  _ => ExecuteResult::Trap(3)
	    },
	 _ => ExecuteResult::Trap(3)
       }
   }

   fn writeback(&mut self, wb : ExecuteResult) -> WriteBackResult {
     match wb {
       ExecuteResult::Ok(isz,dst,rval) => {
       				   self.arch.regs[dst as usize] = rval;
				   WriteBackResult::Ok(isz as u32)
       },
       ExecuteResult::Trap(t) => WriteBackResult::Trap(t)
     }
   }

   fn functional_step (&mut self) {
      let pc = self.arch.pc;
      let ir = self.load_instruction(pc);
      let dstage  = self.decode(ir);
      let rstage  = self.readoperands(dstage);
      let estage  = self.execute(rstage);
      match self.writeback(estage) {
         WriteBackResult::Ok(isz) => {
	    self.arch.pc = pc + isz
	 },
	 WriteBackResult::Trap(kind) => {
	    println!("{}",kind)
	 },
      }
   }
}


fn strip(s : String) -> String { s.chars().filter(|c| !c.is_whitespace()).collect() }
macro_rules! check {
  ( $($opc:literal => $note:literal );* ) => {
     $(
        {
	 let res   = RiscvOpImac::decode($opc);
	 let sres : String = strip(format!("{:?}",res));
	 let mut n = $note.split("//");
	 match n.next() {
	   Some(t) =>
              println!("{:8} {:30} => {}",sres==strip(t.to_string()),sres, $note),
	   None => {}
	 }
	}
      );*
  }
}


fn main() {
   check! {
     0x80000537 => "Lui(4,X10,2147483648)" ;
     0xfe079ce3 => "Branch(4,Bne, X15, X0, 4294967288)" ;
     0xff872683 => "Load(4,Lw, X13, X14, 4088)" ;
     0x00f72023 => "Store(4,Sw, X0, X14, 15)" ;
     0x01010113 => "AluI(4,Add, X2, X2, 16)" ;
     0x40d90933 => "Alu(4,Sub, X18, X18, X13)" ;
     0x13641073 => "Csr(4,Csrrw, X0, X8, 155)" ;
     0x03245433 => "Mul(4,Divu, X8, X8, X18)";
     0x12450513 => "AluI(4,Add, X10, X10, 292)";
     0x12048513 => "AluI(4,Add,X10,X9,288) //80000046:	12048513          	addi	a0,s1,288 # 80000120 <_sstack+0xffffdf40>";
     0x0001     => "AluI(2,Add,X0,X0,0)";
     0x004C     => "AluI(2,Add,X11,X2,4)";

     0x00002117 => "Auipc(4,X2,8192)       // 80000000:	00002117          	auipc	sp,0x2";
     0x1e010113 => "AluI(4,Add,X2,X2,480)  // 80000004:	1e010113          	addi	sp,sp,480 # 800021e0 <_sstack>";
     0x1141     => "AluI(2,Add,X2,X2,48)   // 80000008:	1141                	addi	sp,sp,-16";
     0xc606     => "Store(2,Sw,X1,X2,12)   // 8000000a:	c606                	sw	ra,12(sp)";
     0x02e000ef => "Jal(4,X1,46)           // 8000000c:	02e000ef          	jal	ra,8000003a <main>";
     0x3fc9     => "Jal(2,X1,46)           // 80000060:	3fc9                	jal	80000032 <lprint>";
     0x3779     => "Jal(2,X1,-120)         // 80000082:	3779                	jal	80000010 <asm_demo_func>";
     0x1141     => "AluI(2,Add,X2,X2,-16)  // 80000010:	1141                	addi	sp,sp,-16";
     0xc616     => "Store(2,Sw,X5,X2,12)   // 80000012:	c616                	sw	t0,12(sp)";
     0x00000297 => "Auipc(4,X5,0)          // 80000014:	00000297          	auipc	t0,0x0";
     0x1ac28293 => "AluI(4,Add,X5,X5,428) // 80000018:	1ac28293          	addi	t0,t0,428 # 800001c0 <asm_label>";
     0x13829073 => "Csr(4,Csrrw,X0,X5,312) // 8000001c:	13829073          	csrw	0x138,t0";
     0x42b2     => "Load(2,Lw,X5,X2,12)    // 80000020:	42b2                	lw	t0,12(sp)";
     0x0141     => "AluI(2,Add,X2,X2,16)   // 80000022:	0141                	addi	sp,sp,16";
     0x8082     => "Jr(2,X1)               // 80000024:	8082                	ret"

   }

     let mut s = Sim{
        arch: ArchState::reset(),
	base: 0x8000_0000,
        mem: vec![0_u8; 1024]
     };

     for i in 0..10 {
          s.mem[i*2+0]=0x41;
     	  s.mem[i*2+1]=0x01;
     }
     s.arch.pc=0x8000_0000;

     for i in 0..10 {
        s.functional_step();
	println!("{:?}",s.arch);
     }
}
