// Seed: 307637558
module module_0 (
    output logic id_0,
    output id_1,
    output id_2,
    input logic id_3,
    input id_4,
    input logic id_5,
    input id_6,
    input id_7,
    input id_8,
    input id_9,
    input logic id_10,
    input logic id_11,
    input logic id_12,
    input id_13
);
  always @(posedge 1, posedge 1) begin
    id_2 <= 1 * id_13 + (1'b0);
  end
  logic id_14 = 1 - id_14;
endmodule
