<div id="pf2f7" class="pf w0 h0" data-page-no="2f7"><div class="pc pc2f7 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg2f7.png"/><div class="t m0 xc2 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws20b">UART<span class="ff7">x</span><span class="ws0">_C3 field descriptions (continued)</span></div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws25f">Field Description</div><div class="t m0 x83 h7 yff6 ff2 fs4 fc0 sc0 ls0 ws0">such as when it is used to generate mark or space parity, it need not be written each time UART_D is</div><div class="t m0 x83 h7 y13d9 ff2 fs4 fc0 sc0 ls0">written.</div><div class="t m0 x97 h7 y37a0 ff2 fs4 fc0 sc0 ls0">5</div><div class="t m0 x34 h7 y37a1 ff2 fs4 fc0 sc0 ls0">TXDIR</div><div class="t m0 x83 h7 y37a0 ff2 fs4 fc0 sc0 ls0 ws0">TxD Pin Direction in Single-Wire Mode</div><div class="t m0 x83 h7 y25a8 ff2 fs4 fc0 sc0 ls0 ws0">When the UART is configured for single-wire half-duplex operation (LOOPS = RSRC = 1), this bit</div><div class="t m0 x83 h7 y25a9 ff2 fs4 fc0 sc0 ls0 ws0">determines the direction of data at the TxD pin.</div><div class="t m0 x83 h7 y1140 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>TxD pin is an input in single-wire mode.</div><div class="t m0 x83 h7 y3d51 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>TxD pin is an output in single-wire mode.</div><div class="t m0 x97 h7 y2489 ff2 fs4 fc0 sc0 ls0">4</div><div class="t m0 x34 h7 y258d ff2 fs4 fc0 sc0 ls0">TXINV</div><div class="t m0 x83 h7 y2489 ff2 fs4 fc0 sc0 ls0 ws0">Transmit Data Inversion</div><div class="t m0 x83 h7 y1143 ff2 fs4 fc0 sc0 ls0 ws0">Setting this bit reverses the polarity of the transmitted data output.</div><div class="t m0 x83 h10 yf90 ff1 fs4 fc0 sc0 ls0 ws212">NOTE: <span class="ff2 ws0">Setting TXINV inverts the TxD output for all cases: data bits, start and stop bits, break, and idle.</span></div><div class="t m0 x83 h7 y164c ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Transmit data not inverted.</div><div class="t m0 x83 h7 y164d ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Transmit data inverted.</div><div class="t m0 x97 h7 y4344 ff2 fs4 fc0 sc0 ls0">3</div><div class="t m0 x3a h7 y2d8a ff2 fs4 fc0 sc0 ls0">ORIE</div><div class="t m0 x83 h7 y4344 ff2 fs4 fc0 sc0 ls0 ws0">Overrun Interrupt Enable</div><div class="t m0 x83 h7 y2001 ff2 fs4 fc0 sc0 ls0 ws0">This bit enables the overrun flag (OR) to generate hardware interrupt requests.</div><div class="t m0 x83 h7 y293a ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>OR interrupts disabled; use polling.</div><div class="t m0 x83 h7 y4345 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Hardware interrupt requested when OR is set.</div><div class="t m0 x97 h7 y38ed ff2 fs4 fc0 sc0 ls0">2</div><div class="t m0 x3a h7 y4346 ff2 fs4 fc0 sc0 ls0">NEIE</div><div class="t m0 x83 h7 y38ed ff2 fs4 fc0 sc0 ls0 ws0">Noise Error Interrupt Enable</div><div class="t m0 x83 h7 y1b6b ff2 fs4 fc0 sc0 ls0 ws0">This bit enables the noise flag (NF) to generate hardware interrupt requests.</div><div class="t m0 x83 h7 y1b6c ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>NF interrupts disabled; use polling).</div><div class="t m0 x83 h7 y3dac ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Hardware interrupt requested when NF is set.</div><div class="t m0 x97 h7 y4347 ff2 fs4 fc0 sc0 ls0">1</div><div class="t m0 x3a h7 yf9d ff2 fs4 fc0 sc0 ls0">FEIE</div><div class="t m0 x83 h7 y4347 ff2 fs4 fc0 sc0 ls0 ws0">Framing Error Interrupt Enable</div><div class="t m0 x83 h7 y25b7 ff2 fs4 fc0 sc0 ls0 ws0">This bit enables the framing error flag (FE) to generate hardware interrupt requests.</div><div class="t m0 x83 h7 yf9f ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>FE interrupts disabled; use polling).</div><div class="t m0 x83 h7 y4348 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Hardware interrupt requested when FE is set.</div><div class="t m0 x97 h7 y357a ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 x3a h7 y357b ff2 fs4 fc0 sc0 ls0">PEIE</div><div class="t m0 x83 h7 y357a ff2 fs4 fc0 sc0 ls0 ws0">Parity Error Interrupt Enable</div><div class="t m0 x83 h7 y4349 ff2 fs4 fc0 sc0 ls0 ws0">This bit enables the parity error flag (PF) to generate hardware interrupt requests.</div><div class="t m0 x83 h7 y434a ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>PF interrupts disabled; use polling).</div><div class="t m0 x83 h7 y1f9f ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Hardware interrupt requested when PF is set.</div><div class="t m0 x21 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 40 Universal Asynchronous Receiver/Transmitter (UART1 and UART2)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>759</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
