
use chip;
use core::mem;
use core::ptr;
use hil::uart;
use nvic;
use peripheral_interrupts::NvicIdx;

#[repr(C, packed)]
struct Registers {
    startrx: u32,
    stoprx: u32,
    starttx: u32,
    stoptx: u32,
    _reserved0: [u32; 62],
    rxdrdy: u32,
    _reserved1: [u32; 4],
    txdrdy: u32,
    error: u32,
    _reserved2: [u32; 119],
    inten: u32,
    intenset: u32,
    intenclr: u32,
    _reserved3: [u32; 93],
    errorsrc: u32,
    _reserved4: [u32; 31],
    enable: u32,
    _reserved5: u32,
    pselrts: u32,
    pseltxd: u32,
    pselcts: u32,
    pselrxd: u32,
    rxd: u32,
    txd: u32,
    _reserved6: u32,
    baudrate: u32,
    _reserved7: [u32; 71],
    config: u32,
}

const UART_BASE: u32 = 0x40002000;

pub struct UART {
    regs: *mut Registers,
    client: Option<&'static uart::Client>,
}

#[derive(Copy, Clone)]
pub struct UARTParams {
    pub baud_rate: u32,
}

pub static mut UART0: UART = UART::new();

// This UART implementation uses pins 8-11:
//   pin  8: RTS
//   pin  9: TX
//   pin 10: CTS
//   pin 11: RX
impl UART {
    pub const fn new() -> UART {
        UART {
            regs: UART_BASE as *mut Registers,
            client: None,
        }
    }

    fn configure(&mut self, baud_rate: u32) {
        let regs: &mut Registers = unsafe { mem::transmute(self.regs) };
        unsafe {
            ptr::write_volatile(&mut regs.enable, 0b100);
        }
        self.set_baud_rate(baud_rate);
        unsafe {
            ptr::write_volatile(&mut regs.pselrts, 8);
        }
        unsafe {
            ptr::write_volatile(&mut regs.pseltxd, 9);
        }
        unsafe {
            ptr::write_volatile(&mut regs.pselcts, 10);
        }
        unsafe {
            ptr::write_volatile(&mut regs.pselrxd, 11);
        }
    }

    pub fn set_client<C: uart::Client>(&mut self, client: &'static C) {
        self.client = Some(client);
    }

    fn set_baud_rate(&self, baud_rate: u32) {
        let regs: &mut Registers = unsafe { mem::transmute(self.regs) };
        match baud_rate {
            1200 => unsafe {
                ptr::write_volatile(&mut regs.baudrate, 0x0004F000);
            },
            2400 => unsafe {
                ptr::write_volatile(&mut regs.baudrate, 0x0009D000);
            },
            4800 => unsafe {
                ptr::write_volatile(&mut regs.baudrate, 0x0013B000);
            },
            9600 => unsafe {
                ptr::write_volatile(&mut regs.baudrate, 0x00275000);
            },
            14400 => unsafe {
                ptr::write_volatile(&mut regs.baudrate, 0x003B0000);
            },
            19200 => unsafe {
                ptr::write_volatile(&mut regs.baudrate, 0x004EA000);
            },
            28800 => unsafe {
                ptr::write_volatile(&mut regs.baudrate, 0x0075F000);
            },
            38400 => unsafe {
                ptr::write_volatile(&mut regs.baudrate, 0x009D5000);
            },
            57600 => unsafe {
                ptr::write_volatile(&mut regs.baudrate, 0x00EBF000);
            },
            76800 => unsafe {
                ptr::write_volatile(&mut regs.baudrate, 0x013A9000);
            },
            115200 => unsafe {
                ptr::write_volatile(&mut regs.baudrate, 0x01D7E000);
            },
            230400 => unsafe {
                ptr::write_volatile(&mut regs.baudrate, 0x03AFB000);
            },
            250000 => unsafe {
                ptr::write_volatile(&mut regs.baudrate, 0x04000000);
            },
            460800 => unsafe {
                ptr::write_volatile(&mut regs.baudrate, 0x075F7000);
            },
            1000000 => unsafe {
                ptr::write_volatile(&mut regs.baudrate, 0x10000000);
            },
            _ => unsafe {
                ptr::write_volatile(&mut regs.baudrate, 0x01D7E000);
            }, //setting default to 115200
        }
    }

    pub fn enable_rx_interrupts(&self) {
        let regs: &mut Registers = unsafe { mem::transmute(self.regs) };
        unsafe {
            ptr::write_volatile(&mut regs.intenset, 1 << 3 as u32);
        }
    }

    pub fn enable_tx_interrupts(&self) {
        let regs: &mut Registers = unsafe { mem::transmute(self.regs) };
        unsafe {
            ptr::write_volatile(&mut regs.intenset, 1 << 7 as u32);
        }
    }

    pub fn disable_rx_interrupts(&self) {
        let regs: &mut Registers = unsafe { mem::transmute(self.regs) };
        unsafe {
            ptr::write_volatile(&mut regs.intenclr, 1 << 3 as u32);
        }
    }

    pub fn disable_tx_interrupts(&self) {
        let regs: &mut Registers = unsafe { mem::transmute(self.regs) };
        unsafe {
            ptr::write_volatile(&mut regs.intenclr, 1 << 7 as u32);
        }
    }

    pub fn handle_interrupt(&mut self) {
        let regs: &Registers = unsafe { mem::transmute(self.regs) };
        let rx = unsafe { ptr::read_volatile(&regs.rxdrdy) } != 0;
        let tx = unsafe { ptr::read_volatile(&regs.txdrdy) } != 0;
        if rx {
            let val = unsafe { ptr::read_volatile(&regs.rxd) };
            match self.client {
                Some(ref client) => client.read_done(val as u8),
                None => {}
            }
        }
        if tx {
            // Should never execute!
        }
    }
}

impl uart::UART for UART {
    fn init(&mut self, params: uart::UARTParams) {
        self.configure(params.baud_rate);
    }

    fn rx_ready(&self) -> bool {
        let regs: &Registers = unsafe { mem::transmute(self.regs) };
        unsafe { ptr::read_volatile(&regs.rxdrdy) & 0b1 != 0 }
    }

    fn tx_ready(&self) -> bool {
        let regs: &Registers = unsafe { mem::transmute(self.regs) };
        unsafe { ptr::read_volatile(&regs.txdrdy) == 1 }
    }

    fn send_byte(&self, byte: u8) {
        let regs: &mut Registers = unsafe { mem::transmute(self.regs) };
        unsafe {
            ptr::write_volatile(&mut regs.starttx, 1 as u32);
        }
        unsafe {
            ptr::write_volatile(&mut regs.txd, byte as u32);
        }
        while !self.tx_ready() {}
        unsafe {
            ptr::write_volatile(&mut regs.stoptx, 1 as u32);
        }
    }

    fn send_bytes(&self, bytes: &'static mut [u8], len: usize) {
        for i in 0..len {
            self.send_byte(bytes[i]);
        }
    }

    fn read_byte(&self) -> u8 {
        while !self.rx_ready() {}
        let regs: &Registers = unsafe { mem::transmute(self.regs) };
        // ptr::write_volatile(&mut regs.startrx, 1 as u32);
        unsafe { ptr::read_volatile(&regs.rxd) as u8 }
    }

    fn enable_rx(&self) {
        let regs: &mut Registers = unsafe { mem::transmute(self.regs) };
        unsafe {
            ptr::write_volatile(&mut regs.startrx, 1);
        }
    }

    fn disable_rx(&mut self) {
        let regs: &mut Registers = unsafe { mem::transmute(self.regs) };
        unsafe {
            ptr::write_volatile(&mut regs.stoprx, 1);
        }
    }

    fn enable_tx(&self) {
        let regs: &mut Registers = unsafe { mem::transmute(self.regs) };
        unsafe {
            ptr::write_volatile(&mut regs.starttx, 1);
        }
    }

    fn disable_tx(&mut self) {
        let regs: &mut Registers = unsafe { mem::transmute(self.regs) };
        unsafe {
            ptr::write_volatile(&mut regs.stoptx, 1);
        }
    }
}

#[no_mangle]
#[allow(non_snake_case)]
pub unsafe extern "C" fn UART0_Handler() {
    use common::Queue;
    nvic::disable(NvicIdx::UART0);
    chip::INTERRUPT_QUEUE.as_mut().unwrap().enqueue(NvicIdx::UART0);
}
