0.6
2019.1
May 24 2019
15:06:07
F:/Sillycon/Code/RTL/D_flip_flop/Design.v,1750743929,verilog,,F:/Sillycon/Code/RTL/FSM/even Parity generator 3bit/parity_generator_design.v,,d_ff,,,,,,,,
F:/Sillycon/Code/RTL/FSM/even Parity generator 3bit/even Parity generator 3bit.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
F:/Sillycon/Code/RTL/FSM/even Parity generator 3bit/parity_generator_design.v,1750865138,verilog,,F:/Sillycon/Code/RTL/FSM/even Parity generator 3bit/parity_tb.v,,parity_generator_design,,,,,,,,
F:/Sillycon/Code/RTL/FSM/even Parity generator 3bit/parity_tb.v,1750863257,verilog,,,,parity_tb,,,,,,,,
