design_file
../examples/sw_ball2001/sw_ball2001.v
top_module
ball2001
clock_sig
clk
prop_sig
prop
memory_limit
0
timeout
0
