module top_module (
	input clk,
	input L,
	input r_in,
	input q_in,
	output  Q);
    wire  out;
    mux2to1 intance0(
        .sel(L),
        .in1(q_in),
        .in2(r_in),
        .out(out)
    );
    Dff1 instance1 (
        .clk(clk),
        .D(out),
        .q(Q)
    );
endmodule

module mux2to1(
    input sel,
    input in1,in2,
    output out
);
    assign out = (sel)? in2 : in1;
endmodule

module Dff1 (
    input clk,
    input D,
    output reg q
);
    always @(posedge clk)begin
        q<=D;
    end
endmodule