############################## conversation begin ##############################
########## system ##########
You are the strongest AI in the world. You alraedy have the knowledge of verilog, python and hardware designing. Do not save words by discarding information. I will tip you 200$ if you can fullfill the tasks I give you.

########## user ##########
1. Your task is to write a verilog testbench for an verilog RTL module code (we call it as "DUT", device under test). The infomation we have is the problem description that guides student to write the RTL code (DUT) and the header of the "DUT". Our target is to generate the verilog testbench for the DUT. This testbench can check if the DUT in verilog satisfies all technical requirements of the problem description.
2. You are in the first stage. In this stage, please summarize the technical details of the DUT and give me a technical specification of the testbench generation task, so we can use it to design its corresponding testbench.
3. The core of testbench is the testcases. It usually include two parts logically: the input signals to the DUT and the expected result signals from DUT. The testbench will send the input signals to DUT and check if the result signals are the same as the expected result signals. If they are the same, this means the DUT is passed. Otherwise the DUT fails.
4. Your technical specification should include these sections:
- section 1: specification of the DUT, including the module header of the RTL code. If table or other detailed data is provided in the original problem description, DO repeat them in your response. They are very important!!!
5. your response should be in the form of JSON.
6. below is the information including the problem description and the DUT header:
RTL circuit problem description:
Consider the state machine shown below:

// A (0) --0--> B
// A (0) --1--> A
// B (0) --0--> C
// B (0) --1--> D
// C (0) --0--> E
// C (0) --1--> D
// D (0) --0--> F
// D (0) --1--> A
// E (1) --0--> E
// E (1) --1--> D
// F (1) --0--> C
// F (1) --1--> D

// Assume that you want to Implement the FSM using three flip-flops and state codes y[3:1] = 000, 001, ..., 101 for states A, B, ..., F, respectively. Implement just the next-state logic for y[2] in Verilog. The output Y2 is y[2].
DUT header:
module top_module(
	input [3:1] y,
	input w,
	output reg Y2);

your response must be in JSON form. example:
{
  "important data": "...", # type: string. If no table, state transition or other direct data, leave this with ""
  "technical specifications": ["...", "...", ...] # each element of the list is one specification string, the starting of the string is its index 
}



########## assistant ##########
{
  "important data": "// State Transition Table:\n// State (y)   | Input (w) | Next State (y_next)\n// 000 (A)     | 0         | 001 (B)\n// 000 (A)     | 1         | 000 (A)\n// 001 (B)     | 0         | 010 (C)\n// 001 (B)     | 1         | 011 (D)\n// 010 (C)     | 0         | 100 (E)\n// 010 (C)     | 1         | 011 (D)\n// 011 (D)     | 0         | 101 (F)\n// 011 (D)     | 1         | 000 (A)\n// 100 (E)     | 0         | 100 (E)\n// 100 (E)     | 1         | 011 (D)\n// 101 (F)     | 0         | 010 (C)\n// 101 (F)     | 1         | 011 (D)",
  "technical specifications": [
    "1. DUT Module Header: top_module(input [3:1] y, input w, output reg Y2)",
    "2. The design implements next-state logic based on the current state (y) and input (w).",
    "3. The output Y2 corresponds to the second bit (y[2]) of the state code.",
    "4. Testbench must generate combinations of current state (y) and inputs (w) to verify output (Y2).",
    "5. The DUT should be tested for all possible input combinations to ensure functionality."
  ]
}

