 
// -----------
// This file was generated by riscv_ctg (https://gitlab.com/incoresemi/riscv-compliance/riscv_ctg)
// version   : 0.1.0
// timestamp : Fri Nov  6 10:29:11 2020 GMT
// usage     : riscv_ctg \
//                  -- cgf /scratch/git-repo/incoresemi/riscv-compliance/riscv_ctg/sample_cgfs/rv32i.cgf \
//                  -- xlen 32 \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the lui instruction of the RISC-V I extension for the lui covergroup.
// 
#include "compliance_model.h"
#include "compliance_test.h"
RVTEST_ISA("RV32I")

RVMODEL_BOOT
RVTEST_CODE_BEGIN
RVMODEL_TARGET_INIT

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*32.*);check ISA:=regex(.*I.*);def TEST_CASE_1=True;",lui)

RVTEST_SIGBASE( x5,signature_x5_1)

inst_0:
// rd==x0, imm_val == 0, 
// opcode: lui ; dest:x0; immval:0
TEST_CASE(x19, x0, 0x0, x5, 0, lui x0,0)

inst_1:
// rd==x3, imm_val > 0, imm_val == 256
// opcode: lui ; dest:x3; immval:256
TEST_CASE(x19, x3, 0x100000, x5, 4, lui x3,256)

inst_2:
// rd==x2, imm_val == ((2**20)-1), 
// opcode: lui ; dest:x2; immval:1048575
TEST_CASE(x19, x2, 0xfffff000, x5, 8, lui x2,1048575)

inst_3:
// rd==x4, imm_val == 1, 
// opcode: lui ; dest:x4; immval:1
TEST_CASE(x19, x4, 0x1000, x5, 12, lui x4,1)

inst_4:
// rd==x9, imm_val == 2, 
// opcode: lui ; dest:x9; immval:2
TEST_CASE(x19, x9, 0x2000, x5, 16, lui x9,2)

inst_5:
// rd==x13, imm_val == 4, 
// opcode: lui ; dest:x13; immval:4
TEST_CASE(x19, x13, 0x4000, x5, 20, lui x13,4)

inst_6:
// rd==x12, imm_val == 8, 
// opcode: lui ; dest:x12; immval:8
TEST_CASE(x19, x12, 0x8000, x5, 24, lui x12,8)

inst_7:
// rd==x29, imm_val == 16, 
// opcode: lui ; dest:x29; immval:16
TEST_CASE(x19, x29, 0x10000, x5, 28, lui x29,16)

inst_8:
// rd==x30, imm_val == 32, 
// opcode: lui ; dest:x30; immval:32
TEST_CASE(x19, x30, 0x20000, x5, 32, lui x30,32)

inst_9:
// rd==x23, imm_val == 64, 
// opcode: lui ; dest:x23; immval:64
TEST_CASE(x19, x23, 0x40000, x5, 36, lui x23,64)

inst_10:
// rd==x14, imm_val == 128, 
// opcode: lui ; dest:x14; immval:128
TEST_CASE(x19, x14, 0x80000, x5, 40, lui x14,128)

inst_11:
// rd==x10, imm_val == 512, 
// opcode: lui ; dest:x10; immval:512
TEST_CASE(x19, x10, 0x200000, x5, 44, lui x10,512)

inst_12:
// rd==x17, imm_val == 1024, 
// opcode: lui ; dest:x17; immval:1024
TEST_CASE(x19, x17, 0x400000, x5, 48, lui x17,1024)

inst_13:
// rd==x22, imm_val == 2048, 
// opcode: lui ; dest:x22; immval:2048
TEST_CASE(x19, x22, 0x800000, x5, 52, lui x22,2048)

inst_14:
// rd==x7, imm_val == 4096, 
// opcode: lui ; dest:x7; immval:4096
TEST_CASE(x19, x7, 0x1000000, x5, 56, lui x7,4096)

inst_15:
// rd==x26, imm_val == 8192, 
// opcode: lui ; dest:x26; immval:8192
TEST_CASE(x19, x26, 0x2000000, x5, 60, lui x26,8192)

inst_16:
// rd==x16, imm_val == 16384, 
// opcode: lui ; dest:x16; immval:16384
TEST_CASE(x19, x16, 0x4000000, x5, 64, lui x16,16384)

inst_17:
// rd==x20, imm_val == 32768, 
// opcode: lui ; dest:x20; immval:32768
TEST_CASE(x19, x20, 0x8000000, x5, 68, lui x20,32768)

inst_18:
// rd==x11, imm_val == 65536, 
// opcode: lui ; dest:x11; immval:65536
TEST_CASE(x19, x11, 0x10000000, x5, 72, lui x11,65536)

inst_19:
// rd==x28, imm_val == 131072, 
// opcode: lui ; dest:x28; immval:131072
TEST_CASE(x19, x28, 0x20000000, x5, 76, lui x28,131072)

inst_20:
// rd==x21, imm_val == 262144, 
// opcode: lui ; dest:x21; immval:262144
TEST_CASE(x19, x21, 0x40000000, x5, 80, lui x21,262144)

inst_21:
// rd==x6, imm_val == 524288, 
// opcode: lui ; dest:x6; immval:524288
TEST_CASE(x19, x6, 0x80000000, x5, 84, lui x6,524288)

inst_22:
// rd==x1, imm_val == 1048574, 
// opcode: lui ; dest:x1; immval:1048574
TEST_CASE(x19, x1, 0xffffe000, x5, 88, lui x1,1048574)

inst_23:
// rd==x27, imm_val == 1048573, 
// opcode: lui ; dest:x27; immval:1048573
TEST_CASE(x19, x27, 0xffffd000, x5, 92, lui x27,1048573)

inst_24:
// rd==x8, imm_val == 1048571, 
// opcode: lui ; dest:x8; immval:1048571
TEST_CASE(x19, x8, 0xffffb000, x5, 96, lui x8,1048571)

inst_25:
// rd==x24, imm_val == 1048567, 
// opcode: lui ; dest:x24; immval:1048567
TEST_CASE(x19, x24, 0xffff7000, x5, 100, lui x24,1048567)

inst_26:
// rd==x15, imm_val == 1048559, 
// opcode: lui ; dest:x15; immval:1048559
TEST_CASE(x19, x15, 0xfffef000, x5, 104, lui x15,1048559)

inst_27:
// rd==x18, imm_val == 1048543, 
// opcode: lui ; dest:x18; immval:1048543
TEST_CASE(x19, x18, 0xfffdf000, x5, 108, lui x18,1048543)

inst_28:
// rd==x31, imm_val == 1048511, 
// opcode: lui ; dest:x31; immval:1048511
TEST_CASE(x2, x31, 0xfffbf000, x5, 112, lui x31,1048511)
RVTEST_SIGBASE( x1,signature_x1_0)

inst_29:
// rd==x19, imm_val == 1048063, 
// opcode: lui ; dest:x19; immval:1048063
TEST_CASE(x2, x19, 0xffdff000, x1, 0, lui x19,1048063)

inst_30:
// rd==x25, imm_val == 1047551, 
// opcode: lui ; dest:x25; immval:1047551
TEST_CASE(x2, x25, 0xffbff000, x1, 4, lui x25,1047551)

inst_31:
// rd==x5, imm_val == 1046527, 
// opcode: lui ; dest:x5; immval:1046527
TEST_CASE(x2, x5, 0xff7ff000, x1, 8, lui x5,1046527)

inst_32:
// imm_val == 1044479, 
// opcode: lui ; dest:x10; immval:1044479
TEST_CASE(x2, x10, 0xfefff000, x1, 12, lui x10,1044479)

inst_33:
// imm_val == 1040383, 
// opcode: lui ; dest:x10; immval:1040383
TEST_CASE(x2, x10, 0xfdfff000, x1, 16, lui x10,1040383)

inst_34:
// imm_val == 1032191, 
// opcode: lui ; dest:x10; immval:1032191
TEST_CASE(x2, x10, 0xfbfff000, x1, 20, lui x10,1032191)

inst_35:
// imm_val == 1015807, 
// opcode: lui ; dest:x10; immval:1015807
TEST_CASE(x2, x10, 0xf7fff000, x1, 24, lui x10,1015807)

inst_36:
// imm_val == 983039, 
// opcode: lui ; dest:x10; immval:983039
TEST_CASE(x2, x10, 0xeffff000, x1, 28, lui x10,983039)

inst_37:
// imm_val == 917503, 
// opcode: lui ; dest:x10; immval:917503
TEST_CASE(x2, x10, 0xdffff000, x1, 32, lui x10,917503)

inst_38:
// imm_val == 786431, 
// opcode: lui ; dest:x10; immval:786431
TEST_CASE(x2, x10, 0xbffff000, x1, 36, lui x10,786431)

inst_39:
// imm_val == 524287, 
// opcode: lui ; dest:x10; immval:524287
TEST_CASE(x2, x10, 0x7ffff000, x1, 40, lui x10,524287)

inst_40:
// imm_val == 349525, 
// opcode: lui ; dest:x10; immval:349525
TEST_CASE(x2, x10, 0x55555000, x1, 44, lui x10,349525)

inst_41:
// imm_val == 699050, 
// opcode: lui ; dest:x10; immval:699050
TEST_CASE(x2, x10, 0xaaaaa000, x1, 48, lui x10,699050)

inst_42:
// imm_val == 1048447, 
// opcode: lui ; dest:x10; immval:1048447
TEST_CASE(x2, x10, 0xfff7f000, x1, 52, lui x10,1048447)

inst_43:
// imm_val == 1048319, 
// opcode: lui ; dest:x10; immval:1048319
TEST_CASE(x2, x10, 0xffeff000, x1, 56, lui x10,1048319)

inst_44:
// imm_val == 0, 
// opcode: lui ; dest:x10; immval:0
TEST_CASE(x2, x10, 0x0, x1, 60, lui x10,0)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
RVTEST_DATA_END

RVMODEL_DATA_BEGIN


signature_x5_0:
    .fill 0*(XLEN/32),4,0xdeadbeef


signature_x5_1:
    .fill 29*(XLEN/32),4,0xdeadbeef


signature_x1_0:
    .fill 16*(XLEN/32),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*(XLEN/32),4,0xdeadbeef

#endif

RVMODEL_DATA_END
