// Seed: 3737681881
module module_0 ();
  always @(negedge 1) id_1 <= #1 id_1 - {id_1{1'b0 + 1}};
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_12;
  supply1 id_13;
  assign id_10 = 1;
  always @(negedge 1) begin : LABEL_0$display
    ;
  end
  always @((1) or posedge 1) id_13 = 1;
  module_0 modCall_1 ();
endmodule
