

================================================================
== Vivado HLS Report for 'intrusion_detection'
================================================================
* Date:           Mon Dec 29 10:39:30 2025

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Exam_Project_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     5.136|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  657|  657|  657|  657|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- intrusion_detection_label1  |   72|   72|         8|          -|          -|     9|    no    |
        |- intrusion_detection_label1  |   72|   72|         8|          -|          -|     9|    no    |
        |- intrusion_detection_label1  |   72|   72|         8|          -|          -|     9|    no    |
        |- intrusion_detection_label1  |   72|   72|         8|          -|          -|     9|    no    |
        |- intrusion_detection_label1  |   72|   72|         8|          -|          -|     9|    no    |
        |- intrusion_detection_label1  |   72|   72|         8|          -|          -|     9|    no    |
        |- intrusion_detection_label1  |   72|   72|         8|          -|          -|     9|    no    |
        |- intrusion_detection_label1  |   72|   72|         8|          -|          -|     9|    no    |
        |- intrusion_detection_label1  |   72|   72|         8|          -|          -|     9|    no    |
        +------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    708|
|FIFO             |        -|      -|      -|      -|
|Instance         |        2|      8|    654|    304|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    538|
|Register         |        -|      -|    561|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        2|      8|   1215|   1550|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        1|     10|      3|      8|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------+------------------------------------+---------+-------+-----+-----+
    |               Instance               |               Module               | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------+------------------------------------+---------+-------+-----+-----+
    |intrusion_detectibkb_U1               |intrusion_detectibkb                |        0|      4|  215|    1|
    |intrusion_detectibkb_U2               |intrusion_detectibkb                |        0|      4|  215|    1|
    |intrusion_detection_AXILiteS_s_axi_U  |intrusion_detection_AXILiteS_s_axi  |        2|      0|  224|  302|
    +--------------------------------------+------------------------------------+---------+-------+-----+-----+
    |Total                                 |                                    |        2|      8|  654|  304|
    +--------------------------------------+------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |j_1_1_fu_413_p2       |     +    |      0|  0|  13|           4|           1|
    |j_1_2_fu_446_p2       |     +    |      0|  0|  13|           4|           1|
    |j_1_3_fu_479_p2       |     +    |      0|  0|  13|           4|           1|
    |j_1_4_fu_512_p2       |     +    |      0|  0|  13|           4|           1|
    |j_1_5_fu_545_p2       |     +    |      0|  0|  13|           4|           1|
    |j_1_6_fu_578_p2       |     +    |      0|  0|  13|           4|           1|
    |j_1_7_fu_615_p2       |     +    |      0|  0|  13|           4|           1|
    |j_1_8_fu_648_p2       |     +    |      0|  0|  13|           4|           1|
    |j_1_fu_390_p2         |     +    |      0|  0|  13|           4|           1|
    |sum_2_1_fu_434_p2     |     +    |      0|  0|  39|          32|          32|
    |sum_2_2_fu_467_p2     |     +    |      0|  0|  39|          32|          32|
    |sum_2_3_fu_500_p2     |     +    |      0|  0|  39|          32|          32|
    |sum_2_4_fu_533_p2     |     +    |      0|  0|  39|          32|          32|
    |sum_2_5_fu_566_p2     |     +    |      0|  0|  39|          32|          32|
    |sum_2_6_fu_603_p2     |     +    |      0|  0|  39|          32|          32|
    |sum_2_7_fu_636_p2     |     +    |      0|  0|  39|          32|          32|
    |sum_2_8_fu_669_p2     |     +    |      0|  0|  39|          32|          32|
    |sum_2_fu_401_p2       |     +    |      0|  0|  39|          32|          32|
    |tmp_11_fu_423_p2      |     +    |      0|  0|  15|           5|           4|
    |tmp_12_fu_456_p2      |     +    |      0|  0|  15|           5|           5|
    |tmp_13_fu_489_p2      |     +    |      0|  0|  15|           6|           5|
    |tmp_14_fu_522_p2      |     +    |      0|  0|  15|           6|           6|
    |tmp_15_fu_555_p2      |     +    |      0|  0|  15|           6|           6|
    |tmp_16_fu_588_p2      |     +    |      0|  0|  15|           5|           5|
    |tmp_17_fu_625_p2      |     +    |      0|  0|  15|           7|           6|
    |tmp_18_fu_658_p2      |     +    |      0|  0|  15|           7|           7|
    |tmp_fu_378_p2         |     +    |      0|  0|  39|          32|          32|
    |exitcond_1_fu_407_p2  |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_2_fu_440_p2  |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_3_fu_473_p2  |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_4_fu_506_p2  |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_5_fu_539_p2  |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_6_fu_572_p2  |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_7_fu_609_p2  |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_8_fu_642_p2  |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_fu_384_p2    |   icmp   |      0|  0|   9|           4|           4|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 708|         439|         409|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  329|         74|    1|         74|
    |camera_data_address0  |   47|         10|    7|         70|
    |j_2_reg_213           |    9|          2|    4|          8|
    |j_3_reg_235           |    9|          2|    4|          8|
    |j_4_reg_257           |    9|          2|    4|          8|
    |j_5_reg_279           |    9|          2|    4|          8|
    |j_6_reg_301           |    9|          2|    4|          8|
    |j_7_reg_323           |    9|          2|    4|          8|
    |j_8_reg_345           |    9|          2|    4|          8|
    |j_reg_169             |    9|          2|    4|          8|
    |j_s_reg_191           |    9|          2|    4|          8|
    |sum_1_1_reg_180       |    9|          2|   32|         64|
    |sum_1_2_reg_202       |    9|          2|   32|         64|
    |sum_1_3_reg_224       |    9|          2|   32|         64|
    |sum_1_4_reg_246       |    9|          2|   32|         64|
    |sum_1_5_reg_268       |    9|          2|   32|         64|
    |sum_1_6_reg_290       |    9|          2|   32|         64|
    |sum_1_7_reg_312       |    9|          2|   32|         64|
    |sum_1_8_reg_334       |    9|          2|   32|         64|
    |sum_1_reg_157         |    9|          2|   32|         64|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  538|        120|  332|        792|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |  73|   0|   73|          0|
    |j_1_1_reg_702    |   4|   0|    4|          0|
    |j_1_2_reg_720    |   4|   0|    4|          0|
    |j_1_3_reg_738    |   4|   0|    4|          0|
    |j_1_4_reg_756    |   4|   0|    4|          0|
    |j_1_5_reg_774    |   4|   0|    4|          0|
    |j_1_6_reg_792    |   4|   0|    4|          0|
    |j_1_7_reg_810    |   4|   0|    4|          0|
    |j_1_8_reg_828    |   4|   0|    4|          0|
    |j_1_reg_684      |   4|   0|    4|          0|
    |j_2_reg_213      |   4|   0|    4|          0|
    |j_3_reg_235      |   4|   0|    4|          0|
    |j_4_reg_257      |   4|   0|    4|          0|
    |j_5_reg_279      |   4|   0|    4|          0|
    |j_6_reg_301      |   4|   0|    4|          0|
    |j_7_reg_323      |   4|   0|    4|          0|
    |j_8_reg_345      |   4|   0|    4|          0|
    |j_reg_169        |   4|   0|    4|          0|
    |j_s_reg_191      |   4|   0|    4|          0|
    |reg_356          |  32|   0|   32|          0|
    |reg_370          |  32|   0|   32|          0|
    |reg_374          |  32|   0|   32|          0|
    |sum_1_1_reg_180  |  32|   0|   32|          0|
    |sum_1_2_reg_202  |  32|   0|   32|          0|
    |sum_1_3_reg_224  |  32|   0|   32|          0|
    |sum_1_4_reg_246  |  32|   0|   32|          0|
    |sum_1_5_reg_268  |  32|   0|   32|          0|
    |sum_1_6_reg_290  |  32|   0|   32|          0|
    |sum_1_7_reg_312  |  32|   0|   32|          0|
    |sum_1_8_reg_334  |  32|   0|   32|          0|
    |sum_1_reg_157    |  32|   0|   32|          0|
    |tmp_reg_675      |  32|   0|   32|          0|
    +-----------------+----+----+-----+-----------+
    |Total            | 561|   0|  561|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------+-----+-----+------------+---------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_AWADDR   |  in |   10|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_ARADDR   |  in |   10|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |       AXILiteS      |     array    |
|ap_clk                  |  in |    1| ap_ctrl_hs | intrusion_detection | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | intrusion_detection | return value |
|interrupt               | out |    1| ap_ctrl_hs | intrusion_detection | return value |
+------------------------+-----+-----+------------+---------------------+--------------+

