tfci 0x%x
cctrch_info 0x%x
prach_tti 0x%x
erucch_tti 0x%x
ch_info 0x%x
trch_en 0x%x strch_en 0x%x
crc08 0x%x crc12 0x%x crc16 0x%x crc24 0x%x
crc_len_ch0_3 0x%x crc_len_ch4_7 0x%x
trbk_num_ch0_3 0x%x trbk_num_ch4_7 0x%x
trbk_len_ch0_1 0x%x trbk_len_ch2_3 0x%x
trbk_len_ch4_5 0x%x trbk_len_ch6_7 0x%x
tep_ch0_7 0x%x
fillerbit_ch0_3 0x%x fillerbit_ch4_7 0x%x
code_unit_ch0_7 0x%x
code_len_ch0_1 0x%x code_len_ch2_3 0x%x
code_len_ch4_5 0x%x code_len_ch6_7 0x%x
pad_bits_ch0_7 0x%x
e_min_flg 0x%x
trch_addr_ch0_1 0x%x trch_addr_ch2_3 0x%x
trch_addr_ch4_5 0x%x trch_addr_ch6_7 0x%x
rm_mode_ch0_7 0x%x
int1_col_ch0_7 0x%x
int1_row_ch0_1 0x%x int1_row_ch2_3 0x%x
int1_row_ch4_5 0x%x int1_row_ch6_7 0x%x
tx_endian 0x%x
cctr0_fr_len_rm_addr 0x%x cctr1_fr_len_rm_addr 0x%x cctr2_fr_len_rm_addr 0x%x
e_ini_1_ch0_1 0x%x e_ini_1_ch2_3 0x%x
e_ini_1_ch4_5 0x%x e_ini_1_ch6_7 0x%x
e_ini_2_ch0_1 0x%x e_ini_2_ch2_3 0x%x
e_ini_2_ch4_5 0x%x e_ini_2_ch6_7 0x%x
e_pls_1_ch0_1 0x%x e_pls_1_ch2_3 0x%x
e_pls_1_ch4_5 0x%x e_pls_1_ch6_7 0x%x
e_min_1_01 0x%x e_min_1_23 0x%x
e_min_1_45 0x%x e_min_1_67 0x%x
cctr0_phy_map 0x%x cctr1_phy_map 0x%x cctr2_phy_map 0x%x
bits_c0_t_phy[0] 0x%x bits_c0_t_phy[1] 0x%x bits_c0_t_phy[2] 0x%x
bits_c0_t_phy[3] 0x%x bits_c0_t_phy[4] 0x%x bits_c0_t_phy[5] 0x%x
bits_c1_t_phy[0] 0x%x bits_c1_t_phy[1] 0x%x bits_c1_t_phy[2] 0x%x
bits_c1_t_phy[3] 0x%x bits_c1_t_phy[4] 0x%x bits_c0_t_phy[5] 0x%x
bits_c2_t_phy[0] 0x%x bits_c2_t_phy[1] 0x%x bits_c2_t_phy[2] 0x%x
bits_c2_t_phy[3] 0x%x bits_c2_t_phy[4] 0x%x bits_c2_t_phy[5] 0x%x
CCTR_BS0[0] 0x%x CCTR_BS0[1] 0x%x CCTR_BS0[2] 0x%x
CCTR_BS1[0] 0x%x CCTR_BS1[1] 0x%x CCTR_BS1[2] 0x%x
e_trbk_len 0x%x e_code_unit 0x%x e_code_len 0x%x e_fillerbit 0x%x
e_rm_mode 0x%x
e_eini_s 0x%x e_eini_p1 0x%x e_eini_p2 0x%x
e_epls_s 0x%x e_epls_p1 0x%x e_epls_p2 0x%x
e_emin_s 0x%x e_emin_p1 0x%x e_emin_p2 0x%x
erm_nsys 0x%x erm_np1 0x%x erm_np2 0x%x
int2_fr_bit_num_ts_sel 0x%x
e_bit_num_ts[0] 0x%x
e_bit_num_ts[1] 0x%x
e_bit_num_ts[2] 0x%x
e_bit_num_ts[3] 0x%x
e_bit_num_ts[4] 0x%x
e_bit_num_ts[5] 0x%x
activeStackId %d trch (%d) : tti %d, trch_addr %d, strch_en 0x%x [ul_ch_info: 0x%x]
Invalid Cctrch Id %d
Invalid TFCI Coding
[DBG]RATEMT_FLT_FB : %d SLOT, %d CHIP_8
[DBG]ENCODE_FB : %d SLOT, %d CHIP_8
Error!! Wrong state value is eTTI=%d, chip=%d, slot=%d
pre_gain 0x%x, dch_gain 0x%x
Invalid Cctrch Nr
Error for scramblingMasks values
Error!! Wrong state value is %d
Set CM_INFO CM_INFO_MODE_EN: %d CM_INFO_TG_START: %d CM_INFO_TG_END: %d CM_INFO_TG_SLOTS: %d CM_INFO_TG_SLOT_TYPE: %d CM_INFO.reg: 0x%x
Get CM_INFO CM_INFO_MODE_EN: %d CM_INFO_TG_START: %d CM_INFO_TG_END: %d CM_INFO_TG_SLOTS: %d CM_INFO_TG_SLOT_TYPE: %d CM_INFO.reg: 0x%x
[PRACH Encoder Check] Dpcch Buf[CFN %d] : 0x%x, 0x%x, 0x%x, 0x%x, 0x%x
[PRACH debugging log] htx_ch_info 0x%x, htx_ch_mon 0x%x, htx_prach_pre_en 0x%x, htx_prach_start 0x%x, htx_aich 0x%x, htx_aich_mon_ack_slot 0x%x, htx_prach_pre_num 0x%x
[PRACH debugging log] AICHReqCnt 0x%x, AICHPreDoneCnt 0x%x, ai_ctrl_0 0x%x, ai_rpt_0 0x%x, front_modem_sel 0x%x
[DPCH DPCCH Encoder Check] Dpcch Buf[CFN %d] : 0x%x, 0x%x, 0x%x, 0x%x, 0x%x
[DPCH debugging log] htx_ch_info 0x%x, htx_ch_mon 0x%x, front_modem_sel 0x%x, int_tx_fr_10e 0x%x
[TX Dump] %s
[TX Dump][0x%x] 0x%x | 0x%x | 0x%x | 0x%x | 0x%x | 0x%x |
[TX Dump]****************************************************************************
[TX Dump]****************************************************************************
[TX Dump]Whole_Tx_Dump
[TX Dump]****************************************************************************
[TX Dump]pREG_TX Common DCH register ~
[TX Dump]0x%x = 0x%x | 0x%x | 0x%x | 0x%x |
[TX Dump]pREG_TX EDCH register ~
[TX Dump]0x%x = 0x%x | 0x%x | 0x%x | 0x%x |
[TX Dump]pREG_TX 3G_ENC_FDD_BLK register ~
[TX Dump]0x%x = 0x%x | 0x%x | 0x%x | 0x%x |
[TX Dump]pREG_TX 3G_MOD_FDD register ~
[TX Dump]0x%x = 0x%x | 0x%x | 0x%x | 0x%x |
[TX Dump]pREG_TX 3GF Physical Channel Controller register ~
[TX Dump]0x%x = 0x%x | 0x%x | 0x%x | 0x%x |
[TX Dump]pREG_TX_COMMON register ~
[TX Dump]0x%x = 0x%x | 0x%x | 0x%x | 0x%x |
[TX Dump]pREG_TX_FILTER0 register ~
[TX Dump]0x%x = 0x%x | 0x%x | 0x%x | 0x%x |
[TX Dump]pREG_TX_FILTER0 FILTER(INTEROLATOR) register ~
[TX Dump]0x%x = 0x%x | 0x%x | 0x%x | 0x%x |
[TX Dump]pREG_TX_FILTER0 FILTER(CFR) register ~
[TX Dump]0x%x = 0x%x | 0x%x | 0x%x | 0x%x |
[TX Dump]pREG_TX_FILTER0 DPD CAL register ~
[TX Dump]0x%x = 0x%x | 0x%x | 0x%x | 0x%x |
[TX Dump]pREG_TX_FILTER0 BULK DELAY register ~
[TX Dump]0x%x = 0x%x | 0x%x | 0x%x | 0x%x |
[TX Dump]pREG_TX_FILTER0 ET register ~
[TX Dump]0x%x = 0x%x | 0x%x | 0x%x | 0x%x |
[TX Dump]pREG_TX_FILTER1 register ~
[TX Dump]0x%x = 0x%x | 0x%x | 0x%x | 0x%x |
[TX Dump]pREG_TX_FILTER1 FILTER(INTEROLATOR) register ~
[TX Dump]0x%x = 0x%x | 0x%x | 0x%x | 0x%x |
[TX Dump]pREG_TX_FILTER1 FILTER(CFR) register ~
[TX Dump]0x%x = 0x%x | 0x%x | 0x%x | 0x%x |
[TX Dump]pREG_TX_FILTER1 DPD CAL register ~
[TX Dump]0x%x = 0x%x | 0x%x | 0x%x | 0x%x |
[TX Dump]pREG_TX_FILTER1 BULK DELAY register ~
[TX Dump]0x%x = 0x%x | 0x%x | 0x%x | 0x%x |
[TX Dump]pREG_TX_FILTER1 ET register ~
[TX Dump]0x%x = 0x%x | 0x%x | 0x%x | 0x%x |
[TX Dump]pREG_TX_FILTER_COMMON DAC Control register ~
[TX Dump]0x%x = 0x%x | 0x%x | 0x%x | 0x%x |
[TX Dump]pREG_TX_FILTER_COMMON ETDAC ABB register ~
[TX Dump]0x%x = 0x%x | 0x%x | 0x%x | 0x%x |
[TX Dump]pREG_TX_FILTER_COMMON FEEDBACK register ~
[TX Dump]0x%x = 0x%x | 0x%x | 0x%x | 0x%x |
[TX Dump]pREG_TX_FILTER_COMMON ClockGating MEMMUX register ~
[TX Dump]0x%x = 0x%x | 0x%x | 0x%x | 0x%x |
[DBG]SCR_FLT_FB : %d SLOT, %d CHIP_8
[DBG] RFD_HTX_DLY : 0x%x RFD_HFLT_DLY : 0x%x
[DBG]SCR_FLT_FB : %d SLOT, %d CHIP_8
[DBG]RFD_HTX_DLY : %d SLOT, %d CPX8
[DBG]RFD_HTX_DLY : 0x%x RFD_HFLT_DLY : 0x%x
Disable CFN OV Mode
Hmcp_Monitoring_TxBlock - start: urtg_en_field %d, urtg_cell_time_field %d, sys_time_en_field_0 %d sys_time_en_field_1 %d RFD_HTX_URTG 0x%x
HALTX_3G_SetHtxSyncUpdate Offset(x8):%d [htx_timing_mon slot %d, cpx %d] [htx_timing_mon2 cpx %d][rfd_htx_dly1 cpx %d][rfd_htx_dly2 cpx %d] RFD_HTX_TIMING 0x%x
HALTX_3G_SetRFDUrtgTimeChangeEnable %d [RFD_HTX_URTG 0x%x]
[HALTX_3G_EMUL] RFD_UL0_TX_DC_OFS 0x%x
[HALTX_3G_EMUL] RFD_UL0_TX_IQ_MIS 0x%x
[HALTX_3G_EMUL] RFD_UL0_MAIN_DELAY_VAL 0x%x
[HALTX_3G_EMUL] RFD_UL0_DELAY_UPDATE_VAL 0x%x
[HALTX_3G_EMUL] RFD_UL0_MAIN_FRAC_DELAY_A 0x%x
[HALTX_3G_EMUL] RFD_UL0_MAIN_FRAC_DELAY_B 0x%x
[HALTX_3G_EMUL] RFD_UL0_MAIN_FRAC_DELAY_C 0x%x
[HALTX_3G_EMUL] RFD_UL0_MAIN_FRAC_DELAY_D 0x%x
StartEmulHsupa
Hmcp_TXGEN_HISR at slot 0x%x RACH Read 0x20A4 0x%x dac_input_power %d RMS %d
tickgen: tx0_main_ctl0 0x%x tx0_main_ctl1 0x%x tx1_main_ctl0 0x%x tx1_main_ctl1 0x%x
tickgen_mipi_rffe0_ctl 0x%x tickgen_mipi_rffe1_ctl 0x%x tickgen_mipi_rffe2_ctl 0x%x tickgen_mipi_rffe3_ctl 0x%x
mipi_rffe0_on0_cnt 0x%x mipi_rffe0_off0_cnt 0x%x ref_count_rd_value 0x%x FEMSIF_ARBIT0_CTL_RD1 0x%x, FEMSIF_ARBIT0_ENABLE0 0x%x
[HALTX_3G][WARNING]NullFunc()!!
