# Notes of **The RISC-V Reader: An Open Architecture Atlas**


|时间|内容|
|:---|:---|
|yyyy-mm-dd||

## 术语

<!-- 记录阅读过程中出现的关键字及其简单的解释. -->

## 介绍

<!-- 描述书籍阐述观点的来源、拟解决的关键性问题和采用的方法论等. -->

## 动机

<!-- 描述阅读书籍的动机, 要达到什么目的等. -->

## 概念结构

<!-- 描述书籍的行文结构, 核心主题和子主题的内容结构和关系. -->

### 1 Why RISC-V?
#### 1.1 Introduction
#### 1.2 Modular vs. Incremental ISAs
#### 1.3 ISA Design 101
#### 1.4 An Overview of this Book
#### 1.5 Concluding Remarks
#### 1.6 To Learn More

### 2 RV32I: RISC-V Base Integer ISA
#### 2.1 Introduction
#### 2.2 RV32I Instruction formats
#### 2.3 RV32I Registers
#### 2.4 RV32I Integer Computation
#### 2.5 RV32I Loads and Stores
#### 2.6 RV32I Conditional Branch
#### 2.7 RV32I Unconditional Jump
#### 2.8 RV32I Miscellaneous
#### 2.9 Comparing RV32I, ARM-32, MIPS-32, and x86-32
#### 2.10 Concluding Remarks
#### 2.11 To Learn More

### 3 RISC-V Assembly Language
#### 3.1 Introduction
#### 3.2 Calling convention
#### 3.3 Assembly
#### 3.4 Linker
#### 3.5 Static vs. Dynamic Linking
#### 3.6 Loader
#### 3.7 Concluding Remarks
#### 3.8 To Learn More

### 4 RV32M: Multiply and Divide
#### 4.1 Introduction
#### 4.2 Concluding Remarks
#### 4.3 To Learn More

### 5 RV32FD: Single/Double Floating Point
#### 5.1 Introduction
#### 5.2 Floating-Point Registers
#### 5.3 Floating-Point Loads, Stores, and Arithmetic
#### 5.4 Floating-Point Moves and Converts
#### 5.5 Miscellaneous Floating-Point Instructions
#### 5.6 Comparing RV32FD, ARM-32, MIPS-32, and x86-32 using DAXPY
#### 5.7 Concluding Remarks
#### 5.8 To Learn More

### 6 RV32A: Atomic
#### 6.1 Introduction
#### 6.2 Concluding Remarks
#### 6.3 To Learn More

### 7 RV32C: Compressed Instructions
#### 7.1 Introduction
#### 7.2 Comparing RV32GC, Thumb-2, microMIPS, and x86-32
#### 7.3 Concluding Remarks
#### 7.4 To Learn More

### 8 RV32V: Vector
#### 8.1 Introduction
#### 8.2 Vector Computation Instructions
#### 8.3 Vector Registers and Dynamic Typing
#### 8.4 Vector Loads and Stores
#### 8.5 Parallelism During Vector Execution
#### 8.6 Conditional Execution of Vector Operations
#### 8.7 Miscellaneous Vector Instructions
#### 8.8 Vector Example: DAXPY in RV32V
#### 8.9 Comparing RV32V, MIPS-32 MSA SIMD, and x86-32 AVX SIMD
#### 8.10 Concluding Remarks
#### 8.11 To Learn More

### 9 RV64: 64-bit Address Instructions
#### 9.1 Introduction
#### 9.2 Comparison to Other 64-bit ISAs using Insertion Sort
#### 9.3 Program size
#### 9.4 Concluding Remarks
#### 9.5 To Learn More

### 10 RV32/64 Privileged Architecture
#### 10.1 Introduction
#### 10.2 Machine Mode for Simple Embedded Systems
#### 10.3 Machine-Mode Exception Handling
#### 10.4 User Mode and Process Isolation in Embedded Systems
#### 10.5 Supervisor Mode for Modern Operating Systems
#### 10.6 Page-Based Virtual Memory
#### 10.7 Concluding Remarks
#### 10.8 To Learn More

### 11 Future RISC-V Optional Extensions
#### 11.1 “B” Standard Extension for Bit Manipulation
#### 11.2 “E” Standard Extension for Embedded
#### 11.3 “H” Privileged Architecture Extension for Hypervisor Support
#### 11.4 “J” Standard Extension for Dynamically Translated Languages
#### 11.5 “L” Standard Extension for Decimal Floating-Point
#### 11.6 “N” Standard Extension for User-Level Interrupts
#### 11.7 “P” Standard Extension for Packed-SIMD Instructions
#### 11.8 “Q” Standard Extension for Quad-Precision Floating-Point
#### 11.9 Concluding Remarks

### A RISC-V Instruction Listings


## 总结

<!-- 概要记录书籍中如何解决关键性问题的. -->

## 应用

<!-- 记录如何使用书籍中方法论解决你自己的问题. -->

## 文献引用

<!-- 记录相关的和进一步阅读资料: 文献、网页链接等. -->

- David Patterson, Andrew Waterman.**The RISC-V Reader: An Open Architecture Atlas**. Strawberry Canyon: 2017.

## 其他备注
