nohup: ignoring input
Analyzing file: ./5_gram_verilog_file_1.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1.v
./5_gram_verilog_file_1.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2.v
../../../scripts/run_yosys.sh: line 3:  3390 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3.v
../../../scripts/run_yosys.sh: line 3:  3391 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_4.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_4.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_4.v
./5_gram_verilog_file_4.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_5.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_5.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_5.v
./5_gram_verilog_file_5.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_6.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_6.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_6.v
./5_gram_verilog_file_6.v:31: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_7.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_7.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_7.v
./5_gram_verilog_file_7.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_8.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_8.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_8.v
./5_gram_verilog_file_8.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_9.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_9.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_9.v
./5_gram_verilog_file_9.v:52: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_10.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_10.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_10.v
./5_gram_verilog_file_10.v:10: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_11.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_11.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_11.v
./5_gram_verilog_file_11.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_12.v
../../../scripts/run_yosys.sh: line 3:  3400 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_13.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_13.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_13.v
./5_gram_verilog_file_13.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_14.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_14.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_14.v
./5_gram_verilog_file_14.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_15.v
../../../scripts/run_yosys.sh: line 3:  3403 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_16.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_16.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_16.v
./5_gram_verilog_file_16.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_17.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_17.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_17.v
./5_gram_verilog_file_17.v:21: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_18.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_18.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_18.v
./5_gram_verilog_file_18.v:22: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_19.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_19.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_19.v
./5_gram_verilog_file_19.v:12: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_20.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_20.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_20.v
./5_gram_verilog_file_20.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_21.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_21.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_21.v
Parsing SystemVerilog input from `./5_gram_verilog_file_21.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_21.v:23: Warning: Range [-1:-1] select out of bounds on signal `\id_2': Setting 1 LSB bits to undef.
./5_gram_verilog_file_21.v:23: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = 1'0
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 49d65aba10, CPU: user 0.01s system 0.01s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 58% 1x hierarchy (0 sec), 41% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_22.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_22.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_22.v
./5_gram_verilog_file_22.v:7: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_23.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_23.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_23.v
./5_gram_verilog_file_23.v:53: ERROR: Module port `\id_8' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_24.v
../../../scripts/run_yosys.sh: line 3:  3413 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_25.v
../../../scripts/run_yosys.sh: line 3:  3414 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_26.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_26.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_26.v
Parsing SystemVerilog input from `./5_gram_verilog_file_26.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 5a8c51a726, CPU: user 0.01s system 0.02s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 53% 1x hierarchy (0 sec), 46% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_27.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_27.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_27.v
./5_gram_verilog_file_27.v:12: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_28.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_28.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_28.v
./5_gram_verilog_file_28.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_29.v
../../../scripts/run_yosys.sh: line 3:  3419 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_30.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_30.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_30.v
Parsing SystemVerilog input from `./5_gram_verilog_file_30.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 7e46875673, CPU: user 0.01s system 0.01s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 49% 1x hierarchy (0 sec), 49% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_31.v
../../../scripts/run_yosys.sh: line 3:  3430 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_32.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_32.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_32.v
./5_gram_verilog_file_32.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_33.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_33.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_33.v
./5_gram_verilog_file_33.v:21: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_34.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_34.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_34.v
./5_gram_verilog_file_34.v:21: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_35.v
../../../scripts/run_yosys.sh: line 3:  3436 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_36.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_36.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_36.v
./5_gram_verilog_file_36.v:29: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_37.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_37.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_37.v
./5_gram_verilog_file_37.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_38.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_38.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_38.v
./5_gram_verilog_file_38.v:43: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_39.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_39.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_39.v
Parsing SystemVerilog input from `./5_gram_verilog_file_39.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).
Warning: Resizing cell port module_1.modCall_1.id_2 from 32 bits to 1 bits.
Warning: Resizing cell port module_1.modCall_1.id_5 from 32 bits to 1 bits.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: a2c3fe217d, CPU: user 0.01s system 0.02s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 53% 1x hierarchy (0 sec), 45% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_40.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_40.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_40.v
./5_gram_verilog_file_40.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_41.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_41.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_41.v
Parsing SystemVerilog input from `./5_gram_verilog_file_41.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 152407bf93, CPU: user 0.01s system 0.02s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 49% 2x read_verilog (0 sec), 49% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_42.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_42.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_42.v
./5_gram_verilog_file_42.v:6: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_43.v
../../../scripts/run_yosys.sh: line 3:  3446 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_44.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_44.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_44.v
./5_gram_verilog_file_44.v:17: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_45.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_45.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_45.v
./5_gram_verilog_file_45.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_46.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_46.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_46.v
./5_gram_verilog_file_46.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_47.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_47.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_47.v
./5_gram_verilog_file_47.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_48.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_48.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_48.v
./5_gram_verilog_file_48.v:4: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_49.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_49.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_49.v
./5_gram_verilog_file_49.v:16: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_50.v
../../../scripts/run_yosys.sh: line 3:  3453 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_51.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_51.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_51.v
./5_gram_verilog_file_51.v:7: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_52.v
../../../scripts/run_yosys.sh: line 3:  3455 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_53.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_53.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_53.v
./5_gram_verilog_file_53.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_54.v
../../../scripts/run_yosys.sh: line 3:  3457 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_55.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_55.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_55.v
./5_gram_verilog_file_55.v:16: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_56.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_56.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_56.v
./5_gram_verilog_file_56.v:32: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_57.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_57.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_57.v
Parsing SystemVerilog input from `./5_gram_verilog_file_57.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Storing AST representation for module `$abstract\module_2'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_2'.
Generating RTLIL representation for module `\module_2'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

End of script. Logfile hash: eeddf132aa, CPU: user 0.01s system 0.01s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 1x hierarchy (0 sec), 48% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_58.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_58.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_58.v
./5_gram_verilog_file_58.v:35: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_59.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_59.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_59.v
./5_gram_verilog_file_59.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_60.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_60.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_60.v
./5_gram_verilog_file_60.v:23: ERROR: syntax error, unexpected TOK_FINAL
Analyzing file: ./5_gram_verilog_file_61.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_61.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_61.v
./5_gram_verilog_file_61.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_62.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_62.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_62.v
./5_gram_verilog_file_62.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_63.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_63.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_63.v
./5_gram_verilog_file_63.v:6: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_64.v
../../../scripts/run_yosys.sh: line 3:  3468 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_65.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_65.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_65.v
./5_gram_verilog_file_65.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_66.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_66.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_66.v
./5_gram_verilog_file_66.v:53: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_67.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_67.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_67.v
./5_gram_verilog_file_67.v:3: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_68.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_68.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_68.v
./5_gram_verilog_file_68.v:32: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_69.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_69.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_69.v
./5_gram_verilog_file_69.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_70.v
../../../scripts/run_yosys.sh: line 3:  3480 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_71.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_71.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_71.v
./5_gram_verilog_file_71.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_72.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_72.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_72.v
./5_gram_verilog_file_72.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_73.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_73.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_73.v
./5_gram_verilog_file_73.v:43: ERROR: Module port `\id_9' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_74.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_74.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_74.v
./5_gram_verilog_file_74.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_75.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_75.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_75.v
./5_gram_verilog_file_75.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_76.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_76.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_76.v
./5_gram_verilog_file_76.v:47: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_77.v
../../../scripts/run_yosys.sh: line 3:  3487 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_78.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_78.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_78.v
Parsing SystemVerilog input from `./5_gram_verilog_file_78.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Storing AST representation for module `$abstract\module_2'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_2'.
Generating RTLIL representation for module `\module_2'.
./5_gram_verilog_file_78.v:75: Warning: Range select out of bounds on signal `\id_17': Setting result bit to undef.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_78.v:19: Warning: Range select out of bounds on signal `\id_2': Setting result bit to undef.
./5_gram_verilog_file_78.v:19: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = 1'0
    new assignment: { } = { }.

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: d3cc5a22c6, CPU: user 0.00s system 0.02s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 1x hierarchy (0 sec), 49% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_79.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_79.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_79.v
./5_gram_verilog_file_79.v:14: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_80.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_80.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_80.v
Parsing SystemVerilog input from `./5_gram_verilog_file_80.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_80.v:125: Warning: Identifier `\modCall_1.id_48' is implicitly declared.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
./5_gram_verilog_file_80.v:67: ERROR: Can't resolve function name `\id_42'.
Analyzing file: ./5_gram_verilog_file_81.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_81.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_81.v
Parsing SystemVerilog input from `./5_gram_verilog_file_81.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

End of script. Logfile hash: eead64112c, CPU: user 0.00s system 0.02s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 1x hierarchy (0 sec), 48% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_82.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_82.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_82.v
./5_gram_verilog_file_82.v:21: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_83.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_83.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_83.v
./5_gram_verilog_file_83.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_84.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_84.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_84.v
./5_gram_verilog_file_84.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_85.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_85.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_85.v
./5_gram_verilog_file_85.v:13: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_86.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_86.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_86.v
./5_gram_verilog_file_86.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_87.v
../../../scripts/run_yosys.sh: line 3:  3499 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_88.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_88.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_88.v
Parsing SystemVerilog input from `./5_gram_verilog_file_88.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_88.v:30: Warning: Range [-1:-1] select out of bounds on signal `\id_7': Setting 1 LSB bits to undef.
./5_gram_verilog_file_88.v:30: Warning: Range [-1:-1] select out of bounds on signal `\id_5': Setting 1 LSB bits to undef.
./5_gram_verilog_file_88.v:30: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = $logic_and$./5_gram_verilog_file_88.v:30$3_Y
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: 0c669e1ab5, CPU: user 0.01s system 0.02s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 55% 1x hierarchy (0 sec), 44% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_89.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_89.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_89.v
./5_gram_verilog_file_89.v:8: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_90.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_90.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_90.v
./5_gram_verilog_file_90.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_91.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_91.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_91.v
./5_gram_verilog_file_91.v:31: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_92.v
../../../scripts/run_yosys.sh: line 3:  3505 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_93.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_93.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_93.v
Parsing SystemVerilog input from `./5_gram_verilog_file_93.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Storing AST representation for module `$abstract\module_2'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_2'.
Generating RTLIL representation for module `\module_2'.
./5_gram_verilog_file_93.v:62: Warning: Range select out of bounds on signal `\id_8': Setting result bit to undef.
./5_gram_verilog_file_93.v:62: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = 1'1
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).
Mapping positional arguments of cell module_2.modCall_1 (module_0).

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: a7e209fa97, CPU: user 0.00s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 2x read_verilog (0 sec), 49% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_94.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_94.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_94.v
./5_gram_verilog_file_94.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_95.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_95.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_95.v
Parsing SystemVerilog input from `./5_gram_verilog_file_95.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Storing AST representation for module `$abstract\module_2'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_2'.
Generating RTLIL representation for module `\module_2'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 10b64462d1, CPU: user 0.01s system 0.01s, MEM: 81.38 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 51% 2x read_verilog (0 sec), 48% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_96.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_96.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_96.v
./5_gram_verilog_file_96.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_97.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_97.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_97.v
./5_gram_verilog_file_97.v:14: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_98.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_98.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_98.v
./5_gram_verilog_file_98.v:7: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_99.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_99.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_99.v
./5_gram_verilog_file_99.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_100.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_100.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_100.v
./5_gram_verilog_file_100.v:38: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_101.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_101.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_101.v
./5_gram_verilog_file_101.v:10: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_102.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_102.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_102.v
./5_gram_verilog_file_102.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_103.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_103.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_103.v
./5_gram_verilog_file_103.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_104.v
../../../scripts/run_yosys.sh: line 3:  3529 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_105.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_105.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_105.v
./5_gram_verilog_file_105.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_106.v
../../../scripts/run_yosys.sh: line 3:  3531 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_107.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_107.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_107.v
./5_gram_verilog_file_107.v:53: ERROR: syntax error, unexpected TOK_TIME_SCALE, expecting TOK_ID or '#'
Analyzing file: ./5_gram_verilog_file_108.v
../../../scripts/run_yosys.sh: line 3:  3533 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_109.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_109.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_109.v
./5_gram_verilog_file_109.v:8: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_110.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_110.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_110.v
./5_gram_verilog_file_110.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_111.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_111.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_111.v
./5_gram_verilog_file_111.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_112.v
../../../scripts/run_yosys.sh: line 3:  3537 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_113.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_113.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_113.v
./5_gram_verilog_file_113.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_114.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_114.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_114.v
./5_gram_verilog_file_114.v:46: ERROR: Module port `\_id_2' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_115.v
../../../scripts/run_yosys.sh: line 3:  3540 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_116.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_116.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_116.v
./5_gram_verilog_file_116.v:10: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_117.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_117.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_117.v
./5_gram_verilog_file_117.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_118.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_118.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_118.v
./5_gram_verilog_file_118.v:8: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_119.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_119.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_119.v
Parsing SystemVerilog input from `./5_gram_verilog_file_119.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
./5_gram_verilog_file_119.v:10: ERROR: Non-constant range in declaration of \id_4
Analyzing file: ./5_gram_verilog_file_120.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_120.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_120.v
./5_gram_verilog_file_120.v:91: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_121.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_121.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_121.v
./5_gram_verilog_file_121.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_122.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_122.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_122.v
./5_gram_verilog_file_122.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_123.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_123.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_123.v
./5_gram_verilog_file_123.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_124.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_124.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_124.v
./5_gram_verilog_file_124.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_125.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_125.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_125.v
Parsing SystemVerilog input from `./5_gram_verilog_file_125.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Storing AST representation for module `$abstract\module_2'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_2'.
Generating RTLIL representation for module `\module_2'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_0.modCall_1 (module_2).
Mapping positional arguments of cell module_1.modCall_1 (module_0).
Warning: Resizing cell port module_1.modCall_1.id_2 from 86 bits to 1 bits.
Warning: Resizing cell port module_1.modCall_1.id_3 from 86 bits to 1 bits.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: eafe48b7b7, CPU: user 0.01s system 0.01s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 1x hierarchy (0 sec), 49% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_126.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_126.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_126.v
./5_gram_verilog_file_126.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_127.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_127.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_127.v
./5_gram_verilog_file_127.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_128.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_128.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_128.v
./5_gram_verilog_file_128.v:27: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_129.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_129.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_129.v
./5_gram_verilog_file_129.v:7: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_130.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_130.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_130.v
./5_gram_verilog_file_130.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_131.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_131.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_131.v
Parsing SystemVerilog input from `./5_gram_verilog_file_131.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

End of script. Logfile hash: a8d5736fea, CPU: user 0.01s system 0.01s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 55% 2x read_verilog (0 sec), 44% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_132.v
../../../scripts/run_yosys.sh: line 3:  3559 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_133.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_133.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_133.v
Parsing SystemVerilog input from `./5_gram_verilog_file_133.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 03798da634, CPU: user 0.01s system 0.02s, MEM: 82.31 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 2x read_verilog (0 sec), 49% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_134.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_134.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_134.v
./5_gram_verilog_file_134.v:12: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_135.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_135.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_135.v
./5_gram_verilog_file_135.v:19: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_136.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_136.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_136.v
./5_gram_verilog_file_136.v:12: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_137.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_137.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_137.v
./5_gram_verilog_file_137.v:14: ERROR: syntax error, unexpected '[', expecting TOK_ID or '#'
Analyzing file: ./5_gram_verilog_file_138.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_138.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_138.v
./5_gram_verilog_file_138.v:16: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_139.v
../../../scripts/run_yosys.sh: line 3:  3573 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_140.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_140.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_140.v
./5_gram_verilog_file_140.v:29: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_141.v
../../../scripts/run_yosys.sh: line 3:  3575 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_142.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_142.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_142.v
./5_gram_verilog_file_142.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_143.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_143.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_143.v
Parsing SystemVerilog input from `./5_gram_verilog_file_143.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

End of script. Logfile hash: 5cfe527689, CPU: user 0.01s system 0.02s, MEM: 82.69 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 61% 1x hierarchy (0 sec), 38% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_144.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_144.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_144.v
./5_gram_verilog_file_144.v:37: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_145.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_145.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_145.v
./5_gram_verilog_file_145.v:16: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_146.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_146.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_146.v
./5_gram_verilog_file_146.v:4: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_147.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_147.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_147.v
./5_gram_verilog_file_147.v:31: ERROR: Module port `\id_5' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_148.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_148.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_148.v
./5_gram_verilog_file_148.v:25: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_149.v
../../../scripts/run_yosys.sh: line 3:  3586 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_150.v
../../../scripts/run_yosys.sh: line 3:  3587 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_151.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_151.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_151.v
./5_gram_verilog_file_151.v:13: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_152.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_152.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_152.v
./5_gram_verilog_file_152.v:24: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_153.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_153.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_153.v
./5_gram_verilog_file_153.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_154.v
../../../scripts/run_yosys.sh: line 3:  3605 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_155.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_155.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_155.v
./5_gram_verilog_file_155.v:3: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_156.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_156.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_156.v
./5_gram_verilog_file_156.v:24: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_157.v
../../../scripts/run_yosys.sh: line 3:  3608 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_158.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_158.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_158.v
./5_gram_verilog_file_158.v:28: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_159.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_159.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_159.v
./5_gram_verilog_file_159.v:28: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_160.v
../../../scripts/run_yosys.sh: line 3:  3611 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_161.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_161.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_161.v
./5_gram_verilog_file_161.v:11: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_162.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_162.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_162.v
Parsing SystemVerilog input from `./5_gram_verilog_file_162.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
Note: Assuming pure combinatorial block at ./5_gram_verilog_file_162.v:53.3-53.48 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 59ad5648c0, CPU: user 0.00s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 1x hierarchy (0 sec), 49% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_163.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_163.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_163.v
Parsing SystemVerilog input from `./5_gram_verilog_file_163.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

End of script. Logfile hash: 62dbabf673, CPU: user 0.00s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 49% 2x read_verilog (0 sec), 49% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_164.v
../../../scripts/run_yosys.sh: line 3:  3617 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_165.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_165.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_165.v
./5_gram_verilog_file_165.v:15: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_166.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_166.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_166.v
./5_gram_verilog_file_166.v:38: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_167.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_167.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_167.v
./5_gram_verilog_file_167.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_168.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_168.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_168.v
./5_gram_verilog_file_168.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_169.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_169.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_169.v
./5_gram_verilog_file_169.v:23: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_170.v
../../../scripts/run_yosys.sh: line 3:  3623 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_171.v
../../../scripts/run_yosys.sh: line 3:  3624 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_172.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_172.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_172.v
./5_gram_verilog_file_172.v:64: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_173.v
../../../scripts/run_yosys.sh: line 3:  3626 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_174.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_174.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_174.v
./5_gram_verilog_file_174.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_175.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_175.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_175.v
./5_gram_verilog_file_175.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_176.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_176.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_176.v
./5_gram_verilog_file_176.v:35: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_177.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_177.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_177.v
./5_gram_verilog_file_177.v:3: ERROR: integer/genvar types cannot have packed dimensions.
Analyzing file: ./5_gram_verilog_file_178.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_178.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_178.v
./5_gram_verilog_file_178.v:3: ERROR: integer/genvar types cannot have packed dimensions.
Analyzing file: ./5_gram_verilog_file_179.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_179.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_179.v
./5_gram_verilog_file_179.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_180.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_180.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_180.v
./5_gram_verilog_file_180.v:35: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_181.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_181.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_181.v
./5_gram_verilog_file_181.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_182.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_182.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_182.v
./5_gram_verilog_file_182.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_183.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_183.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_183.v
./5_gram_verilog_file_183.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_184.v
../../../scripts/run_yosys.sh: line 3:  3637 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_185.v
../../../scripts/run_yosys.sh: line 3:  3638 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_186.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_186.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_186.v
./5_gram_verilog_file_186.v:6: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_187.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_187.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_187.v
./5_gram_verilog_file_187.v:21: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_188.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_188.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_188.v
./5_gram_verilog_file_188.v:26: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_189.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_189.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_189.v
./5_gram_verilog_file_189.v:5: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_190.v
../../../scripts/run_yosys.sh: line 3:  3643 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_191.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_191.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_191.v
./5_gram_verilog_file_191.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_192.v
../../../scripts/run_yosys.sh: line 3:  3647 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_193.v
../../../scripts/run_yosys.sh: line 3:  3648 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_194.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_194.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_194.v
./5_gram_verilog_file_194.v:7: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_195.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_195.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_195.v
./5_gram_verilog_file_195.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_196.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_196.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_196.v
./5_gram_verilog_file_196.v:10: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_197.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_197.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_197.v
./5_gram_verilog_file_197.v:28: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_198.v
../../../scripts/run_yosys.sh: line 3:  3653 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_199.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_199.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_199.v
./5_gram_verilog_file_199.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_200.v
../../../scripts/run_yosys.sh: line 3:  3655 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_201.v
../../../scripts/run_yosys.sh: line 3:  3656 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_202.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_202.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_202.v
./5_gram_verilog_file_202.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_203.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_203.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_203.v
./5_gram_verilog_file_203.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_204.v
../../../scripts/run_yosys.sh: line 3:  3659 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_205.v
../../../scripts/run_yosys.sh: line 3:  3660 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_206.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_206.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_206.v
./5_gram_verilog_file_206.v:8: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_207.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_207.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_207.v
./5_gram_verilog_file_207.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_208.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_208.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_208.v
./5_gram_verilog_file_208.v:63: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_209.v
../../../scripts/run_yosys.sh: line 3:  3664 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_210.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_210.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_210.v
./5_gram_verilog_file_210.v:12: ERROR: Module port `\id_8' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_211.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_211.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_211.v
./5_gram_verilog_file_211.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_212.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_212.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_212.v
./5_gram_verilog_file_212.v:60: ERROR: Assignments within expressions are only permitted within procedures.
Analyzing file: ./5_gram_verilog_file_213.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_213.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_213.v
./5_gram_verilog_file_213.v:28: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_214.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_214.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_214.v
./5_gram_verilog_file_214.v:21: ERROR: Module port `\id_5' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_215.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_215.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_215.v
./5_gram_verilog_file_215.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_216.v
../../../scripts/run_yosys.sh: line 3:  3671 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_217.v
../../../scripts/run_yosys.sh: line 3:  3672 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_218.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_218.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_218.v
./5_gram_verilog_file_218.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_219.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_219.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_219.v
./5_gram_verilog_file_219.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_220.v
../../../scripts/run_yosys.sh: line 3:  3675 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_221.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_221.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_221.v
./5_gram_verilog_file_221.v:24: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_222.v
../../../scripts/run_yosys.sh: line 3:  3677 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_223.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_223.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_223.v
Parsing SystemVerilog input from `./5_gram_verilog_file_223.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Storing AST representation for module `$abstract\module_2'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_2'.
Generating RTLIL representation for module `\module_2'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

End of script. Logfile hash: 5dcf67460b, CPU: user 0.01s system 0.01s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 54% 2x read_verilog (0 sec), 45% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_224.v
../../../scripts/run_yosys.sh: line 3:  3680 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_225.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_225.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_225.v
./5_gram_verilog_file_225.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_226.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_226.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_226.v
./5_gram_verilog_file_226.v:23: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_227.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_227.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_227.v
./5_gram_verilog_file_227.v:10: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_228.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_228.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_228.v
./5_gram_verilog_file_228.v:24: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_229.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_229.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_229.v
./5_gram_verilog_file_229.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_230.v
../../../scripts/run_yosys.sh: line 3:  3686 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_231.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_231.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_231.v
./5_gram_verilog_file_231.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_232.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_232.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_232.v
./5_gram_verilog_file_232.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_233.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_233.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_233.v
./5_gram_verilog_file_233.v:21: ERROR: syntax error, unexpected TOK_ASSIGN
Analyzing file: ./5_gram_verilog_file_234.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_234.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_234.v
./5_gram_verilog_file_234.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_235.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_235.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_235.v
Parsing SystemVerilog input from `./5_gram_verilog_file_235.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: ebc599bb50, CPU: user 0.01s system 0.01s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 52% 2x read_verilog (0 sec), 46% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_236.v
../../../scripts/run_yosys.sh: line 3:  3703 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_237.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_237.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_237.v
Parsing SystemVerilog input from `./5_gram_verilog_file_237.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_237.v:44: Warning: Identifier `\modCall_1.id_2' is implicitly declared.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
./5_gram_verilog_file_237.v:4: ERROR: Found non-synthesizable event list!
Analyzing file: ./5_gram_verilog_file_238.v
../../../scripts/run_yosys.sh: line 3:  3705 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_239.v
../../../scripts/run_yosys.sh: line 3:  3706 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_240.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_240.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_240.v
Parsing SystemVerilog input from `./5_gram_verilog_file_240.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
./5_gram_verilog_file_240.v:24: ERROR: Found posedge/negedge event on a signal that is not 1 bit wide!
Analyzing file: ./5_gram_verilog_file_241.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_241.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_241.v
./5_gram_verilog_file_241.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_242.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_242.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_242.v
./5_gram_verilog_file_242.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_243.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_243.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_243.v
./5_gram_verilog_file_243.v:11: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_244.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_244.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_244.v
./5_gram_verilog_file_244.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_245.v
../../../scripts/run_yosys.sh: line 3:  3712 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_246.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_246.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_246.v
./5_gram_verilog_file_246.v:16: ERROR: Module port `\id_1' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_247.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_247.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_247.v
./5_gram_verilog_file_247.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_248.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_248.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_248.v
./5_gram_verilog_file_248.v:17: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_249.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_249.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_249.v
./5_gram_verilog_file_249.v:6: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_250.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_250.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_250.v
./5_gram_verilog_file_250.v:2: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_251.v
../../../scripts/run_yosys.sh: line 3:  3718 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_252.v
../../../scripts/run_yosys.sh: line 3:  3719 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_253.v
../../../scripts/run_yosys.sh: line 3:  3720 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_254.v
../../../scripts/run_yosys.sh: line 3:  3721 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_255.v
../../../scripts/run_yosys.sh: line 3:  3722 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_256.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_256.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_256.v
./5_gram_verilog_file_256.v:39: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_257.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_257.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_257.v
./5_gram_verilog_file_257.v:24: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_258.v
../../../scripts/run_yosys.sh: line 3:  3725 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_259.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_259.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_259.v
Parsing SystemVerilog input from `./5_gram_verilog_file_259.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: c5d2517021, CPU: user 0.00s system 0.02s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 51% 2x read_verilog (0 sec), 48% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_260.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_260.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_260.v
./5_gram_verilog_file_260.v:5: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_261.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_261.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_261.v
./5_gram_verilog_file_261.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_262.v
../../../scripts/run_yosys.sh: line 3:  3730 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_263.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_263.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_263.v
Parsing SystemVerilog input from `./5_gram_verilog_file_263.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 9fd12cecc3, CPU: user 0.00s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 51% 2x read_verilog (0 sec), 47% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_264.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_264.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_264.v
./5_gram_verilog_file_264.v:23: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_265.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_265.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_265.v
./5_gram_verilog_file_265.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_266.v
../../../scripts/run_yosys.sh: line 3:  3735 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_267.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_267.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_267.v
./5_gram_verilog_file_267.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_268.v
../../../scripts/run_yosys.sh: line 3:  3737 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_269.v
../../../scripts/run_yosys.sh: line 3:  3738 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_270.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_270.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_270.v
./5_gram_verilog_file_270.v:15: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_271.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_271.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_271.v
./5_gram_verilog_file_271.v:14: ERROR: Module port `\id_6' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_272.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_272.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_272.v
./5_gram_verilog_file_272.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_273.v
../../../scripts/run_yosys.sh: line 3:  3742 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_274.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_274.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_274.v
./5_gram_verilog_file_274.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_275.v
../../../scripts/run_yosys.sh: line 3:  3744 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_276.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_276.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_276.v
./5_gram_verilog_file_276.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_277.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_277.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_277.v
./5_gram_verilog_file_277.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_278.v
../../../scripts/run_yosys.sh: line 3:  3751 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_279.v
../../../scripts/run_yosys.sh: line 3:  3754 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_280.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_280.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_280.v
./5_gram_verilog_file_280.v:15: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_281.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_281.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_281.v
./5_gram_verilog_file_281.v:5: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_282.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_282.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_282.v
./5_gram_verilog_file_282.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_283.v
../../../scripts/run_yosys.sh: line 3:  3758 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_284.v
../../../scripts/run_yosys.sh: line 3:  3759 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_285.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_285.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_285.v
./5_gram_verilog_file_285.v:36: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_286.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_286.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_286.v
./5_gram_verilog_file_286.v:15: ERROR: Module port `\id_3' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_287.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_287.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_287.v
./5_gram_verilog_file_287.v:54: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_288.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_288.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_288.v
./5_gram_verilog_file_288.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_289.v
../../../scripts/run_yosys.sh: line 3:  3764 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_290.v
../../../scripts/run_yosys.sh: line 3:  3765 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_291.v
../../../scripts/run_yosys.sh: line 3:  3766 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_292.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_292.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_292.v
./5_gram_verilog_file_292.v:26: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_293.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_293.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_293.v
./5_gram_verilog_file_293.v:27: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_294.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_294.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_294.v
./5_gram_verilog_file_294.v:13: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_295.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_295.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_295.v
./5_gram_verilog_file_295.v:10: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_296.v
../../../scripts/run_yosys.sh: line 3:  3771 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_297.v
../../../scripts/run_yosys.sh: line 3:  3772 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_298.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_298.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_298.v
./5_gram_verilog_file_298.v:31: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_299.v
../../../scripts/run_yosys.sh: line 3:  3774 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_300.v
../../../scripts/run_yosys.sh: line 3:  3775 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_301.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_301.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_301.v
Parsing SystemVerilog input from `./5_gram_verilog_file_301.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Storing AST representation for module `$abstract\module_2'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_2'.
Generating RTLIL representation for module `\module_2'.
Warning: wire '\id_45' is assigned in a block at ./5_gram_verilog_file_301.v:108.10-108.23.
./5_gram_verilog_file_301.v:108: ERROR: Left hand side of 1st expression of generate for-loop is not a genvar!
Analyzing file: ./5_gram_verilog_file_302.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_302.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_302.v
./5_gram_verilog_file_302.v:9: ERROR: Module port `\id_1' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_303.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_303.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_303.v
./5_gram_verilog_file_303.v:28: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_304.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_304.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_304.v
./5_gram_verilog_file_304.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_305.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_305.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_305.v
./5_gram_verilog_file_305.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_306.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_306.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_306.v
./5_gram_verilog_file_306.v:23: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_307.v
../../../scripts/run_yosys.sh: line 3:  3784 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_308.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_308.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_308.v
Parsing SystemVerilog input from `./5_gram_verilog_file_308.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 3bf284b6fb, CPU: user 0.00s system 0.02s, MEM: 82.31 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 58% 1x hierarchy (0 sec), 41% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_309.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_309.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_309.v
./5_gram_verilog_file_309.v:61: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_310.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_310.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_310.v
./5_gram_verilog_file_310.v:24: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_311.v
../../../scripts/run_yosys.sh: line 3:  3789 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_312.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_312.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_312.v
./5_gram_verilog_file_312.v:31: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_313.v
../../../scripts/run_yosys.sh: line 3:  3791 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_314.v
../../../scripts/run_yosys.sh: line 3:  3792 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_315.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_315.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_315.v
./5_gram_verilog_file_315.v:10: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_316.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_316.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_316.v
./5_gram_verilog_file_316.v:10: ERROR: Re-definition of module `$abstract\module_0'!
Analyzing file: ./5_gram_verilog_file_317.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_317.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_317.v
./5_gram_verilog_file_317.v:8: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_318.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_318.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_318.v
./5_gram_verilog_file_318.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_319.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_319.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_319.v
./5_gram_verilog_file_319.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_320.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_320.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_320.v
./5_gram_verilog_file_320.v:20: ERROR: syntax error, unexpected TOK_TO_UNSIGNED
Analyzing file: ./5_gram_verilog_file_321.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_321.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_321.v
./5_gram_verilog_file_321.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_322.v
../../../scripts/run_yosys.sh: line 3:  3802 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_323.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_323.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_323.v
./5_gram_verilog_file_323.v:15: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_324.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_324.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_324.v
./5_gram_verilog_file_324.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_325.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_325.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_325.v
Parsing SystemVerilog input from `./5_gram_verilog_file_325.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Storing AST representation for module `$abstract\module_2'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_2'.
Generating RTLIL representation for module `\module_2'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

End of script. Logfile hash: 3acb6f2144, CPU: user 0.00s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 51% 2x read_verilog (0 sec), 48% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_326.v
../../../scripts/run_yosys.sh: line 3:  3807 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_327.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_327.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_327.v
./5_gram_verilog_file_327.v:23: ERROR: syntax error, unexpected '#', expecting TOK_FINAL or TOK_PROPERTY or '('
Analyzing file: ./5_gram_verilog_file_328.v
../../../scripts/run_yosys.sh: line 3:  3809 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_329.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_329.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_329.v
./5_gram_verilog_file_329.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_330.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_330.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_330.v
./5_gram_verilog_file_330.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_331.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_331.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_331.v
./5_gram_verilog_file_331.v:7: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_332.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_332.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_332.v
./5_gram_verilog_file_332.v:11: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_333.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_333.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_333.v
./5_gram_verilog_file_333.v:39: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_334.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_334.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_334.v
./5_gram_verilog_file_334.v:10: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_335.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_335.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_335.v
./5_gram_verilog_file_335.v:14: ERROR: Module port `\id_4' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_336.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_336.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_336.v
./5_gram_verilog_file_336.v:47: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_337.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_337.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_337.v
./5_gram_verilog_file_337.v:18: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_338.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_338.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_338.v
./5_gram_verilog_file_338.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_339.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_339.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_339.v
./5_gram_verilog_file_339.v:7: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_340.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_340.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_340.v
./5_gram_verilog_file_340.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_341.v
../../../scripts/run_yosys.sh: line 3:  3822 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_342.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_342.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_342.v
./5_gram_verilog_file_342.v:28: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_343.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_343.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_343.v
./5_gram_verilog_file_343.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_344.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_344.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_344.v
./5_gram_verilog_file_344.v:14: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_345.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_345.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_345.v
./5_gram_verilog_file_345.v:49: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_346.v
../../../scripts/run_yosys.sh: line 3:  3827 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_347.v
../../../scripts/run_yosys.sh: line 3:  3828 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_348.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_348.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_348.v
./5_gram_verilog_file_348.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_349.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_349.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_349.v
./5_gram_verilog_file_349.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_350.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_350.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_350.v
./5_gram_verilog_file_350.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_351.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_351.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_351.v
./5_gram_verilog_file_351.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_352.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_352.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_352.v
./5_gram_verilog_file_352.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_353.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_353.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_353.v
Parsing SystemVerilog input from `./5_gram_verilog_file_353.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_353.v:44: Warning: Identifier `\modCall_1.id_1' is implicitly declared.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: d86162de16, CPU: user 0.00s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 53% 2x read_verilog (0 sec), 45% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_354.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_354.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_354.v
./5_gram_verilog_file_354.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_355.v
../../../scripts/run_yosys.sh: line 3:  3846 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_356.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_356.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_356.v
./5_gram_verilog_file_356.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_357.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_357.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_357.v
./5_gram_verilog_file_357.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_358.v
../../../scripts/run_yosys.sh: line 3:  3850 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_359.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_359.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_359.v
Parsing SystemVerilog input from `./5_gram_verilog_file_359.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_359.v:45: Warning: Range select out of bounds on signal `\id_5': Setting result bit to undef.
./5_gram_verilog_file_359.v:45: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = 1'1
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 05fcd70bd8, CPU: user 0.01s system 0.02s, MEM: 82.31 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 51% 1x hierarchy (0 sec), 48% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_360.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_360.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_360.v
./5_gram_verilog_file_360.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_361.v
../../../scripts/run_yosys.sh: line 3:  3868 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_362.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_362.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_362.v
./5_gram_verilog_file_362.v:6: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_363.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_363.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_363.v
./5_gram_verilog_file_363.v:29: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_364.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_364.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_364.v
./5_gram_verilog_file_364.v:5: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_365.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_365.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_365.v
./5_gram_verilog_file_365.v:12: ERROR: syntax error, unexpected TOK_FINAL
Analyzing file: ./5_gram_verilog_file_366.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_366.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_366.v
./5_gram_verilog_file_366.v:20: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_367.v
../../../scripts/run_yosys.sh: line 3:  3874 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_368.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_368.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_368.v
./5_gram_verilog_file_368.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_369.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_369.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_369.v
./5_gram_verilog_file_369.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_370.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_370.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_370.v
./5_gram_verilog_file_370.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_371.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_371.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_371.v
Parsing SystemVerilog input from `./5_gram_verilog_file_371.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 91dbdf0cd8, CPU: user 0.00s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 52% 2x read_verilog (0 sec), 47% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_372.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_372.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_372.v
./5_gram_verilog_file_372.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_373.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_373.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_373.v
./5_gram_verilog_file_373.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_374.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_374.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_374.v
./5_gram_verilog_file_374.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_375.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_375.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_375.v
Parsing SystemVerilog input from `./5_gram_verilog_file_375.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Storing AST representation for module `$abstract\module_2'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_2'.
Generating RTLIL representation for module `\module_2'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
./5_gram_verilog_file_375.v:13: Warning: Identifier `\module_1.id_0' is implicitly declared.
Mapping positional arguments of cell module_1.modCall_1 (module_0).
Mapping positional arguments of cell module_2.modCall_1 (module_0).

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 92944e3f3c, CPU: user 0.02s system 0.01s, MEM: 81.38 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 49% 2x read_verilog (0 sec), 49% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_376.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_376.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_376.v
./5_gram_verilog_file_376.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_377.v
../../../scripts/run_yosys.sh: line 3:  3886 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_378.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_378.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_378.v
./5_gram_verilog_file_378.v:151: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_379.v
../../../scripts/run_yosys.sh: line 3:  3895 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_380.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_380.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_380.v
./5_gram_verilog_file_380.v:37: ERROR: syntax error, unexpected TOK_FINAL
Analyzing file: ./5_gram_verilog_file_381.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_381.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_381.v
./5_gram_verilog_file_381.v:11: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_382.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_382.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_382.v
./5_gram_verilog_file_382.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_383.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_383.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_383.v
./5_gram_verilog_file_383.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_384.v
../../../scripts/run_yosys.sh: line 3:  3900 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_385.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_385.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_385.v
./5_gram_verilog_file_385.v:4: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_386.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_386.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_386.v
./5_gram_verilog_file_386.v:24: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_387.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_387.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_387.v
./5_gram_verilog_file_387.v:5: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_388.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_388.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_388.v
./5_gram_verilog_file_388.v:9: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_389.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_389.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_389.v
./5_gram_verilog_file_389.v:36: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_390.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_390.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_390.v
./5_gram_verilog_file_390.v:40: ERROR: Module port `\id_6' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_391.v
../../../scripts/run_yosys.sh: line 3:  3907 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_392.v
../../../scripts/run_yosys.sh: line 3:  3910 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_393.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_393.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_393.v
./5_gram_verilog_file_393.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_394.v
../../../scripts/run_yosys.sh: line 3:  3916 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_395.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_395.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_395.v
./5_gram_verilog_file_395.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_396.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_396.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_396.v
./5_gram_verilog_file_396.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_397.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_397.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_397.v
./5_gram_verilog_file_397.v:11: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_398.v
../../../scripts/run_yosys.sh: line 3:  3920 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_399.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_399.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_399.v
./5_gram_verilog_file_399.v:12: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_400.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_400.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_400.v
./5_gram_verilog_file_400.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_401.v
../../../scripts/run_yosys.sh: line 3:  3923 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_402.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_402.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_402.v
./5_gram_verilog_file_402.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_403.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_403.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_403.v
./5_gram_verilog_file_403.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_404.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_404.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_404.v
./5_gram_verilog_file_404.v:69: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_405.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_405.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_405.v
./5_gram_verilog_file_405.v:34: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_406.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_406.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_406.v
./5_gram_verilog_file_406.v:32: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_407.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_407.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_407.v
Parsing SystemVerilog input from `./5_gram_verilog_file_407.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 3f6d6194e6, CPU: user 0.00s system 0.02s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 49% 1x hierarchy (0 sec), 49% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_408.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_408.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_408.v
Parsing SystemVerilog input from `./5_gram_verilog_file_408.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: b7c0c210ee, CPU: user 0.01s system 0.02s, MEM: 83.44 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 66% 1x hierarchy (0 sec), 33% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_409.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_409.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_409.v
./5_gram_verilog_file_409.v:3: ERROR: syntax error, unexpected '=', expecting ',' or ';'
Analyzing file: ./5_gram_verilog_file_410.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_410.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_410.v
./5_gram_verilog_file_410.v:16: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_411.v
../../../scripts/run_yosys.sh: line 3:  3935 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_412.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_412.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_412.v
./5_gram_verilog_file_412.v:24: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_413.v
../../../scripts/run_yosys.sh: line 3:  3937 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_414.v
../../../scripts/run_yosys.sh: line 3:  3938 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_415.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_415.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_415.v
./5_gram_verilog_file_415.v:14: ERROR: syntax error, unexpected TOK_FINAL
Analyzing file: ./5_gram_verilog_file_416.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_416.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_416.v
./5_gram_verilog_file_416.v:26: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_417.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_417.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_417.v
./5_gram_verilog_file_417.v:15: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_418.v
../../../scripts/run_yosys.sh: line 3:  3942 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_419.v
../../../scripts/run_yosys.sh: line 3:  3943 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_420.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_420.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_420.v
./5_gram_verilog_file_420.v:46: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_421.v
../../../scripts/run_yosys.sh: line 3:  3945 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_422.v
../../../scripts/run_yosys.sh: line 3:  3946 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_423.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_423.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_423.v
./5_gram_verilog_file_423.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_424.v
../../../scripts/run_yosys.sh: line 3:  3948 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_425.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_425.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_425.v
./5_gram_verilog_file_425.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_426.v
../../../scripts/run_yosys.sh: line 3:  3950 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_427.v
../../../scripts/run_yosys.sh: line 3:  3951 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_428.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_428.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_428.v
Parsing SystemVerilog input from `./5_gram_verilog_file_428.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 08d4ba09f7, CPU: user 0.01s system 0.02s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 52% 2x read_verilog (0 sec), 46% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_429.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_429.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_429.v
Parsing SystemVerilog input from `./5_gram_verilog_file_429.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 3264bb8e12, CPU: user 0.01s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 52% 1x hierarchy (0 sec), 46% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_430.v
../../../scripts/run_yosys.sh: line 3:  3956 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_431.v
../../../scripts/run_yosys.sh: line 3:  3957 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_432.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_432.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_432.v
./5_gram_verilog_file_432.v:13: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_433.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_433.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_433.v
./5_gram_verilog_file_433.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_434.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_434.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_434.v
./5_gram_verilog_file_434.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_435.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_435.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_435.v
Parsing SystemVerilog input from `./5_gram_verilog_file_435.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 7a2058ee47, CPU: user 0.01s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 53% 2x read_verilog (0 sec), 46% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_436.v
../../../scripts/run_yosys.sh: line 3:  3963 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_437.v
../../../scripts/run_yosys.sh: line 3:  3964 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_438.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_438.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_438.v
Parsing SystemVerilog input from `./5_gram_verilog_file_438.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 1ce4facb54, CPU: user 0.00s system 0.02s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 2x read_verilog (0 sec), 49% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_439.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_439.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_439.v
Parsing SystemVerilog input from `./5_gram_verilog_file_439.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
./5_gram_verilog_file_439.v:67: ERROR: Found non-synthesizable event list!
Analyzing file: ./5_gram_verilog_file_440.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_440.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_440.v
./5_gram_verilog_file_440.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_441.v
../../../scripts/run_yosys.sh: line 3:  3969 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_442.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_442.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_442.v
./5_gram_verilog_file_442.v:8: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_443.v
../../../scripts/run_yosys.sh: line 3:  3971 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_444.v
../../../scripts/run_yosys.sh: line 3:  3972 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_445.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_445.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_445.v
./5_gram_verilog_file_445.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_446.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_446.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_446.v
./5_gram_verilog_file_446.v:24: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_447.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_447.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_447.v
./5_gram_verilog_file_447.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_448.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_448.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_448.v
./5_gram_verilog_file_448.v:6: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_449.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_449.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_449.v
./5_gram_verilog_file_449.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_450.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_450.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_450.v
./5_gram_verilog_file_450.v:30: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_451.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_451.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_451.v
./5_gram_verilog_file_451.v:9: ERROR: Re-definition of module `$abstract\module_0'!
Analyzing file: ./5_gram_verilog_file_452.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_452.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_452.v
./5_gram_verilog_file_452.v:17: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_453.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_453.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_453.v
./5_gram_verilog_file_453.v:7: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_454.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_454.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_454.v
./5_gram_verilog_file_454.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_455.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_455.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_455.v
./5_gram_verilog_file_455.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_456.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_456.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_456.v
./5_gram_verilog_file_456.v:39: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_457.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_457.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_457.v
./5_gram_verilog_file_457.v:15: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_458.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_458.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_458.v
./5_gram_verilog_file_458.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_459.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_459.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_459.v
Parsing SystemVerilog input from `./5_gram_verilog_file_459.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 842967f5ce, CPU: user 0.01s system 0.01s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 49% 2x read_verilog (0 sec), 49% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_460.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_460.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_460.v
./5_gram_verilog_file_460.v:39: ERROR: Module port `\id_9' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_461.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_461.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_461.v
./5_gram_verilog_file_461.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_462.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_462.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_462.v
./5_gram_verilog_file_462.v:7: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_463.v
../../../scripts/run_yosys.sh: line 3:  3992 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_464.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_464.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_464.v
./5_gram_verilog_file_464.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_465.v
../../../scripts/run_yosys.sh: line 3:  3994 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_466.v
../../../scripts/run_yosys.sh: line 3:  3995 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_467.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_467.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_467.v
./5_gram_verilog_file_467.v:34: ERROR: syntax error, unexpected '#'
Analyzing file: ./5_gram_verilog_file_468.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_468.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_468.v
./5_gram_verilog_file_468.v:3: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_469.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_469.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_469.v
./5_gram_verilog_file_469.v:16: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_470.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_470.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_470.v
./5_gram_verilog_file_470.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_471.v
../../../scripts/run_yosys.sh: line 3:  4000 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_472.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_472.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_472.v
./5_gram_verilog_file_472.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_473.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_473.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_473.v
./5_gram_verilog_file_473.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_474.v
../../../scripts/run_yosys.sh: line 3:  4003 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_475.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_475.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_475.v
./5_gram_verilog_file_475.v:35: ERROR: Module port `\_id_2' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_476.v
../../../scripts/run_yosys.sh: line 3:  4005 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_477.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_477.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_477.v
Parsing SystemVerilog input from `./5_gram_verilog_file_477.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
./5_gram_verilog_file_477.v:12: Warning: Ignoring assignment to constant bits:
    old assignment: 21 = { 31'0000000000000000000000000000000 \id_2 }
    new assignment: { } = { }.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: d06ba82b1e, CPU: user 0.02s system 0.01s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 2x read_verilog (0 sec), 49% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_478.v
../../../scripts/run_yosys.sh: line 3:  4008 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_479.v
../../../scripts/run_yosys.sh: line 3:  4009 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_480.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_480.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_480.v
./5_gram_verilog_file_480.v:11: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_481.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_481.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_481.v
./5_gram_verilog_file_481.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_482.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_482.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_482.v
Parsing SystemVerilog input from `./5_gram_verilog_file_482.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 1e603be107, CPU: user 0.01s system 0.01s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 1x hierarchy (0 sec), 49% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_483.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_483.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_483.v
./5_gram_verilog_file_483.v:15: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_484.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_484.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_484.v
./5_gram_verilog_file_484.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_485.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_485.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_485.v
./5_gram_verilog_file_485.v:14: ERROR: Module port `\id_2' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_486.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_486.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_486.v
./5_gram_verilog_file_486.v:20: ERROR: syntax error, unexpected TOK_FINAL
Analyzing file: ./5_gram_verilog_file_487.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_487.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_487.v
./5_gram_verilog_file_487.v:11: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_488.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_488.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_488.v
./5_gram_verilog_file_488.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_489.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_489.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_489.v
./5_gram_verilog_file_489.v:21: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_490.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_490.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_490.v
./5_gram_verilog_file_490.v:12: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_491.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_491.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_491.v
./5_gram_verilog_file_491.v:9: ERROR: Module port `\id_1' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_492.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_492.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_492.v
./5_gram_verilog_file_492.v:31: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_493.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_493.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_493.v
./5_gram_verilog_file_493.v:11: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_494.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_494.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_494.v
./5_gram_verilog_file_494.v:17: ERROR: syntax error, unexpected TOK_TIME_SCALE, expecting TOK_ID or '#'
Analyzing file: ./5_gram_verilog_file_495.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_495.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_495.v
./5_gram_verilog_file_495.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_496.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_496.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_496.v
./5_gram_verilog_file_496.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_497.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_497.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_497.v
./5_gram_verilog_file_497.v:17: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_498.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_498.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_498.v
./5_gram_verilog_file_498.v:47: ERROR: Module port `\id_14' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_499.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_499.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_499.v
./5_gram_verilog_file_499.v:9: ERROR: syntax error, unexpected ';', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_500.v
../../../scripts/run_yosys.sh: line 3:  4041 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_501.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_501.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_501.v
./5_gram_verilog_file_501.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_502.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_502.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_502.v
Parsing SystemVerilog input from `./5_gram_verilog_file_502.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_502.v:28: Warning: Range [0:-1] select out of bounds on signal `\id_9': Setting 1 LSB bits to undef.
./5_gram_verilog_file_502.v:28: Warning: Ignoring assignment to constant bits:
    old assignment: { \id_9 [0] 1'x } = 2'01
    new assignment: \id_9 [0] = 1'0.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: fe6c16e676, CPU: user 0.00s system 0.02s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 1x hierarchy (0 sec), 48% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_503.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_503.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_503.v
./5_gram_verilog_file_503.v:21: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_504.v
../../../scripts/run_yosys.sh: line 3:  4046 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_505.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_505.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_505.v
./5_gram_verilog_file_505.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_506.v
../../../scripts/run_yosys.sh: line 3:  4048 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_507.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_507.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_507.v
./5_gram_verilog_file_507.v:7: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_508.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_508.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_508.v
./5_gram_verilog_file_508.v:55: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_509.v
../../../scripts/run_yosys.sh: line 3:  4051 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_510.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_510.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_510.v
./5_gram_verilog_file_510.v:22: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_511.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_511.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_511.v
./5_gram_verilog_file_511.v:7: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_512.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_512.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_512.v
./5_gram_verilog_file_512.v:22: ERROR: Re-definition of module `$abstract\module_0'!
Analyzing file: ./5_gram_verilog_file_513.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_513.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_513.v
./5_gram_verilog_file_513.v:16: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_514.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_514.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_514.v
Parsing SystemVerilog input from `./5_gram_verilog_file_514.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
./5_gram_verilog_file_514.v:0: ERROR: Repeat loops outside must have constant repeat counts!
Analyzing file: ./5_gram_verilog_file_515.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_515.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_515.v
./5_gram_verilog_file_515.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_516.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_516.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_516.v
./5_gram_verilog_file_516.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_517.v
../../../scripts/run_yosys.sh: line 3:  4059 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_518.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_518.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_518.v
./5_gram_verilog_file_518.v:37: ERROR: Module port `\id_7' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_519.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_519.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_519.v
./5_gram_verilog_file_519.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_520.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_520.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_520.v
./5_gram_verilog_file_520.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_521.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_521.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_521.v
./5_gram_verilog_file_521.v:12: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_522.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_522.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_522.v
./5_gram_verilog_file_522.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_523.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_523.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_523.v
./5_gram_verilog_file_523.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_524.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_524.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_524.v
./5_gram_verilog_file_524.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_525.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_525.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_525.v
./5_gram_verilog_file_525.v:55: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_526.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_526.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_526.v
./5_gram_verilog_file_526.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_527.v
../../../scripts/run_yosys.sh: line 3:  4069 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_528.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_528.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_528.v
./5_gram_verilog_file_528.v:38: ERROR: Module port `\id_2' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_529.v
../../../scripts/run_yosys.sh: line 3:  4071 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_530.v
../../../scripts/run_yosys.sh: line 3:  4072 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_531.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_531.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_531.v
./5_gram_verilog_file_531.v:40: ERROR: Module port `\id_14' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_532.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_532.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_532.v
./5_gram_verilog_file_532.v:14: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_533.v
../../../scripts/run_yosys.sh: line 3:  4075 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_534.v
../../../scripts/run_yosys.sh: line 3:  4076 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_535.v
../../../scripts/run_yosys.sh: line 3:  4079 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_536.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_536.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_536.v
./5_gram_verilog_file_536.v:49: ERROR: syntax error, unexpected '#', expecting TOK_PACKAGESEP or '=' or '.' or '['
Analyzing file: ./5_gram_verilog_file_537.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_537.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_537.v
./5_gram_verilog_file_537.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_538.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_538.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_538.v
./5_gram_verilog_file_538.v:13: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_539.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_539.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_539.v
./5_gram_verilog_file_539.v:32: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_540.v
../../../scripts/run_yosys.sh: line 3:  4087 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_541.v
../../../scripts/run_yosys.sh: line 3:  4088 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_542.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_542.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_542.v
./5_gram_verilog_file_542.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_543.v
../../../scripts/run_yosys.sh: line 3:  4090 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_544.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_544.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_544.v
./5_gram_verilog_file_544.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_545.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_545.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_545.v
./5_gram_verilog_file_545.v:10: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';'
Analyzing file: ./5_gram_verilog_file_546.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_546.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_546.v
./5_gram_verilog_file_546.v:14: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_547.v
../../../scripts/run_yosys.sh: line 3:  4094 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_548.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_548.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_548.v
./5_gram_verilog_file_548.v:4: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_549.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_549.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_549.v
./5_gram_verilog_file_549.v:30: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_550.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_550.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_550.v
./5_gram_verilog_file_550.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_551.v
../../../scripts/run_yosys.sh: line 3:  4098 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_552.v
../../../scripts/run_yosys.sh: line 3:  4099 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_553.v
../../../scripts/run_yosys.sh: line 3:  4100 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_554.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_554.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_554.v
Parsing SystemVerilog input from `./5_gram_verilog_file_554.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 136cdf2bb5, CPU: user 0.01s system 0.01s, MEM: 82.31 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 52% 1x hierarchy (0 sec), 47% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_555.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_555.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_555.v
./5_gram_verilog_file_555.v:7: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_556.v
../../../scripts/run_yosys.sh: line 3:  4104 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_557.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_557.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_557.v
./5_gram_verilog_file_557.v:74: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_558.v
../../../scripts/run_yosys.sh: line 3:  4106 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_559.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_559.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_559.v
Parsing SystemVerilog input from `./5_gram_verilog_file_559.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Module module_1 directly or indirectly contains formal properties -> setting "keep" attribute.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: f5836e3ea0, CPU: user 0.00s system 0.02s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 53% 1x hierarchy (0 sec), 45% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_560.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_560.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_560.v
Parsing SystemVerilog input from `./5_gram_verilog_file_560.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: add34edad8, CPU: user 0.02s system 0.01s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 52% 2x read_verilog (0 sec), 47% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_561.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_561.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_561.v
./5_gram_verilog_file_561.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_562.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_562.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_562.v
./5_gram_verilog_file_562.v:13: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_563.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_563.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_563.v
./5_gram_verilog_file_563.v:18: ERROR: Module port `\id_14' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_564.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_564.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_564.v
./5_gram_verilog_file_564.v:11: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_565.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_565.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_565.v
./5_gram_verilog_file_565.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_566.v
../../../scripts/run_yosys.sh: line 3:  4116 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_567.v
../../../scripts/run_yosys.sh: line 3:  4117 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_568.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_568.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_568.v
Parsing SystemVerilog input from `./5_gram_verilog_file_568.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
./5_gram_verilog_file_568.v:29: ERROR: Found posedge/negedge event on a signal that is not 1 bit wide!
Analyzing file: ./5_gram_verilog_file_569.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_569.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_569.v
./5_gram_verilog_file_569.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_570.v
../../../scripts/run_yosys.sh: line 3:  4120 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_571.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_571.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_571.v
./5_gram_verilog_file_571.v:29: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_572.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_572.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_572.v
./5_gram_verilog_file_572.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_573.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_573.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_573.v
./5_gram_verilog_file_573.v:94: ERROR: Module port `\id_21' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_574.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_574.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_574.v
./5_gram_verilog_file_574.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_575.v
../../../scripts/run_yosys.sh: line 3:  4125 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_576.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_576.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_576.v
./5_gram_verilog_file_576.v:5: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_577.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_577.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_577.v
./5_gram_verilog_file_577.v:42: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_578.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_578.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_578.v
Parsing SystemVerilog input from `./5_gram_verilog_file_578.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 3660b597f9, CPU: user 0.01s system 0.01s, MEM: 81.19 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 51% 2x read_verilog (0 sec), 48% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_579.v
../../../scripts/run_yosys.sh: line 3:  4130 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_580.v
../../../scripts/run_yosys.sh: line 3:  4131 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_581.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_581.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_581.v
./5_gram_verilog_file_581.v:44: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_582.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_582.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_582.v
./5_gram_verilog_file_582.v:12: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_583.v
../../../scripts/run_yosys.sh: line 3:  4134 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_584.v
../../../scripts/run_yosys.sh: line 3:  4135 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_585.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_585.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_585.v
Parsing SystemVerilog input from `./5_gram_verilog_file_585.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 7bbcfc63cf, CPU: user 0.01s system 0.01s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 52% 1x hierarchy (0 sec), 47% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_586.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_586.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_586.v
./5_gram_verilog_file_586.v:5: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_587.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_587.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_587.v
./5_gram_verilog_file_587.v:15: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_588.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_588.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_588.v
./5_gram_verilog_file_588.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_589.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_589.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_589.v
./5_gram_verilog_file_589.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_590.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_590.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_590.v
./5_gram_verilog_file_590.v:40: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_591.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_591.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_591.v
./5_gram_verilog_file_591.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_592.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_592.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_592.v
./5_gram_verilog_file_592.v:8: ERROR: syntax error, unexpected '=', expecting ',' or ';'
Analyzing file: ./5_gram_verilog_file_593.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_593.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_593.v
./5_gram_verilog_file_593.v:17: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_594.v
../../../scripts/run_yosys.sh: line 3:  4146 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_595.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_595.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_595.v
./5_gram_verilog_file_595.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_596.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_596.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_596.v
./5_gram_verilog_file_596.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_597.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_597.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_597.v
./5_gram_verilog_file_597.v:11: ERROR: Module port `\id_3' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_598.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_598.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_598.v
./5_gram_verilog_file_598.v:55: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_599.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_599.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_599.v
./5_gram_verilog_file_599.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_600.v
../../../scripts/run_yosys.sh: line 3:  4152 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_601.v
../../../scripts/run_yosys.sh: line 3:  4153 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_602.v
../../../scripts/run_yosys.sh: line 3:  4154 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_603.v
../../../scripts/run_yosys.sh: line 3:  4155 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_604.v
../../../scripts/run_yosys.sh: line 3:  4156 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_605.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_605.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_605.v
./5_gram_verilog_file_605.v:15: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_606.v
../../../scripts/run_yosys.sh: line 3:  4158 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_607.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_607.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_607.v
./5_gram_verilog_file_607.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_608.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_608.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_608.v
./5_gram_verilog_file_608.v:17: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_609.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_609.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_609.v
./5_gram_verilog_file_609.v:8: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_610.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_610.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_610.v
./5_gram_verilog_file_610.v:26: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_611.v
../../../scripts/run_yosys.sh: line 3:  4163 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_612.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_612.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_612.v
./5_gram_verilog_file_612.v:89: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_613.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_613.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_613.v
./5_gram_verilog_file_613.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_614.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_614.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_614.v
./5_gram_verilog_file_614.v:20: ERROR: syntax error, unexpected '[', expecting TOK_ID
Analyzing file: ./5_gram_verilog_file_615.v
../../../scripts/run_yosys.sh: line 3:  4167 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_616.v
../../../scripts/run_yosys.sh: line 3:  4168 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_617.v
../../../scripts/run_yosys.sh: line 3:  4169 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_618.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_618.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_618.v
./5_gram_verilog_file_618.v:21: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_619.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_619.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_619.v
./5_gram_verilog_file_619.v:15: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_620.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_620.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_620.v
./5_gram_verilog_file_620.v:35: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_621.v
../../../scripts/run_yosys.sh: line 3:  4173 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_622.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_622.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_622.v
./5_gram_verilog_file_622.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_623.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_623.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_623.v
./5_gram_verilog_file_623.v:5: ERROR: syntax error, unexpected '=', expecting ',' or ';'
Analyzing file: ./5_gram_verilog_file_624.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_624.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_624.v
./5_gram_verilog_file_624.v:21: ERROR: Module port `\id_13' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_625.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_625.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_625.v
./5_gram_verilog_file_625.v:13: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_626.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_626.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_626.v
./5_gram_verilog_file_626.v:7: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_627.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_627.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_627.v
./5_gram_verilog_file_627.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_628.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_628.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_628.v
./5_gram_verilog_file_628.v:12: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_629.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_629.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_629.v
./5_gram_verilog_file_629.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_630.v
../../../scripts/run_yosys.sh: line 3:  4182 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_631.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_631.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_631.v
./5_gram_verilog_file_631.v:39: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_632.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_632.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_632.v
./5_gram_verilog_file_632.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_633.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_633.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_633.v
./5_gram_verilog_file_633.v:15: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_634.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_634.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_634.v
./5_gram_verilog_file_634.v:24: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_635.v
../../../scripts/run_yosys.sh: line 3:  4187 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_636.v
../../../scripts/run_yosys.sh: line 3:  4188 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_637.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_637.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_637.v
./5_gram_verilog_file_637.v:11: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_638.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_638.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_638.v
./5_gram_verilog_file_638.v:41: ERROR: Module port `\id_21' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_639.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_639.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_639.v
./5_gram_verilog_file_639.v:3: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_640.v
../../../scripts/run_yosys.sh: line 3:  4192 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_641.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_641.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_641.v
./5_gram_verilog_file_641.v:21: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_642.v
../../../scripts/run_yosys.sh: line 3:  4194 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_643.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_643.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_643.v
Parsing SystemVerilog input from `./5_gram_verilog_file_643.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: b111e5b734, CPU: user 0.00s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 51% 2x read_verilog (0 sec), 47% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_644.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_644.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_644.v
./5_gram_verilog_file_644.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_645.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_645.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_645.v
./5_gram_verilog_file_645.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_646.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_646.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_646.v
./5_gram_verilog_file_646.v:28: ERROR: Module port `\id_9' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_647.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_647.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_647.v
./5_gram_verilog_file_647.v:62: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_648.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_648.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_648.v
./5_gram_verilog_file_648.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_649.v
../../../scripts/run_yosys.sh: line 3:  4202 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_650.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_650.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_650.v
./5_gram_verilog_file_650.v:25: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_651.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_651.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_651.v
./5_gram_verilog_file_651.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_652.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_652.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_652.v
./5_gram_verilog_file_652.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_653.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_653.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_653.v
./5_gram_verilog_file_653.v:19: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_654.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_654.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_654.v
./5_gram_verilog_file_654.v:60: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_655.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_655.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_655.v
./5_gram_verilog_file_655.v:18: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_656.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_656.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_656.v
./5_gram_verilog_file_656.v:25: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_657.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_657.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_657.v
./5_gram_verilog_file_657.v:8: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_658.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_658.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_658.v
./5_gram_verilog_file_658.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_659.v
../../../scripts/run_yosys.sh: line 3:  4212 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_660.v
../../../scripts/run_yosys.sh: line 3:  4213 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_661.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_661.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_661.v
./5_gram_verilog_file_661.v:10: ERROR: syntax error, unexpected TOK_TIME_SCALE, expecting TOK_ID or '#'
Analyzing file: ./5_gram_verilog_file_662.v
../../../scripts/run_yosys.sh: line 3:  4215 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_663.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_663.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_663.v
./5_gram_verilog_file_663.v:11: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_664.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_664.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_664.v
./5_gram_verilog_file_664.v:28: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_665.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_665.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_665.v
./5_gram_verilog_file_665.v:16: ERROR: syntax error, unexpected '[', expecting TOK_ID or '#'
Analyzing file: ./5_gram_verilog_file_666.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_666.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_666.v
./5_gram_verilog_file_666.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_667.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_667.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_667.v
./5_gram_verilog_file_667.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_668.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_668.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_668.v
./5_gram_verilog_file_668.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_669.v
../../../scripts/run_yosys.sh: line 3:  4222 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_670.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_670.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_670.v
./5_gram_verilog_file_670.v:17: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_671.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_671.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_671.v
./5_gram_verilog_file_671.v:17: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_672.v
../../../scripts/run_yosys.sh: line 3:  4225 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_673.v
../../../scripts/run_yosys.sh: line 3:  4226 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_674.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_674.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_674.v
./5_gram_verilog_file_674.v:48: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_675.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_675.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_675.v
./5_gram_verilog_file_675.v:22: ERROR: Assignments within expressions are only permitted within procedures.
Analyzing file: ./5_gram_verilog_file_676.v
../../../scripts/run_yosys.sh: line 3:  4229 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_677.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_677.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_677.v
./5_gram_verilog_file_677.v:29: ERROR: syntax error, unexpected TOK_LOGIC, expecting TOK_ID or '#'
Analyzing file: ./5_gram_verilog_file_678.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_678.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_678.v
Parsing SystemVerilog input from `./5_gram_verilog_file_678.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 9ab4fd8205, CPU: user 0.00s system 0.02s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 52% 2x read_verilog (0 sec), 47% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_679.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_679.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_679.v
./5_gram_verilog_file_679.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_680.v
../../../scripts/run_yosys.sh: line 3:  4234 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_681.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_681.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_681.v
./5_gram_verilog_file_681.v:5: ERROR: syntax error, unexpected TOK_TIME_SCALE, expecting TOK_ID or '#'
Analyzing file: ./5_gram_verilog_file_682.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_682.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_682.v
./5_gram_verilog_file_682.v:80: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_683.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_683.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_683.v
./5_gram_verilog_file_683.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_684.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_684.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_684.v
./5_gram_verilog_file_684.v:107: ERROR: syntax error, unexpected TOK_TO_UNSIGNED
Analyzing file: ./5_gram_verilog_file_685.v
../../../scripts/run_yosys.sh: line 3:  4239 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_686.v
../../../scripts/run_yosys.sh: line 3:  4240 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_687.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_687.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_687.v
./5_gram_verilog_file_687.v:27: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_688.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_688.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_688.v
./5_gram_verilog_file_688.v:14: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_689.v
../../../scripts/run_yosys.sh: line 3:  4243 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_690.v
../../../scripts/run_yosys.sh: line 3:  4244 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_691.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_691.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_691.v
./5_gram_verilog_file_691.v:21: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_692.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_692.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_692.v
./5_gram_verilog_file_692.v:15: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_693.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_693.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_693.v
./5_gram_verilog_file_693.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_694.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_694.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_694.v
./5_gram_verilog_file_694.v:15: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_695.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_695.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_695.v
./5_gram_verilog_file_695.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_696.v
../../../scripts/run_yosys.sh: line 3:  4250 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_697.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_697.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_697.v
./5_gram_verilog_file_697.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_698.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_698.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_698.v
./5_gram_verilog_file_698.v:29: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_699.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_699.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_699.v
./5_gram_verilog_file_699.v:10: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_700.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_700.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_700.v
./5_gram_verilog_file_700.v:14: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_701.v
../../../scripts/run_yosys.sh: line 3:  4255 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_702.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_702.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_702.v
./5_gram_verilog_file_702.v:80: ERROR: syntax error, unexpected ';', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_703.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_703.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_703.v
Parsing SystemVerilog input from `./5_gram_verilog_file_703.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Storing AST representation for module `$abstract\module_2'.
Storing AST representation for module `$abstract\module_3'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_3'.
Generating RTLIL representation for module `\module_3'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_2'.
Generating RTLIL representation for module `\module_2'.

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

End of script. Logfile hash: bfcfe13ae0, CPU: user 0.00s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 49% 1x hierarchy (0 sec), 49% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_704.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_704.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_704.v
./5_gram_verilog_file_704.v:15: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_705.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_705.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_705.v
./5_gram_verilog_file_705.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_706.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_706.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_706.v
./5_gram_verilog_file_706.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_707.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_707.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_707.v
./5_gram_verilog_file_707.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_708.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_708.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_708.v
./5_gram_verilog_file_708.v:21: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_709.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_709.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_709.v
./5_gram_verilog_file_709.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_710.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_710.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_710.v
./5_gram_verilog_file_710.v:5: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_711.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_711.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_711.v
./5_gram_verilog_file_711.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_712.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_712.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_712.v
./5_gram_verilog_file_712.v:30: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_713.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_713.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_713.v
./5_gram_verilog_file_713.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_714.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_714.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_714.v
./5_gram_verilog_file_714.v:5: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_715.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_715.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_715.v
./5_gram_verilog_file_715.v:31: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_716.v
../../../scripts/run_yosys.sh: line 3:  4271 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_717.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_717.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_717.v
./5_gram_verilog_file_717.v:3: ERROR: syntax error, unexpected TOK_TIME_SCALE, expecting TOK_ID or '#'
Analyzing file: ./5_gram_verilog_file_718.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_718.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_718.v
./5_gram_verilog_file_718.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_719.v
../../../scripts/run_yosys.sh: line 3:  4274 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_720.v
../../../scripts/run_yosys.sh: line 3:  4275 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_721.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_721.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_721.v
./5_gram_verilog_file_721.v:47: ERROR: Module port `\id_22' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_722.v
../../../scripts/run_yosys.sh: line 3:  4277 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_723.v
../../../scripts/run_yosys.sh: line 3:  4278 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_724.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_724.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_724.v
./5_gram_verilog_file_724.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_725.v
../../../scripts/run_yosys.sh: line 3:  4280 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_726.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_726.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_726.v
Parsing SystemVerilog input from `./5_gram_verilog_file_726.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Storing AST representation for module `$abstract\module_2'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_2'.
./5_gram_verilog_file_726.v:26: ERROR: Found posedge/negedge event on a signal that is not 1 bit wide!
Analyzing file: ./5_gram_verilog_file_727.v
../../../scripts/run_yosys.sh: line 3:  4282 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_728.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_728.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_728.v
./5_gram_verilog_file_728.v:25: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_729.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_729.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_729.v
./5_gram_verilog_file_729.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_730.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_730.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_730.v
./5_gram_verilog_file_730.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_731.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_731.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_731.v
./5_gram_verilog_file_731.v:34: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_732.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_732.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_732.v
Parsing SystemVerilog input from `./5_gram_verilog_file_732.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_732.v:123: Warning: Range select out of bounds on signal `\id_1': Setting result bit to undef.
./5_gram_verilog_file_732.v:177: Warning: Range select [1681:1653] out of bounds on signal `\id_49': Setting all 29 result bits to undef.
./5_gram_verilog_file_732.v:177: Warning: Ignoring assignment to constant bits:
    old assignment: 29'x = { 28'0000000000000000000000000000 \id_11 }
    new assignment: { } = { }.
./5_gram_verilog_file_732.v:178: Warning: Range select [2725:2697] out of bounds on signal `\id_46': Setting all 29 result bits to undef.
./5_gram_verilog_file_732.v:178: Warning: Ignoring assignment to constant bits:
    old assignment: 29'x = 29'00000000000000000000000000001
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

Warnings: 5 unique messages, 5 total
End of script. Logfile hash: ca5aa9ef10, CPU: user 0.01s system 0.02s, MEM: 83.81 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 67% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_733.v
../../../scripts/run_yosys.sh: line 3:  4289 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_734.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_734.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_734.v
./5_gram_verilog_file_734.v:23: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_735.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_735.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_735.v
./5_gram_verilog_file_735.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_736.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_736.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_736.v
./5_gram_verilog_file_736.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_737.v
../../../scripts/run_yosys.sh: line 3:  4293 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_738.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_738.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_738.v
./5_gram_verilog_file_738.v:13: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_739.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_739.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_739.v
./5_gram_verilog_file_739.v:7: ERROR: Module port `\id_3' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_740.v
../../../scripts/run_yosys.sh: line 3:  4296 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_741.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_741.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_741.v
./5_gram_verilog_file_741.v:70: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_742.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_742.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_742.v
Parsing SystemVerilog input from `./5_gram_verilog_file_742.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: a6ad2b7fa4, CPU: user 0.01s system 0.01s, MEM: 82.31 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 61% 1x hierarchy (0 sec), 38% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_743.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_743.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_743.v
./5_gram_verilog_file_743.v:16: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_744.v
../../../scripts/run_yosys.sh: line 3:  4301 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_745.v
../../../scripts/run_yosys.sh: line 3:  4302 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_746.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_746.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_746.v
Parsing SystemVerilog input from `./5_gram_verilog_file_746.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 8adee337d4, CPU: user 0.01s system 0.02s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 1x hierarchy (0 sec), 49% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_747.v
../../../scripts/run_yosys.sh: line 3:  4305 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_748.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_748.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_748.v
Parsing SystemVerilog input from `./5_gram_verilog_file_748.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Storing AST representation for module `$abstract\module_2'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_2'.
Generating RTLIL representation for module `\module_2'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).
Mapping positional arguments of cell module_2.modCall_1 (module_0).
Warning: Resizing cell port module_2.modCall_1.id_1 from 49 bits to 1 bits.
Warning: Resizing cell port module_2.modCall_1.id_2 from 49 bits to 1 bits.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 36912fa34a, CPU: user 0.00s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 1x hierarchy (0 sec), 48% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_749.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_749.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_749.v
./5_gram_verilog_file_749.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_750.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_750.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_750.v
Parsing SystemVerilog input from `./5_gram_verilog_file_750.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: aac593da25, CPU: user 0.00s system 0.03s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 1x hierarchy (0 sec), 48% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_751.v
../../../scripts/run_yosys.sh: line 3:  4311 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_752.v
../../../scripts/run_yosys.sh: line 3:  4312 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_753.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_753.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_753.v
./5_gram_verilog_file_753.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_754.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_754.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_754.v
./5_gram_verilog_file_754.v:21: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_755.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_755.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_755.v
./5_gram_verilog_file_755.v:25: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_756.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_756.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_756.v
./5_gram_verilog_file_756.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_757.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_757.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_757.v
./5_gram_verilog_file_757.v:37: ERROR: Module port `\id_10' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_758.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_758.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_758.v
./5_gram_verilog_file_758.v:33: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_759.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_759.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_759.v
./5_gram_verilog_file_759.v:33: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_760.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_760.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_760.v
./5_gram_verilog_file_760.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_761.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_761.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_761.v
./5_gram_verilog_file_761.v:15: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_762.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_762.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_762.v
./5_gram_verilog_file_762.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_763.v
../../../scripts/run_yosys.sh: line 3:  4323 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_764.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_764.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_764.v
./5_gram_verilog_file_764.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_765.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_765.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_765.v
./5_gram_verilog_file_765.v:44: ERROR: syntax error, unexpected ';', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_766.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_766.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_766.v
./5_gram_verilog_file_766.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_767.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_767.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_767.v
./5_gram_verilog_file_767.v:5: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_768.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_768.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_768.v
./5_gram_verilog_file_768.v:29: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_769.v
../../../scripts/run_yosys.sh: line 3:  4329 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_770.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_770.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_770.v
./5_gram_verilog_file_770.v:34: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_771.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_771.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_771.v
Parsing SystemVerilog input from `./5_gram_verilog_file_771.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).
Warning: Resizing cell port module_1.modCall_1.id_2 from 72 bits to 1 bits.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: da14981578, CPU: user 0.02s system 0.01s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 59% 1x hierarchy (0 sec), 40% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_772.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_772.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_772.v
./5_gram_verilog_file_772.v:15: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_773.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_773.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_773.v
./5_gram_verilog_file_773.v:67: ERROR: syntax error, unexpected '(', expecting TOK_ID or '#'
Analyzing file: ./5_gram_verilog_file_774.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_774.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_774.v
./5_gram_verilog_file_774.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_775.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_775.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_775.v
./5_gram_verilog_file_775.v:27: ERROR: syntax error, unexpected '[', expecting TOK_ID or '#'
Analyzing file: ./5_gram_verilog_file_776.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_776.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_776.v
./5_gram_verilog_file_776.v:10: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_777.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_777.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_777.v
./5_gram_verilog_file_777.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_778.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_778.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_778.v
./5_gram_verilog_file_778.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_779.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_779.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_779.v
./5_gram_verilog_file_779.v:30: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_780.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_780.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_780.v
./5_gram_verilog_file_780.v:8: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_781.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_781.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_781.v
./5_gram_verilog_file_781.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_782.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_782.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_782.v
./5_gram_verilog_file_782.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_783.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_783.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_783.v
./5_gram_verilog_file_783.v:15: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_784.v
../../../scripts/run_yosys.sh: line 3:  4345 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_785.v
../../../scripts/run_yosys.sh: line 3:  4346 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_786.v
../../../scripts/run_yosys.sh: line 3:  4347 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_787.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_787.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_787.v
./5_gram_verilog_file_787.v:10: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_788.v
../../../scripts/run_yosys.sh: line 3:  4349 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_789.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_789.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_789.v
Parsing SystemVerilog input from `./5_gram_verilog_file_789.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_789.v:91: Warning: Identifier `\modCall_1.id_11' is implicitly declared.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 10a228e6e2, CPU: user 0.02s system 0.01s, MEM: 82.31 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_790.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_790.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_790.v
./5_gram_verilog_file_790.v:29: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_791.v
../../../scripts/run_yosys.sh: line 3:  4353 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_792.v
../../../scripts/run_yosys.sh: line 3:  4354 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_793.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_793.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_793.v
./5_gram_verilog_file_793.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_794.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_794.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_794.v
Parsing SystemVerilog input from `./5_gram_verilog_file_794.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: c7f8cf1969, CPU: user 0.01s system 0.02s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 54% 1x hierarchy (0 sec), 45% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_795.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_795.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_795.v
Parsing SystemVerilog input from `./5_gram_verilog_file_795.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: b14d05068f, CPU: user 0.00s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 2x read_verilog (0 sec), 49% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_796.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_796.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_796.v
Parsing SystemVerilog input from `./5_gram_verilog_file_796.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_796.v:38: Warning: Range select [19:18] out of bounds on signal `\id_16': Setting all 2 result bits to undef.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: d56035fa83, CPU: user 0.00s system 0.02s, MEM: 82.31 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 57% 1x hierarchy (0 sec), 42% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_797.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_797.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_797.v
./5_gram_verilog_file_797.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_798.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_798.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_798.v
./5_gram_verilog_file_798.v:31: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_799.v
../../../scripts/run_yosys.sh: line 3:  4364 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_800.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_800.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_800.v
./5_gram_verilog_file_800.v:9: ERROR: Module port `\id_1' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_801.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_801.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_801.v
./5_gram_verilog_file_801.v:25: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_802.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_802.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_802.v
./5_gram_verilog_file_802.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_803.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_803.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_803.v
./5_gram_verilog_file_803.v:14: ERROR: syntax error, unexpected TOK_CONSTVAL, expecting TOK_ID or '#' or '{'
Analyzing file: ./5_gram_verilog_file_804.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_804.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_804.v
./5_gram_verilog_file_804.v:12: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_805.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_805.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_805.v
./5_gram_verilog_file_805.v:20: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_806.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_806.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_806.v
./5_gram_verilog_file_806.v:11: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_807.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_807.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_807.v
Parsing SystemVerilog input from `./5_gram_verilog_file_807.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Storing AST representation for module `$abstract\module_2'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_2'.
./5_gram_verilog_file_807.v:33: ERROR: Found posedge/negedge event on a signal that is not 1 bit wide!
Analyzing file: ./5_gram_verilog_file_808.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_808.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_808.v
./5_gram_verilog_file_808.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_809.v
../../../scripts/run_yosys.sh: line 3:  4374 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_810.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_810.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_810.v
./5_gram_verilog_file_810.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_811.v
../../../scripts/run_yosys.sh: line 3:  4376 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_812.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_812.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_812.v
./5_gram_verilog_file_812.v:12: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_813.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_813.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_813.v
./5_gram_verilog_file_813.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_814.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_814.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_814.v
./5_gram_verilog_file_814.v:44: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_815.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_815.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_815.v
./5_gram_verilog_file_815.v:22: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_816.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_816.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_816.v
./5_gram_verilog_file_816.v:29: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_817.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_817.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_817.v
./5_gram_verilog_file_817.v:70: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_818.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_818.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_818.v
./5_gram_verilog_file_818.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_819.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_819.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_819.v
./5_gram_verilog_file_819.v:30: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_820.v
../../../scripts/run_yosys.sh: line 3:  4385 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_821.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_821.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_821.v
./5_gram_verilog_file_821.v:17: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_822.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_822.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_822.v
./5_gram_verilog_file_822.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_823.v
../../../scripts/run_yosys.sh: line 3:  4388 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_824.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_824.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_824.v
./5_gram_verilog_file_824.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_825.v
../../../scripts/run_yosys.sh: line 3:  4390 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_826.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_826.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_826.v
Parsing SystemVerilog input from `./5_gram_verilog_file_826.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
./5_gram_verilog_file_826.v:40: ERROR: Can't resolve task name `\id_14'.
Analyzing file: ./5_gram_verilog_file_827.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_827.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_827.v
./5_gram_verilog_file_827.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_828.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_828.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_828.v
./5_gram_verilog_file_828.v:29: ERROR: syntax error, unexpected '#'
Analyzing file: ./5_gram_verilog_file_829.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_829.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_829.v
./5_gram_verilog_file_829.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_830.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_830.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_830.v
./5_gram_verilog_file_830.v:7: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_831.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_831.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_831.v
./5_gram_verilog_file_831.v:8: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_832.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_832.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_832.v
./5_gram_verilog_file_832.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_833.v
../../../scripts/run_yosys.sh: line 3:  4398 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_834.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_834.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_834.v
./5_gram_verilog_file_834.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_835.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_835.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_835.v
./5_gram_verilog_file_835.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_836.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_836.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_836.v
Parsing SystemVerilog input from `./5_gram_verilog_file_836.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_836.v:41: Warning: Identifier `\modCall_1.id_5' is implicitly declared.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
./5_gram_verilog_file_836.v:12: Warning: Identifier `$realtime' is implicitly declared.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 56413b37cc, CPU: user 0.00s system 0.02s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 1x hierarchy (0 sec), 49% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_837.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_837.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_837.v
./5_gram_verilog_file_837.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_838.v
../../../scripts/run_yosys.sh: line 3:  4404 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_839.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_839.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_839.v
./5_gram_verilog_file_839.v:17: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_840.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_840.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_840.v
./5_gram_verilog_file_840.v:17: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_841.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_841.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_841.v
./5_gram_verilog_file_841.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_842.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_842.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_842.v
./5_gram_verilog_file_842.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_843.v
../../../scripts/run_yosys.sh: line 3:  4409 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_844.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_844.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_844.v
./5_gram_verilog_file_844.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_845.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_845.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_845.v
./5_gram_verilog_file_845.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_846.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_846.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_846.v
./5_gram_verilog_file_846.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_847.v
../../../scripts/run_yosys.sh: line 3:  4413 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_848.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_848.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_848.v
./5_gram_verilog_file_848.v:16: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_849.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_849.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_849.v
Parsing SystemVerilog input from `./5_gram_verilog_file_849.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

End of script. Logfile hash: 4201950a13, CPU: user 0.00s system 0.02s, MEM: 82.31 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 64% 1x hierarchy (0 sec), 35% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_850.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_850.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_850.v
./5_gram_verilog_file_850.v:40: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_851.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_851.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_851.v
./5_gram_verilog_file_851.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_852.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_852.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_852.v
./5_gram_verilog_file_852.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_853.v
../../../scripts/run_yosys.sh: line 3:  4420 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_854.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_854.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_854.v
./5_gram_verilog_file_854.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_855.v
../../../scripts/run_yosys.sh: line 3:  4422 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_856.v
../../../scripts/run_yosys.sh: line 3:  4423 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_857.v
../../../scripts/run_yosys.sh: line 3:  4424 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_858.v
../../../scripts/run_yosys.sh: line 3:  4425 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_859.v
../../../scripts/run_yosys.sh: line 3:  4426 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_860.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_860.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_860.v
./5_gram_verilog_file_860.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_861.v
../../../scripts/run_yosys.sh: line 3:  4428 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_862.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_862.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_862.v
./5_gram_verilog_file_862.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_863.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_863.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_863.v
./5_gram_verilog_file_863.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_864.v
../../../scripts/run_yosys.sh: line 3:  4431 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_865.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_865.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_865.v
./5_gram_verilog_file_865.v:9: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_866.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_866.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_866.v
./5_gram_verilog_file_866.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_867.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_867.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_867.v
./5_gram_verilog_file_867.v:3: ERROR: syntax error, unexpected ';', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_868.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_868.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_868.v
./5_gram_verilog_file_868.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_869.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_869.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_869.v
./5_gram_verilog_file_869.v:6: ERROR: Assignments within expressions are only permitted within procedures.
Analyzing file: ./5_gram_verilog_file_870.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_870.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_870.v
./5_gram_verilog_file_870.v:8: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_871.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_871.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_871.v
./5_gram_verilog_file_871.v:2: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_872.v
../../../scripts/run_yosys.sh: line 3:  4439 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_873.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_873.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_873.v
./5_gram_verilog_file_873.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_874.v
../../../scripts/run_yosys.sh: line 3:  4441 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_875.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_875.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_875.v
./5_gram_verilog_file_875.v:9: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_876.v
../../../scripts/run_yosys.sh: line 3:  4443 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_877.v
../../../scripts/run_yosys.sh: line 3:  4444 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_878.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_878.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_878.v
./5_gram_verilog_file_878.v:10: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_879.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_879.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_879.v
./5_gram_verilog_file_879.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_880.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_880.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_880.v
./5_gram_verilog_file_880.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_881.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_881.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_881.v
./5_gram_verilog_file_881.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_882.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_882.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_882.v
./5_gram_verilog_file_882.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_883.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_883.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_883.v
./5_gram_verilog_file_883.v:24: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_884.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_884.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_884.v
./5_gram_verilog_file_884.v:33: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_885.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_885.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_885.v
./5_gram_verilog_file_885.v:3: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_886.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_886.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_886.v
./5_gram_verilog_file_886.v:11: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_887.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_887.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_887.v
./5_gram_verilog_file_887.v:31: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_888.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_888.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_888.v
./5_gram_verilog_file_888.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_889.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_889.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_889.v
./5_gram_verilog_file_889.v:89: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_890.v
../../../scripts/run_yosys.sh: line 3:  4457 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_891.v
../../../scripts/run_yosys.sh: line 3:  4458 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_892.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_892.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_892.v
./5_gram_verilog_file_892.v:8: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_893.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_893.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_893.v
./5_gram_verilog_file_893.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_894.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_894.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_894.v
./5_gram_verilog_file_894.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_895.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_895.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_895.v
Parsing SystemVerilog input from `./5_gram_verilog_file_895.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

End of script. Logfile hash: 5888965b43, CPU: user 0.00s system 0.03s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 52% 2x read_verilog (0 sec), 46% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_896.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_896.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_896.v
./5_gram_verilog_file_896.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_897.v
../../../scripts/run_yosys.sh: line 3:  4465 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_898.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_898.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_898.v
./5_gram_verilog_file_898.v:18: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_899.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_899.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_899.v
Parsing SystemVerilog input from `./5_gram_verilog_file_899.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
./5_gram_verilog_file_899.v:82: ERROR: Found non-synthesizable event list!
Analyzing file: ./5_gram_verilog_file_900.v
../../../scripts/run_yosys.sh: line 3:  4468 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_901.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_901.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_901.v
./5_gram_verilog_file_901.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_902.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_902.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_902.v
./5_gram_verilog_file_902.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_903.v
../../../scripts/run_yosys.sh: line 3:  4471 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_904.v
../../../scripts/run_yosys.sh: line 3:  4472 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_905.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_905.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_905.v
./5_gram_verilog_file_905.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_906.v
../../../scripts/run_yosys.sh: line 3:  4474 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_907.v
../../../scripts/run_yosys.sh: line 3:  4475 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_908.v
../../../scripts/run_yosys.sh: line 3:  4476 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_909.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_909.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_909.v
./5_gram_verilog_file_909.v:15: ERROR: Module port `\id_11' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_910.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_910.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_910.v
./5_gram_verilog_file_910.v:22: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_911.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_911.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_911.v
./5_gram_verilog_file_911.v:30: ERROR: Module port `\id_16' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_912.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_912.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_912.v
./5_gram_verilog_file_912.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_913.v
../../../scripts/run_yosys.sh: line 3:  4481 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_914.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_914.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_914.v
./5_gram_verilog_file_914.v:26: ERROR: Module port `\id_8' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_915.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_915.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_915.v
./5_gram_verilog_file_915.v:24: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_916.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_916.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_916.v
./5_gram_verilog_file_916.v:16: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_917.v
../../../scripts/run_yosys.sh: line 3:  4485 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_918.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_918.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_918.v
./5_gram_verilog_file_918.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_919.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_919.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_919.v
./5_gram_verilog_file_919.v:41: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_920.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_920.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_920.v
./5_gram_verilog_file_920.v:34: ERROR: Module port `\id_5' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_921.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_921.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_921.v
./5_gram_verilog_file_921.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_922.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_922.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_922.v
./5_gram_verilog_file_922.v:49: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_923.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_923.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_923.v
./5_gram_verilog_file_923.v:14: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_924.v
../../../scripts/run_yosys.sh: line 3:  4492 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_925.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_925.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_925.v
Parsing SystemVerilog input from `./5_gram_verilog_file_925.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Storing AST representation for module `$abstract\module_2'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_2'.
Generating RTLIL representation for module `\module_2'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Module module_0 directly or indirectly contains formal properties -> setting "keep" attribute.
Module module_1 directly or indirectly contains formal properties -> setting "keep" attribute.
Module module_2 directly or indirectly contains formal properties -> setting "keep" attribute.

End of script. Logfile hash: f1c8798ffd, CPU: user 0.01s system 0.02s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 55% 1x hierarchy (0 sec), 44% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_926.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_926.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_926.v
./5_gram_verilog_file_926.v:12: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_927.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_927.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_927.v
./5_gram_verilog_file_927.v:13: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_928.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_928.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_928.v
./5_gram_verilog_file_928.v:13: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_929.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_929.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_929.v
./5_gram_verilog_file_929.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_930.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_930.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_930.v
./5_gram_verilog_file_930.v:22: ERROR: syntax error, unexpected TOK_FINAL
Analyzing file: ./5_gram_verilog_file_931.v
../../../scripts/run_yosys.sh: line 3:  4500 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_932.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_932.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_932.v
./5_gram_verilog_file_932.v:26: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_933.v
../../../scripts/run_yosys.sh: line 3:  4502 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_934.v
../../../scripts/run_yosys.sh: line 3:  4503 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_935.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_935.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_935.v
./5_gram_verilog_file_935.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_936.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_936.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_936.v
Parsing SystemVerilog input from `./5_gram_verilog_file_936.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Warning: wire '\id_1' is assigned in a block at ./5_gram_verilog_file_936.v:3.8-3.16.
Warning: wire '\id_1' is assigned in a block at ./5_gram_verilog_file_936.v:3.20-3.27.
./5_gram_verilog_file_936.v:3: ERROR: Left hand side of 1st expression of generate for-loop is not a genvar!
Analyzing file: ./5_gram_verilog_file_937.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_937.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_937.v
./5_gram_verilog_file_937.v:19: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_938.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_938.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_938.v
./5_gram_verilog_file_938.v:27: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_939.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_939.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_939.v
./5_gram_verilog_file_939.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_940.v
../../../scripts/run_yosys.sh: line 3:  4509 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_941.v
../../../scripts/run_yosys.sh: line 3:  4510 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_942.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_942.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_942.v
./5_gram_verilog_file_942.v:30: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_943.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_943.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_943.v
./5_gram_verilog_file_943.v:28: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_944.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_944.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_944.v
./5_gram_verilog_file_944.v:17: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_945.v
../../../scripts/run_yosys.sh: line 3:  4514 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_946.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_946.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_946.v
./5_gram_verilog_file_946.v:18: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_947.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_947.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_947.v
./5_gram_verilog_file_947.v:7: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_948.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_948.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_948.v
./5_gram_verilog_file_948.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_949.v
../../../scripts/run_yosys.sh: line 3:  4518 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_950.v
../../../scripts/run_yosys.sh: line 3:  4519 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_951.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_951.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_951.v
./5_gram_verilog_file_951.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_952.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_952.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_952.v
./5_gram_verilog_file_952.v:12: ERROR: syntax error, unexpected TOK_FINAL
Analyzing file: ./5_gram_verilog_file_953.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_953.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_953.v
./5_gram_verilog_file_953.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_954.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_954.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_954.v
./5_gram_verilog_file_954.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_955.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_955.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_955.v
./5_gram_verilog_file_955.v:32: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_956.v
../../../scripts/run_yosys.sh: line 3:  4525 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_957.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_957.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_957.v
./5_gram_verilog_file_957.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_958.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_958.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_958.v
./5_gram_verilog_file_958.v:20: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_959.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_959.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_959.v
./5_gram_verilog_file_959.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_960.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_960.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_960.v
./5_gram_verilog_file_960.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_961.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_961.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_961.v
./5_gram_verilog_file_961.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_962.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_962.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_962.v
./5_gram_verilog_file_962.v:31: ERROR: syntax error, unexpected TOK_FINAL
Analyzing file: ./5_gram_verilog_file_963.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_963.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_963.v
./5_gram_verilog_file_963.v:17: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_964.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_964.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_964.v
./5_gram_verilog_file_964.v:102: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_965.v
../../../scripts/run_yosys.sh: line 3:  4534 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_966.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_966.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_966.v
./5_gram_verilog_file_966.v:30: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_967.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_967.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_967.v
./5_gram_verilog_file_967.v:6: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_968.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_968.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_968.v
Parsing SystemVerilog input from `./5_gram_verilog_file_968.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Storing AST representation for module `$abstract\module_2'.
Storing AST representation for module `$abstract\module_3'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_3'.
Generating RTLIL representation for module `\module_3'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_2'.
Generating RTLIL representation for module `\module_2'.

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_968.v:19: Warning: Range [-1:-1] select out of bounds on signal `\id_6': Setting 1 LSB bits to undef.

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 2db4ecdd7c, CPU: user 0.01s system 0.01s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 1x hierarchy (0 sec), 49% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_969.v
../../../scripts/run_yosys.sh: line 3:  4539 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_970.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_970.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_970.v
./5_gram_verilog_file_970.v:2: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_971.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_971.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_971.v
./5_gram_verilog_file_971.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_972.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_972.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_972.v
./5_gram_verilog_file_972.v:60: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_973.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_973.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_973.v
Parsing SystemVerilog input from `./5_gram_verilog_file_973.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 58acf83ae7, CPU: user 0.00s system 0.02s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 1x hierarchy (0 sec), 48% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_974.v
../../../scripts/run_yosys.sh: line 3:  4545 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_975.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_975.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_975.v
Parsing SystemVerilog input from `./5_gram_verilog_file_975.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: a6bc0d8402, CPU: user 0.00s system 0.02s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 51% 2x read_verilog (0 sec), 47% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_976.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_976.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_976.v
./5_gram_verilog_file_976.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_977.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_977.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_977.v
./5_gram_verilog_file_977.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_978.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_978.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_978.v
./5_gram_verilog_file_978.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_979.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_979.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_979.v
./5_gram_verilog_file_979.v:10: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_980.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_980.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_980.v
./5_gram_verilog_file_980.v:40: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_981.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_981.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_981.v
./5_gram_verilog_file_981.v:35: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_982.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_982.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_982.v
./5_gram_verilog_file_982.v:10: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_983.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_983.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_983.v
Parsing SystemVerilog input from `./5_gram_verilog_file_983.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: b5eb34b24b, CPU: user 0.01s system 0.02s, MEM: 82.88 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_984.v
../../../scripts/run_yosys.sh: line 3:  4557 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_985.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_985.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_985.v
./5_gram_verilog_file_985.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_986.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_986.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_986.v
./5_gram_verilog_file_986.v:30: ERROR: syntax error, unexpected TOK_FINAL
Analyzing file: ./5_gram_verilog_file_987.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_987.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_987.v
./5_gram_verilog_file_987.v:36: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_988.v
../../../scripts/run_yosys.sh: line 3:  4561 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_989.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_989.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_989.v
./5_gram_verilog_file_989.v:26: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_990.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_990.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_990.v
./5_gram_verilog_file_990.v:19: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_991.v
../../../scripts/run_yosys.sh: line 3:  4564 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_992.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_992.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_992.v
./5_gram_verilog_file_992.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_993.v
../../../scripts/run_yosys.sh: line 3:  4566 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_994.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_994.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_994.v
./5_gram_verilog_file_994.v:44: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_995.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_995.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_995.v
./5_gram_verilog_file_995.v:41: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_996.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_996.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_996.v
./5_gram_verilog_file_996.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_997.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_997.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_997.v
./5_gram_verilog_file_997.v:85: ERROR: syntax error, unexpected '#', expecting TOK_FINAL or TOK_PROPERTY or '('
Analyzing file: ./5_gram_verilog_file_998.v
../../../scripts/run_yosys.sh: line 3:  4571 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_999.v
../../../scripts/run_yosys.sh: line 3:  4572 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1000.v
../../../scripts/run_yosys.sh: line 3:  4573 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1001.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1001.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1001.v
./5_gram_verilog_file_1001.v:11: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1002.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1002.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1002.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1002.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 275d12df6f, CPU: user 0.01s system 0.02s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 51% 2x read_verilog (0 sec), 47% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1003.v
../../../scripts/run_yosys.sh: line 3:  4577 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1004.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1004.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1004.v
./5_gram_verilog_file_1004.v:34: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1005.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1005.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1005.v
./5_gram_verilog_file_1005.v:22: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1006.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1006.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1006.v
./5_gram_verilog_file_1006.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1007.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1007.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1007.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1007.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 63fcecc16d, CPU: user 0.01s system 0.01s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 2x read_verilog (0 sec), 48% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1008.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1008.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1008.v
./5_gram_verilog_file_1008.v:41: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1009.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1009.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1009.v
./5_gram_verilog_file_1009.v:6: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1010.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1010.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1010.v
./5_gram_verilog_file_1010.v:11: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_1011.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1011.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1011.v
./5_gram_verilog_file_1011.v:22: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1012.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1012.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1012.v
./5_gram_verilog_file_1012.v:22: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_1013.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1013.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1013.v
./5_gram_verilog_file_1013.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1014.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1014.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1014.v
./5_gram_verilog_file_1014.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1015.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1015.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1015.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1015.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Storing AST representation for module `$abstract\module_2'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_2'.
Generating RTLIL representation for module `\module_2'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).
Mapping positional arguments of cell module_2.modCall_1 (module_0).

End of script. Logfile hash: a6f06274b3, CPU: user 0.00s system 0.02s, MEM: 82.31 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 59% 1x hierarchy (0 sec), 39% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1016.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1016.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1016.v
./5_gram_verilog_file_1016.v:37: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1017.v
../../../scripts/run_yosys.sh: line 3:  4593 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1018.v
../../../scripts/run_yosys.sh: line 3:  4594 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1019.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1019.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1019.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1019.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 44c42c324e, CPU: user 0.01s system 0.02s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 2x read_verilog (0 sec), 48% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1020.v
../../../scripts/run_yosys.sh: line 3:  4597 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1021.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1021.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1021.v
./5_gram_verilog_file_1021.v:20: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1022.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1022.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1022.v
./5_gram_verilog_file_1022.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1023.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1023.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1023.v
./5_gram_verilog_file_1023.v:6: ERROR: Module port `\id_2' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_1024.v
../../../scripts/run_yosys.sh: line 3:  4601 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1025.v
../../../scripts/run_yosys.sh: line 3:  4602 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1026.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1026.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1026.v
./5_gram_verilog_file_1026.v:19: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1027.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1027.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1027.v
./5_gram_verilog_file_1027.v:11: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_1028.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1028.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1028.v
./5_gram_verilog_file_1028.v:44: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1029.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1029.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1029.v
./5_gram_verilog_file_1029.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1030.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1030.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1030.v
./5_gram_verilog_file_1030.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1031.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1031.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1031.v
./5_gram_verilog_file_1031.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1032.v
../../../scripts/run_yosys.sh: line 3:  4609 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1033.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1033.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1033.v
./5_gram_verilog_file_1033.v:10: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1034.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1034.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1034.v
./5_gram_verilog_file_1034.v:60: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1035.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1035.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1035.v
./5_gram_verilog_file_1035.v:32: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_1036.v
../../../scripts/run_yosys.sh: line 3:  4613 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1037.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1037.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1037.v
./5_gram_verilog_file_1037.v:7: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1038.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1038.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1038.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1038.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

End of script. Logfile hash: cba8e8d69e, CPU: user 0.00s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 2x read_verilog (0 sec), 49% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1039.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1039.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1039.v
./5_gram_verilog_file_1039.v:32: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1040.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1040.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1040.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1040.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Storing AST representation for module `$abstract\module_2'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_2'.
Generating RTLIL representation for module `\module_2'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
./5_gram_verilog_file_1040.v:8: Warning: Identifier `\module_2.id_1' is implicitly declared.
Mapping positional arguments of cell module_1.modCall_1 (module_0).
Mapping positional arguments of cell module_2.modCall_1 (module_0).

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 53759f486c, CPU: user 0.01s system 0.01s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 54% 1x hierarchy (0 sec), 44% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1041.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1041.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1041.v
./5_gram_verilog_file_1041.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1042.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1042.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1042.v
./5_gram_verilog_file_1042.v:30: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_1043.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1043.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1043.v
./5_gram_verilog_file_1043.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1044.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1044.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1044.v
./5_gram_verilog_file_1044.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1045.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1045.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1045.v
./5_gram_verilog_file_1045.v:35: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_1046.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1046.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1046.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1046.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
./5_gram_verilog_file_1046.v:99: ERROR: Found non-synthesizable event list!
Analyzing file: ./5_gram_verilog_file_1047.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1047.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1047.v
./5_gram_verilog_file_1047.v:32: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1048.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1048.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1048.v
./5_gram_verilog_file_1048.v:24: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1049.v
../../../scripts/run_yosys.sh: line 3:  4628 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1050.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1050.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1050.v
./5_gram_verilog_file_1050.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1051.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1051.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1051.v
./5_gram_verilog_file_1051.v:15: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1052.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1052.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1052.v
./5_gram_verilog_file_1052.v:4: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_1053.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1053.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1053.v
./5_gram_verilog_file_1053.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1059.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1059.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1059.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1059.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Storing AST representation for module `$abstract\module_2'.
Storing AST representation for module `$abstract\module_3'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_3'.
Generating RTLIL representation for module `\module_3'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_2'.
Generating RTLIL representation for module `\module_2'.

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

End of script. Logfile hash: e157fa88fc, CPU: user 0.01s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 49% 2x read_verilog (0 sec), 49% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1054.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1054.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1054.v
./5_gram_verilog_file_1054.v:20: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1055.v
../../../scripts/run_yosys.sh: line 3:  4636 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1056.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1056.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1056.v
./5_gram_verilog_file_1056.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1057.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1057.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1057.v
./5_gram_verilog_file_1057.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1058.v
../../../scripts/run_yosys.sh: line 3:  4639 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1060.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1060.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1060.v
./5_gram_verilog_file_1060.v:10: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1061.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1061.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1061.v
./5_gram_verilog_file_1061.v:5: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1062.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1062.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1062.v
./5_gram_verilog_file_1062.v:50: ERROR: syntax error, unexpected '#'
Analyzing file: ./5_gram_verilog_file_1063.v
../../../scripts/run_yosys.sh: line 3:  4643 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1064.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1064.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1064.v
./5_gram_verilog_file_1064.v:32: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1065.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1065.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1065.v
./5_gram_verilog_file_1065.v:14: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1066.v
../../../scripts/run_yosys.sh: line 3:  4646 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1067.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1067.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1067.v
./5_gram_verilog_file_1067.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1068.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1068.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1068.v
./5_gram_verilog_file_1068.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1069.v
../../../scripts/run_yosys.sh: line 3:  4649 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1070.v
../../../scripts/run_yosys.sh: line 3:  4650 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1071.v
../../../scripts/run_yosys.sh: line 3:  4651 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1072.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1072.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1072.v
./5_gram_verilog_file_1072.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1073.v
../../../scripts/run_yosys.sh: line 3:  4653 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1074.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1074.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1074.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1074.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: c9dd19d885, CPU: user 0.01s system 0.01s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 51% 2x read_verilog (0 sec), 47% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1075.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1075.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1075.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1075.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 191a666834, CPU: user 0.00s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 51% 1x hierarchy (0 sec), 47% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1076.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1076.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1076.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1076.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
./5_gram_verilog_file_1076.v:41: ERROR: Non-constant range in declaration of \id_16
Analyzing file: ./5_gram_verilog_file_1077.v
../../../scripts/run_yosys.sh: line 3:  4659 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1078.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1078.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1078.v
./5_gram_verilog_file_1078.v:24: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1079.v
../../../scripts/run_yosys.sh: line 3:  4661 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1080.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1080.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1080.v
./5_gram_verilog_file_1080.v:66: ERROR: Module port `\id_23' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_1081.v
../../../scripts/run_yosys.sh: line 3:  4663 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1082.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1082.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1082.v
./5_gram_verilog_file_1082.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1083.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1083.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1083.v
./5_gram_verilog_file_1083.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1084.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1084.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1084.v
./5_gram_verilog_file_1084.v:82: ERROR: Module port `\id_19' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_1085.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1085.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1085.v
./5_gram_verilog_file_1085.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1086.v
../../../scripts/run_yosys.sh: line 3:  4668 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1087.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1087.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1087.v
./5_gram_verilog_file_1087.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1088.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1088.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1088.v
./5_gram_verilog_file_1088.v:13: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1089.v
../../../scripts/run_yosys.sh: line 3:  4671 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1090.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1090.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1090.v
./5_gram_verilog_file_1090.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1091.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1091.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1091.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1091.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_1091.v:39: Warning: Range [-1:-1] select out of bounds on signal `\id_2': Setting 1 LSB bits to undef.
./5_gram_verilog_file_1091.v:39: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = $not$./5_gram_verilog_file_1091.v:39$1_Y
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 62ca202667, CPU: user 0.01s system 0.01s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 53% 1x hierarchy (0 sec), 45% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1092.v
../../../scripts/run_yosys.sh: line 3:  4675 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1093.v
../../../scripts/run_yosys.sh: line 3:  4676 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1094.v
../../../scripts/run_yosys.sh: line 3:  4677 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1095.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1095.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1095.v
./5_gram_verilog_file_1095.v:37: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1096.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1096.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1096.v
./5_gram_verilog_file_1096.v:20: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1097.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1097.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1097.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1097.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 6ac95296c1, CPU: user 0.01s system 0.01s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 2x read_verilog (0 sec), 49% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1098.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1098.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1098.v
./5_gram_verilog_file_1098.v:15: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1099.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1099.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1099.v
./5_gram_verilog_file_1099.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1100.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1100.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1100.v
./5_gram_verilog_file_1100.v:40: ERROR: Module port `\id_24' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_1101.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1101.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1101.v
./5_gram_verilog_file_1101.v:8: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1102.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1102.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1102.v
./5_gram_verilog_file_1102.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1103.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1103.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1103.v
./5_gram_verilog_file_1103.v:12: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1104.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1104.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1104.v
./5_gram_verilog_file_1104.v:21: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1105.v
../../../scripts/run_yosys.sh: line 3:  4689 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1106.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1106.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1106.v
./5_gram_verilog_file_1106.v:19: ERROR: Module port `\id_5' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_1107.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1107.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1107.v
./5_gram_verilog_file_1107.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1108.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1108.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1108.v
./5_gram_verilog_file_1108.v:14: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1109.v
../../../scripts/run_yosys.sh: line 3:  4693 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1110.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1110.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1110.v
./5_gram_verilog_file_1110.v:15: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1111.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1111.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1111.v
./5_gram_verilog_file_1111.v:22: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1112.v
../../../scripts/run_yosys.sh: line 3:  4696 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1113.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1113.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1113.v
./5_gram_verilog_file_1113.v:18: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1114.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1114.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1114.v
./5_gram_verilog_file_1114.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1115.v
../../../scripts/run_yosys.sh: line 3:  4699 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1116.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1116.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1116.v
./5_gram_verilog_file_1116.v:14: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_1117.v
../../../scripts/run_yosys.sh: line 3:  4701 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1118.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1118.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1118.v
./5_gram_verilog_file_1118.v:13: ERROR: syntax error, unexpected TOK_FINAL
Analyzing file: ./5_gram_verilog_file_1119.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1119.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1119.v
./5_gram_verilog_file_1119.v:5: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1120.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1120.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1120.v
./5_gram_verilog_file_1120.v:48: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_1121.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1121.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1121.v
./5_gram_verilog_file_1121.v:15: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1122.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1122.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1122.v
./5_gram_verilog_file_1122.v:31: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1123.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1123.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1123.v
./5_gram_verilog_file_1123.v:20: ERROR: Module port `\id_6' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_1124.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1124.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1124.v
./5_gram_verilog_file_1124.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1125.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1125.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1125.v
./5_gram_verilog_file_1125.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1126.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1126.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1126.v
./5_gram_verilog_file_1126.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1127.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1127.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1127.v
./5_gram_verilog_file_1127.v:30: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1128.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1128.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1128.v
./5_gram_verilog_file_1128.v:10: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1129.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1129.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1129.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1129.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Storing AST representation for module `$abstract\module_2'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_2'.
./5_gram_verilog_file_1129.v:46: ERROR: Non-constant range in declaration of \id_5
Analyzing file: ./5_gram_verilog_file_1130.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1130.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1130.v
./5_gram_verilog_file_1130.v:11: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1131.v
../../../scripts/run_yosys.sh: line 3:  4715 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1132.v
../../../scripts/run_yosys.sh: line 3:  4716 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1133.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1133.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1133.v
./5_gram_verilog_file_1133.v:2: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_1134.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1134.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1134.v
./5_gram_verilog_file_1134.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1135.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1135.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1135.v
./5_gram_verilog_file_1135.v:17: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1136.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1136.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1136.v
./5_gram_verilog_file_1136.v:24: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1137.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1137.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1137.v
./5_gram_verilog_file_1137.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1138.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1138.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1138.v
./5_gram_verilog_file_1138.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1139.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1139.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1139.v
./5_gram_verilog_file_1139.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1140.v
../../../scripts/run_yosys.sh: line 3:  4724 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1141.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1141.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1141.v
./5_gram_verilog_file_1141.v:81: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1142.v
../../../scripts/run_yosys.sh: line 3:  4726 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1143.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1143.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1143.v
./5_gram_verilog_file_1143.v:26: ERROR: syntax error, unexpected TOK_ASSIGN
Analyzing file: ./5_gram_verilog_file_1144.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1144.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1144.v
./5_gram_verilog_file_1144.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1145.v
../../../scripts/run_yosys.sh: line 3:  4729 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1146.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1146.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1146.v
./5_gram_verilog_file_1146.v:34: ERROR: Module port `\id_5' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_1147.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1147.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1147.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1147.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: ecf43f03d0, CPU: user 0.00s system 0.02s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 1x hierarchy (0 sec), 48% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1148.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1148.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1148.v
./5_gram_verilog_file_1148.v:18: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1149.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1149.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1149.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1149.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
./5_gram_verilog_file_1149.v:49: Warning: Range select out of bounds on signal `\id_24': Setting result bit to undef.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: b3f03bbc58, CPU: user 0.00s system 0.02s, MEM: 82.31 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 61% 1x hierarchy (0 sec), 37% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1150.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1150.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1150.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1150.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 493025e155, CPU: user 0.01s system 0.02s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 51% 1x hierarchy (0 sec), 48% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1151.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1151.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1151.v
./5_gram_verilog_file_1151.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1152.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1152.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1152.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1152.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: fd9f9bf147, CPU: user 0.00s system 0.02s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 53% 1x hierarchy (0 sec), 46% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1153.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1153.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1153.v
./5_gram_verilog_file_1153.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1154.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1154.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1154.v
./5_gram_verilog_file_1154.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1155.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1155.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1155.v
./5_gram_verilog_file_1155.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1156.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1156.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1156.v
./5_gram_verilog_file_1156.v:43: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_1157.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1157.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1157.v
./5_gram_verilog_file_1157.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1158.v
../../../scripts/run_yosys.sh: line 3:  4746 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1159.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1159.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1159.v
./5_gram_verilog_file_1159.v:12: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1160.v
../../../scripts/run_yosys.sh: line 3:  4748 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1161.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1161.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1161.v
./5_gram_verilog_file_1161.v:41: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1162.v
../../../scripts/run_yosys.sh: line 3:  4750 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1163.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1163.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1163.v
./5_gram_verilog_file_1163.v:18: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1164.v
../../../scripts/run_yosys.sh: line 3:  4752 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1165.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1165.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1165.v
./5_gram_verilog_file_1165.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1166.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1166.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1166.v
./5_gram_verilog_file_1166.v:44: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1167.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1167.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1167.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1167.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
./5_gram_verilog_file_1167.v:28: Warning: Identifier `\module_0' is implicitly declared.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 5834a45f90, CPU: user 0.01s system 0.01s, MEM: 81.38 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 49% 1x hierarchy (0 sec), 49% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1168.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1168.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1168.v
./5_gram_verilog_file_1168.v:6: ERROR: syntax error, unexpected TOK_TO_UNSIGNED
Analyzing file: ./5_gram_verilog_file_1169.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1169.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1169.v
./5_gram_verilog_file_1169.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1170.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1170.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1170.v
./5_gram_verilog_file_1170.v:25: ERROR: Module port `\id_13' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_1171.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1171.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1171.v
./5_gram_verilog_file_1171.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1172.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1172.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1172.v
./5_gram_verilog_file_1172.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1173.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1173.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1173.v
./5_gram_verilog_file_1173.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1174.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1174.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1174.v
./5_gram_verilog_file_1174.v:18: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1175.v
../../../scripts/run_yosys.sh: line 3:  4764 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1176.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1176.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1176.v
./5_gram_verilog_file_1176.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1177.v
../../../scripts/run_yosys.sh: line 3:  4766 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1178.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1178.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1178.v
./5_gram_verilog_file_1178.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1179.v
../../../scripts/run_yosys.sh: line 3:  4768 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1180.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1180.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1180.v
./5_gram_verilog_file_1180.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1181.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1181.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1181.v
./5_gram_verilog_file_1181.v:15: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_1182.v
../../../scripts/run_yosys.sh: line 3:  4771 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1183.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1183.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1183.v
./5_gram_verilog_file_1183.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1184.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1184.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1184.v
./5_gram_verilog_file_1184.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1185.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1185.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1185.v
./5_gram_verilog_file_1185.v:7: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1186.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1186.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1186.v
./5_gram_verilog_file_1186.v:17: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1187.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1187.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1187.v
./5_gram_verilog_file_1187.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1188.v
../../../scripts/run_yosys.sh: line 3:  4777 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1189.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1189.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1189.v
./5_gram_verilog_file_1189.v:5: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1190.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1190.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1190.v
./5_gram_verilog_file_1190.v:19: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1191.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1191.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1191.v
./5_gram_verilog_file_1191.v:15: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1192.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1192.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1192.v
./5_gram_verilog_file_1192.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1193.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1193.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1193.v
./5_gram_verilog_file_1193.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1194.v
../../../scripts/run_yosys.sh: line 3:  4783 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1195.v
../../../scripts/run_yosys.sh: line 3:  4784 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1196.v
../../../scripts/run_yosys.sh: line 3:  4785 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1197.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1197.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1197.v
./5_gram_verilog_file_1197.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1198.v
../../../scripts/run_yosys.sh: line 3:  4787 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1199.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1199.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1199.v
./5_gram_verilog_file_1199.v:12: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1200.v
../../../scripts/run_yosys.sh: line 3:  4789 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1201.v
../../../scripts/run_yosys.sh: line 3:  4790 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1202.v
../../../scripts/run_yosys.sh: line 3:  4791 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1203.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1203.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1203.v
./5_gram_verilog_file_1203.v:13: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1204.v
../../../scripts/run_yosys.sh: line 3:  4793 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1205.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1205.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1205.v
./5_gram_verilog_file_1205.v:13: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1206.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1206.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1206.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1206.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
./5_gram_verilog_file_1206.v:122: ERROR: Found non-synthesizable event list!
Analyzing file: ./5_gram_verilog_file_1207.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1207.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1207.v
./5_gram_verilog_file_1207.v:7: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1208.v
../../../scripts/run_yosys.sh: line 3:  4797 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1209.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1209.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1209.v
./5_gram_verilog_file_1209.v:31: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1210.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1210.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1210.v
./5_gram_verilog_file_1210.v:35: ERROR: Module port `\id_2' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_1211.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1211.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1211.v
./5_gram_verilog_file_1211.v:41: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1212.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1212.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1212.v
./5_gram_verilog_file_1212.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1213.v
../../../scripts/run_yosys.sh: line 3:  4802 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1214.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1214.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1214.v
./5_gram_verilog_file_1214.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1215.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1215.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1215.v
./5_gram_verilog_file_1215.v:14: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1216.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1216.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1216.v
./5_gram_verilog_file_1216.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1217.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1217.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1217.v
./5_gram_verilog_file_1217.v:8: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1218.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1218.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1218.v
./5_gram_verilog_file_1218.v:53: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1219.v
../../../scripts/run_yosys.sh: line 3:  4808 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1220.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1220.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1220.v
./5_gram_verilog_file_1220.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1221.v
../../../scripts/run_yosys.sh: line 3:  4810 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1222.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1222.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1222.v
./5_gram_verilog_file_1222.v:48: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1223.v
../../../scripts/run_yosys.sh: line 3:  4812 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1224.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1224.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1224.v
./5_gram_verilog_file_1224.v:59: ERROR: Module port `\id_4' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_1225.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1225.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1225.v
./5_gram_verilog_file_1225.v:7: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1226.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1226.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1226.v
./5_gram_verilog_file_1226.v:33: ERROR: syntax error, unexpected '=', expecting ',' or ';'
Analyzing file: ./5_gram_verilog_file_1227.v
../../../scripts/run_yosys.sh: line 3:  4816 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1228.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1228.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1228.v
./5_gram_verilog_file_1228.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1229.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1229.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1229.v
./5_gram_verilog_file_1229.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1230.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1230.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1230.v
./5_gram_verilog_file_1230.v:6: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1231.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1231.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1231.v
./5_gram_verilog_file_1231.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1232.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1232.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1232.v
./5_gram_verilog_file_1232.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1233.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1233.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1233.v
./5_gram_verilog_file_1233.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1234.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1234.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1234.v
./5_gram_verilog_file_1234.v:10: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1235.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1235.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1235.v
./5_gram_verilog_file_1235.v:3: ERROR: syntax error, unexpected ';', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_1236.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1236.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1236.v
./5_gram_verilog_file_1236.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1237.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1237.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1237.v
./5_gram_verilog_file_1237.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1238.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1238.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1238.v
./5_gram_verilog_file_1238.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1239.v
../../../scripts/run_yosys.sh: line 3:  4828 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1240.v
../../../scripts/run_yosys.sh: line 3:  4829 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1241.v
../../../scripts/run_yosys.sh: line 3:  4830 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1242.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1242.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1242.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1242.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 33b636e471, CPU: user 0.01s system 0.02s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 1x hierarchy (0 sec), 48% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1243.v
../../../scripts/run_yosys.sh: line 3:  4833 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1244.v
../../../scripts/run_yosys.sh: line 3:  4834 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1245.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1245.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1245.v
./5_gram_verilog_file_1245.v:26: ERROR: Module port `\id_2' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_1246.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1246.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1246.v
./5_gram_verilog_file_1246.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1247.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1247.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1247.v
./5_gram_verilog_file_1247.v:10: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1248.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1248.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1248.v
./5_gram_verilog_file_1248.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1249.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1249.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1249.v
./5_gram_verilog_file_1249.v:6: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1250.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1250.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1250.v
./5_gram_verilog_file_1250.v:42: ERROR: Module port `\id_24' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_1251.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1251.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1251.v
./5_gram_verilog_file_1251.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1252.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1252.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1252.v
./5_gram_verilog_file_1252.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1253.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1253.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1253.v
./5_gram_verilog_file_1253.v:34: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1254.v
../../../scripts/run_yosys.sh: line 3:  4844 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1255.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1255.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1255.v
./5_gram_verilog_file_1255.v:38: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_1256.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1256.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1256.v
./5_gram_verilog_file_1256.v:6: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1257.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1257.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1257.v
./5_gram_verilog_file_1257.v:26: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1258.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1258.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1258.v
./5_gram_verilog_file_1258.v:13: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1259.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1259.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1259.v
./5_gram_verilog_file_1259.v:8: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1260.v
../../../scripts/run_yosys.sh: line 3:  4850 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1261.v
../../../scripts/run_yosys.sh: line 3:  4851 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1262.v
../../../scripts/run_yosys.sh: line 3:  4852 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1263.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1263.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1263.v
./5_gram_verilog_file_1263.v:24: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1264.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1264.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1264.v
./5_gram_verilog_file_1264.v:13: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1265.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1265.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1265.v
./5_gram_verilog_file_1265.v:10: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1266.v
../../../scripts/run_yosys.sh: line 3:  4856 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1267.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1267.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1267.v
./5_gram_verilog_file_1267.v:5: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1268.v
../../../scripts/run_yosys.sh: line 3:  4858 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1269.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1269.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1269.v
./5_gram_verilog_file_1269.v:31: ERROR: syntax error, unexpected '[', expecting TOK_ID or '#'
Analyzing file: ./5_gram_verilog_file_1270.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1270.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1270.v
./5_gram_verilog_file_1270.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1271.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1271.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1271.v
./5_gram_verilog_file_1271.v:18: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1272.v
../../../scripts/run_yosys.sh: line 3:  4862 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1273.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1273.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1273.v
./5_gram_verilog_file_1273.v:23: ERROR: Module port `\id_11' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_1274.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1274.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1274.v
./5_gram_verilog_file_1274.v:10: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_1275.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1275.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1275.v
./5_gram_verilog_file_1275.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1276.v
../../../scripts/run_yosys.sh: line 3:  4866 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1277.v
../../../scripts/run_yosys.sh: line 3:  4867 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1278.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1278.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1278.v
./5_gram_verilog_file_1278.v:12: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1279.v
../../../scripts/run_yosys.sh: line 3:  4869 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1280.v
../../../scripts/run_yosys.sh: line 3:  4870 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1281.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1281.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1281.v
./5_gram_verilog_file_1281.v:31: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1282.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1282.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1282.v
./5_gram_verilog_file_1282.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1283.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1283.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1283.v
./5_gram_verilog_file_1283.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1284.v
../../../scripts/run_yosys.sh: line 3:  4874 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1285.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1285.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1285.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1285.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).
Warning: Resizing cell port module_1.modCall_1.id_6 from 79 bits to 1 bits.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 99f2359c91, CPU: user 0.00s system 0.02s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 51% 2x read_verilog (0 sec), 48% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1286.v
../../../scripts/run_yosys.sh: line 3:  4877 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1287.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1287.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1287.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1287.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Warning: reg '\id_1' is assigned in a continuous assignment at ./5_gram_verilog_file_1287.v:6.10-6.21.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 6f255b42f0, CPU: user 0.01s system 0.02s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 2x read_verilog (0 sec), 49% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1288.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1288.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1288.v
./5_gram_verilog_file_1288.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1289.v
../../../scripts/run_yosys.sh: line 3:  4881 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1290.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1290.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1290.v
./5_gram_verilog_file_1290.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1291.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1291.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1291.v
./5_gram_verilog_file_1291.v:16: ERROR: Module port `\id_5' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_1292.v
../../../scripts/run_yosys.sh: line 3:  4884 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1293.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1293.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1293.v
./5_gram_verilog_file_1293.v:81: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_1294.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1294.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1294.v
./5_gram_verilog_file_1294.v:10: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1295.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1295.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1295.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1295.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 1ba3563438, CPU: user 0.01s system 0.02s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 54% 2x read_verilog (0 sec), 44% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1296.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1296.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1296.v
./5_gram_verilog_file_1296.v:60: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_1297.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1297.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1297.v
./5_gram_verilog_file_1297.v:36: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1298.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1298.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1298.v
./5_gram_verilog_file_1298.v:18: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1299.v
../../../scripts/run_yosys.sh: line 3:  4892 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1300.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1300.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1300.v
./5_gram_verilog_file_1300.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1301.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1301.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1301.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1301.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
./5_gram_verilog_file_1301.v:137: ERROR: Can't resolve task name `\$clog2'.
Analyzing file: ./5_gram_verilog_file_1302.v
../../../scripts/run_yosys.sh: line 3:  4895 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1303.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1303.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1303.v
./5_gram_verilog_file_1303.v:20: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1304.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1304.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1304.v
./5_gram_verilog_file_1304.v:55: ERROR: Module port `\id_13' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_1305.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1305.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1305.v
./5_gram_verilog_file_1305.v:13: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1306.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1306.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1306.v
./5_gram_verilog_file_1306.v:39: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_1307.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1307.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1307.v
./5_gram_verilog_file_1307.v:7: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1308.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1308.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1308.v
./5_gram_verilog_file_1308.v:69: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1309.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1309.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1309.v
./5_gram_verilog_file_1309.v:7: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1310.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1310.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1310.v
./5_gram_verilog_file_1310.v:3: ERROR: syntax error, unexpected ';', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_1311.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1311.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1311.v
./5_gram_verilog_file_1311.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1312.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1312.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1312.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1312.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_1312.v:55: Warning: Range select out of bounds on signal `\id_3': Setting result bit to undef.
./5_gram_verilog_file_1312.v:55: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = 1'0
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 9661472bad, CPU: user 0.01s system 0.01s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 52% 1x hierarchy (0 sec), 46% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1313.v
../../../scripts/run_yosys.sh: line 3:  4907 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1314.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1314.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1314.v
./5_gram_verilog_file_1314.v:34: ERROR: Module port `\id_3' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_1315.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1315.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1315.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1315.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: f9ddf9bf41, CPU: user 0.01s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 1x hierarchy (0 sec), 49% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1316.v
../../../scripts/run_yosys.sh: line 3:  4911 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1317.v
../../../scripts/run_yosys.sh: line 3:  4912 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1318.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1318.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1318.v
./5_gram_verilog_file_1318.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1319.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1319.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1319.v
./5_gram_verilog_file_1319.v:36: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1320.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1320.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1320.v
./5_gram_verilog_file_1320.v:13: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1321.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1321.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1321.v
./5_gram_verilog_file_1321.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1322.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1322.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1322.v
./5_gram_verilog_file_1322.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1323.v
../../../scripts/run_yosys.sh: line 3:  4918 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1324.v
../../../scripts/run_yosys.sh: line 3:  4919 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1325.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1325.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1325.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1325.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).
Warning: Resizing cell port module_1.modCall_1.id_2 from 49 bits to 1 bits.
Warning: Resizing cell port module_1.modCall_1.id_3 from 3 bits to 1 bits.
Warning: Resizing cell port module_1.modCall_1.id_5 from 49 bits to 1 bits.
Warning: Resizing cell port module_1.modCall_1.id_7 from 49 bits to 1 bits.
Warning: Resizing cell port module_1.modCall_1.id_10 from 49 bits to 1 bits.
Warning: Resizing cell port module_1.modCall_1.id_13 from 3 bits to 1 bits.
Warning: Resizing cell port module_1.modCall_1.id_16 from 3 bits to 1 bits.
Warning: Resizing cell port module_1.modCall_1.id_18 from 49 bits to 1 bits.
Warning: Resizing cell port module_1.modCall_1.id_20 from 3 bits to 1 bits.
Warning: Resizing cell port module_1.modCall_1.id_21 from 49 bits to 1 bits.

Warnings: 10 unique messages, 10 total
End of script. Logfile hash: 36a1502cda, CPU: user 0.01s system 0.02s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 53% 1x hierarchy (0 sec), 46% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1326.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1326.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1326.v
./5_gram_verilog_file_1326.v:18: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1327.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1327.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1327.v
./5_gram_verilog_file_1327.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1328.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1328.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1328.v
./5_gram_verilog_file_1328.v:18: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1329.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1329.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1329.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1329.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
./5_gram_verilog_file_1329.v:18: Warning: Identifier `\module_1.id_3' is implicitly declared.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: b20e42d127, CPU: user 0.01s system 0.01s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 52% 1x hierarchy (0 sec), 47% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1330.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1330.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1330.v
./5_gram_verilog_file_1330.v:8: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1331.v
../../../scripts/run_yosys.sh: line 3:  4928 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1332.v
../../../scripts/run_yosys.sh: line 3:  4929 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1333.v
../../../scripts/run_yosys.sh: line 3:  4930 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1334.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1334.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1334.v
./5_gram_verilog_file_1334.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1335.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1335.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1335.v
./5_gram_verilog_file_1335.v:19: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1336.v
../../../scripts/run_yosys.sh: line 3:  4933 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1337.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1337.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1337.v
./5_gram_verilog_file_1337.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1338.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1338.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1338.v
./5_gram_verilog_file_1338.v:5: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1339.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1339.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1339.v
./5_gram_verilog_file_1339.v:8: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1340.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1340.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1340.v
./5_gram_verilog_file_1340.v:18: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1341.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1341.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1341.v
./5_gram_verilog_file_1341.v:8: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1342.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1342.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1342.v
./5_gram_verilog_file_1342.v:19: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1343.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1343.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1343.v
./5_gram_verilog_file_1343.v:37: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1344.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1344.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1344.v
./5_gram_verilog_file_1344.v:14: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1345.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1345.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1345.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1345.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_1345.v:37: Warning: Range select out of bounds on signal `\id_9': Setting result bit to undef.
./5_gram_verilog_file_1345.v:37: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = 1'1
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 555b8d1537, CPU: user 0.02s system 0.01s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 52% 1x hierarchy (0 sec), 46% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1346.v
../../../scripts/run_yosys.sh: line 3:  4944 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1347.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1347.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1347.v
./5_gram_verilog_file_1347.v:25: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1348.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1348.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1348.v
./5_gram_verilog_file_1348.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1349.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1349.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1349.v
./5_gram_verilog_file_1349.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1350.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1350.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1350.v
./5_gram_verilog_file_1350.v:12: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1351.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1351.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1351.v
./5_gram_verilog_file_1351.v:22: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1352.v
../../../scripts/run_yosys.sh: line 3:  4950 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1353.v
../../../scripts/run_yosys.sh: line 3:  4951 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1354.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1354.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1354.v
./5_gram_verilog_file_1354.v:7: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1355.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1355.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1355.v
./5_gram_verilog_file_1355.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1356.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1356.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1356.v
./5_gram_verilog_file_1356.v:3: ERROR: syntax error, unexpected ';', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_1357.v
../../../scripts/run_yosys.sh: line 3:  4955 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1358.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1358.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1358.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1358.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_1358.v:30: Warning: Range [-1:-1] select out of bounds on signal `\id_5': Setting 1 LSB bits to undef.
./5_gram_verilog_file_1358.v:30: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = 1'1
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
./5_gram_verilog_file_1358.v:14: Warning: Range [-1:-1] select out of bounds on signal `\id_3': Setting 1 LSB bits to undef.
./5_gram_verilog_file_1358.v:14: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = \id_2
    new assignment: { } = { }.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

Warnings: 4 unique messages, 4 total
End of script. Logfile hash: 7fc548dc38, CPU: user 0.01s system 0.01s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 57% 1x hierarchy (0 sec), 42% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1359.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1359.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1359.v
./5_gram_verilog_file_1359.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1360.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1360.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1360.v
./5_gram_verilog_file_1360.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1361.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1361.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1361.v
./5_gram_verilog_file_1361.v:7: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1362.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1362.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1362.v
./5_gram_verilog_file_1362.v:37: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1363.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1363.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1363.v
./5_gram_verilog_file_1363.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1364.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1364.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1364.v
./5_gram_verilog_file_1364.v:28: ERROR: syntax error, unexpected TOK_TIME_SCALE, expecting TOK_ID or '#'
Analyzing file: ./5_gram_verilog_file_1365.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1365.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1365.v
./5_gram_verilog_file_1365.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1366.v
../../../scripts/run_yosys.sh: line 3:  4965 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1367.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1367.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1367.v
./5_gram_verilog_file_1367.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1368.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1368.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1368.v
./5_gram_verilog_file_1368.v:19: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1369.v
../../../scripts/run_yosys.sh: line 3:  4968 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1370.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1370.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1370.v
./5_gram_verilog_file_1370.v:6: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1371.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1371.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1371.v
./5_gram_verilog_file_1371.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1372.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1372.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1372.v
./5_gram_verilog_file_1372.v:22: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1373.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1373.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1373.v
./5_gram_verilog_file_1373.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1374.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1374.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1374.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1374.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: aca0d03e76, CPU: user 0.01s system 0.01s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 53% 1x hierarchy (0 sec), 46% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1375.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1375.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1375.v
./5_gram_verilog_file_1375.v:48: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1376.v
../../../scripts/run_yosys.sh: line 3:  4976 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1377.v
../../../scripts/run_yosys.sh: line 3:  4977 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1378.v
../../../scripts/run_yosys.sh: line 3:  4978 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1379.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1379.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1379.v
./5_gram_verilog_file_1379.v:11: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1380.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1380.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1380.v
./5_gram_verilog_file_1380.v:16: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1381.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1381.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1381.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1381.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
./5_gram_verilog_file_1381.v:0: ERROR: Defparam argument `id_6 . id_6` does not match a cell!
Analyzing file: ./5_gram_verilog_file_1382.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1382.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1382.v
./5_gram_verilog_file_1382.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1383.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1383.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1383.v
./5_gram_verilog_file_1383.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1384.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1384.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1384.v
./5_gram_verilog_file_1384.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1385.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1385.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1385.v
./5_gram_verilog_file_1385.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1386.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1386.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1386.v
./5_gram_verilog_file_1386.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1387.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1387.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1387.v
./5_gram_verilog_file_1387.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1388.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1388.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1388.v
./5_gram_verilog_file_1388.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1389.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1389.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1389.v
./5_gram_verilog_file_1389.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1390.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1390.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1390.v
./5_gram_verilog_file_1390.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1391.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1391.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1391.v
./5_gram_verilog_file_1391.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1392.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1392.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1392.v
./5_gram_verilog_file_1392.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1393.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1393.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1393.v
./5_gram_verilog_file_1393.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1394.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1394.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1394.v
./5_gram_verilog_file_1394.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1395.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1395.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1395.v
./5_gram_verilog_file_1395.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1396.v
../../../scripts/run_yosys.sh: line 3:  4996 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1397.v
../../../scripts/run_yosys.sh: line 3:  4997 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1398.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1398.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1398.v
./5_gram_verilog_file_1398.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1399.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1399.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1399.v
./5_gram_verilog_file_1399.v:11: ERROR: Module port `\id_1' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_1400.v
../../../scripts/run_yosys.sh: line 3:  5000 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1401.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1401.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1401.v
./5_gram_verilog_file_1401.v:7: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1402.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1402.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1402.v
./5_gram_verilog_file_1402.v:25: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1403.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1403.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1403.v
./5_gram_verilog_file_1403.v:17: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1404.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1404.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1404.v
./5_gram_verilog_file_1404.v:16: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1405.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1405.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1405.v
./5_gram_verilog_file_1405.v:6: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1406.v
../../../scripts/run_yosys.sh: line 3:  5006 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1407.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1407.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1407.v
./5_gram_verilog_file_1407.v:38: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1408.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1408.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1408.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1408.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Storing AST representation for module `$abstract\module_2'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_2'.
Generating RTLIL representation for module `\module_2'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).
Mapping positional arguments of cell module_2.modCall_1 (module_0).

End of script. Logfile hash: 0b083ed97f, CPU: user 0.01s system 0.01s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 59% 1x hierarchy (0 sec), 40% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1409.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1409.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1409.v
./5_gram_verilog_file_1409.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1410.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1410.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1410.v
./5_gram_verilog_file_1410.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1411.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1411.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1411.v
./5_gram_verilog_file_1411.v:15: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1412.v
../../../scripts/run_yosys.sh: line 3:  5013 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1413.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1413.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1413.v
./5_gram_verilog_file_1413.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1414.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1414.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1414.v
./5_gram_verilog_file_1414.v:12: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1415.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1415.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1415.v
./5_gram_verilog_file_1415.v:40: ERROR: syntax error, unexpected TOK_TIME_SCALE, expecting TOK_ID or '#'
Analyzing file: ./5_gram_verilog_file_1416.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1416.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1416.v
./5_gram_verilog_file_1416.v:58: ERROR: syntax error, unexpected ';', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_1417.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1417.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1417.v
./5_gram_verilog_file_1417.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1418.v
../../../scripts/run_yosys.sh: line 3:  5019 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1419.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1419.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1419.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1419.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 3c60581b49, CPU: user 0.00s system 0.02s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 51% 2x read_verilog (0 sec), 47% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1420.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1420.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1420.v
./5_gram_verilog_file_1420.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1421.v
../../../scripts/run_yosys.sh: line 3:  5023 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1422.v
../../../scripts/run_yosys.sh: line 3:  5024 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1423.v
../../../scripts/run_yosys.sh: line 3:  5025 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1424.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1424.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1424.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1424.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 106708cded, CPU: user 0.02s system 0.01s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 51% 1x hierarchy (0 sec), 48% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1425.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1425.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1425.v
./5_gram_verilog_file_1425.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1426.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1426.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1426.v
./5_gram_verilog_file_1426.v:14: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1427.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1427.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1427.v
./5_gram_verilog_file_1427.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1428.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1428.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1428.v
./5_gram_verilog_file_1428.v:17: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1429.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1429.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1429.v
./5_gram_verilog_file_1429.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1430.v
../../../scripts/run_yosys.sh: line 3:  5033 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1431.v
../../../scripts/run_yosys.sh: line 3:  5034 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1432.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1432.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1432.v
./5_gram_verilog_file_1432.v:26: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1433.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1433.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1433.v
./5_gram_verilog_file_1433.v:23: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1434.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1434.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1434.v
./5_gram_verilog_file_1434.v:10: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_1435.v
../../../scripts/run_yosys.sh: line 3:  5038 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1436.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1436.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1436.v
./5_gram_verilog_file_1436.v:38: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1437.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1437.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1437.v
./5_gram_verilog_file_1437.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1438.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1438.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1438.v
./5_gram_verilog_file_1438.v:5: ERROR: syntax error, unexpected ';', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_1439.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1439.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1439.v
./5_gram_verilog_file_1439.v:7: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1440.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1440.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1440.v
./5_gram_verilog_file_1440.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1441.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1441.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1441.v
./5_gram_verilog_file_1441.v:27: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_1442.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1442.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1442.v
./5_gram_verilog_file_1442.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1443.v
../../../scripts/run_yosys.sh: line 3:  5046 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1444.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1444.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1444.v
./5_gram_verilog_file_1444.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1445.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1445.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1445.v
./5_gram_verilog_file_1445.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1446.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1446.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1446.v
./5_gram_verilog_file_1446.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1447.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1447.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1447.v
./5_gram_verilog_file_1447.v:21: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1448.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1448.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1448.v
./5_gram_verilog_file_1448.v:38: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_1449.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1449.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1449.v
./5_gram_verilog_file_1449.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1450.v
../../../scripts/run_yosys.sh: line 3:  5053 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1451.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1451.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1451.v
./5_gram_verilog_file_1451.v:16: ERROR: syntax error, unexpected '[', expecting TOK_ID
Analyzing file: ./5_gram_verilog_file_1452.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1452.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1452.v
./5_gram_verilog_file_1452.v:25: ERROR: Module port `\id_9' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_1453.v
../../../scripts/run_yosys.sh: line 3:  5056 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1454.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1454.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1454.v
./5_gram_verilog_file_1454.v:15: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_1455.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1455.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1455.v
./5_gram_verilog_file_1455.v:31: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1456.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1456.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1456.v
./5_gram_verilog_file_1456.v:18: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1457.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1457.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1457.v
./5_gram_verilog_file_1457.v:26: ERROR: Re-definition of module `$abstract\module_0'!
Analyzing file: ./5_gram_verilog_file_1458.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1458.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1458.v
./5_gram_verilog_file_1458.v:49: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1459.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1459.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1459.v
./5_gram_verilog_file_1459.v:22: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1460.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1460.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1460.v
./5_gram_verilog_file_1460.v:31: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1461.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1461.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1461.v
./5_gram_verilog_file_1461.v:22: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1462.v
../../../scripts/run_yosys.sh: line 3:  5065 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1463.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1463.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1463.v
./5_gram_verilog_file_1463.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1464.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1464.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1464.v
./5_gram_verilog_file_1464.v:5: ERROR: syntax error, unexpected '=', expecting ',' or ';'
Analyzing file: ./5_gram_verilog_file_1465.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1465.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1465.v
./5_gram_verilog_file_1465.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1466.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1466.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1466.v
./5_gram_verilog_file_1466.v:19: ERROR: Module port `\id_11' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_1467.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1467.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1467.v
./5_gram_verilog_file_1467.v:44: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1468.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1468.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1468.v
./5_gram_verilog_file_1468.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1469.v
../../../scripts/run_yosys.sh: line 3:  5072 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1470.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1470.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1470.v
./5_gram_verilog_file_1470.v:17: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1471.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1471.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1471.v
./5_gram_verilog_file_1471.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1472.v
../../../scripts/run_yosys.sh: line 3:  5075 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1473.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1473.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1473.v
./5_gram_verilog_file_1473.v:16: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1474.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1474.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1474.v
./5_gram_verilog_file_1474.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1475.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1475.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1475.v
./5_gram_verilog_file_1475.v:27: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1476.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1476.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1476.v
./5_gram_verilog_file_1476.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1477.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1477.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1477.v
./5_gram_verilog_file_1477.v:9: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1478.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1478.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1478.v
./5_gram_verilog_file_1478.v:5: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1479.v
../../../scripts/run_yosys.sh: line 3:  5082 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1480.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1480.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1480.v
./5_gram_verilog_file_1480.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1481.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1481.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1481.v
./5_gram_verilog_file_1481.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1482.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1482.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1482.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1482.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 40cd00dbd3, CPU: user 0.01s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 53% 1x hierarchy (0 sec), 46% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1483.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1483.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1483.v
./5_gram_verilog_file_1483.v:21: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1484.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1484.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1484.v
./5_gram_verilog_file_1484.v:37: ERROR: syntax error, unexpected ',', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_1485.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1485.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1485.v
./5_gram_verilog_file_1485.v:17: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1488.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1488.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1488.v
./5_gram_verilog_file_1488.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1486.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1486.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1486.v
./5_gram_verilog_file_1486.v:4: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_1487.v
../../../scripts/run_yosys.sh: line 3:  5092 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1489.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1489.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1489.v
./5_gram_verilog_file_1489.v:10: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1490.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1490.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1490.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1490.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_1490.v:41: Warning: Range select out of bounds on signal `\id_2': Setting result bit to undef.
./5_gram_verilog_file_1490.v:41: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = 1'0
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 2f36e78beb, CPU: user 0.00s system 0.02s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 49% 1x hierarchy (0 sec), 49% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1491.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1491.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1491.v
./5_gram_verilog_file_1491.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1492.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1492.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1492.v
./5_gram_verilog_file_1492.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1493.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1493.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1493.v
./5_gram_verilog_file_1493.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1494.v
../../../scripts/run_yosys.sh: line 3:  5099 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1495.v
../../../scripts/run_yosys.sh: line 3:  5100 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1496.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1496.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1496.v
./5_gram_verilog_file_1496.v:15: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1497.v
../../../scripts/run_yosys.sh: line 3:  5102 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1498.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1498.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1498.v
./5_gram_verilog_file_1498.v:30: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1499.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1499.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1499.v
./5_gram_verilog_file_1499.v:43: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1500.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1500.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1500.v
./5_gram_verilog_file_1500.v:4: ERROR: syntax error, unexpected '[', expecting TOK_ID or '#'
Analyzing file: ./5_gram_verilog_file_1501.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1501.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1501.v
./5_gram_verilog_file_1501.v:42: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1502.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1502.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1502.v
./5_gram_verilog_file_1502.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1503.v
../../../scripts/run_yosys.sh: line 3:  5108 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1504.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1504.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1504.v
./5_gram_verilog_file_1504.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1505.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1505.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1505.v
./5_gram_verilog_file_1505.v:39: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1506.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1506.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1506.v
./5_gram_verilog_file_1506.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1507.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1507.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1507.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1507.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

End of script. Logfile hash: 82ec9a0f44, CPU: user 0.01s system 0.02s, MEM: 81.38 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 53% 2x read_verilog (0 sec), 45% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1508.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1508.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1508.v
./5_gram_verilog_file_1508.v:32: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1509.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1509.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1509.v
./5_gram_verilog_file_1509.v:16: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1510.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1510.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1510.v
./5_gram_verilog_file_1510.v:11: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_1511.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1511.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1511.v
./5_gram_verilog_file_1511.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1512.v
../../../scripts/run_yosys.sh: line 3:  5118 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1513.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1513.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1513.v
./5_gram_verilog_file_1513.v:31: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1514.v
../../../scripts/run_yosys.sh: line 3:  5120 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1515.v
../../../scripts/run_yosys.sh: line 3:  5121 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1516.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1516.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1516.v
./5_gram_verilog_file_1516.v:17: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_1517.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1517.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1517.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1517.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_1517.v:30: Warning: Range select [1448:1426] out of bounds on signal `\id_6': Setting all 23 result bits to undef.
./5_gram_verilog_file_1517.v:33: Warning: Range [23:0] select out of bounds on signal `\id_8': Setting 16 MSB bits to undef.
./5_gram_verilog_file_1517.v:33: Warning: Ignoring assignment to constant bits:
    old assignment: { 16'x \id_8 } = 24'000000000000000000000000
    new assignment: \id_8 = 8'00000000.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).
Warning: Resizing cell port module_1.modCall_1.id_4 from 184 bits to 8 bits.

Warnings: 4 unique messages, 4 total
End of script. Logfile hash: a4882c07f0, CPU: user 0.01s system 0.01s, MEM: 82.50 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 57% 1x hierarchy (0 sec), 41% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1518.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1518.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1518.v
./5_gram_verilog_file_1518.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1519.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1519.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1519.v
./5_gram_verilog_file_1519.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1520.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1520.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1520.v
./5_gram_verilog_file_1520.v:33: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1521.v
../../../scripts/run_yosys.sh: line 3:  5128 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1522.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1522.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1522.v
./5_gram_verilog_file_1522.v:12: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1523.v
../../../scripts/run_yosys.sh: line 3:  5130 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1524.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1524.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1524.v
./5_gram_verilog_file_1524.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1525.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1525.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1525.v
./5_gram_verilog_file_1525.v:29: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1526.v
../../../scripts/run_yosys.sh: line 3:  5133 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1527.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1527.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1527.v
./5_gram_verilog_file_1527.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1528.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1528.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1528.v
./5_gram_verilog_file_1528.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1529.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1529.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1529.v
./5_gram_verilog_file_1529.v:30: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_1530.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1530.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1530.v
./5_gram_verilog_file_1530.v:73: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1531.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1531.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1531.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1531.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

End of script. Logfile hash: 2a59dde143, CPU: user 0.01s system 0.02s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 53% 1x hierarchy (0 sec), 46% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1532.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1532.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1532.v
./5_gram_verilog_file_1532.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1533.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1533.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1533.v
./5_gram_verilog_file_1533.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1534.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1534.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1534.v
./5_gram_verilog_file_1534.v:45: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_1535.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1535.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1535.v
./5_gram_verilog_file_1535.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1536.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1536.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1536.v
./5_gram_verilog_file_1536.v:20: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1537.v
../../../scripts/run_yosys.sh: line 3:  5145 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1538.v
../../../scripts/run_yosys.sh: line 3:  5146 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1539.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1539.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1539.v
./5_gram_verilog_file_1539.v:22: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1540.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1540.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1540.v
./5_gram_verilog_file_1540.v:7: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1541.v
../../../scripts/run_yosys.sh: line 3:  5149 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1542.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1542.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1542.v
./5_gram_verilog_file_1542.v:11: ERROR: syntax error, unexpected TOK_TO_UNSIGNED
Analyzing file: ./5_gram_verilog_file_1543.v
../../../scripts/run_yosys.sh: line 3:  5151 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1544.v
../../../scripts/run_yosys.sh: line 3:  5152 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1545.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1545.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1545.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1545.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_1545.v:84: Warning: Range [55:-1] select out of bounds on signal `\id_4': Setting 1 LSB bits to undef.
./5_gram_verilog_file_1545.v:84: Warning: Range [55:-1] select out of bounds on signal `\id_4': Setting 48 MSB bits to undef.
./5_gram_verilog_file_1545.v:84: Warning: Ignoring assignment to constant bits:
    old assignment: { 48'x \id_4 1'x } = 57'000000000000000000000000000000000000000000000000000000000
    new assignment: \id_4 = 8'00000000.
./5_gram_verilog_file_1545.v:89: Warning: Range select [74:41] out of bounds on signal `\id_3': Setting all 34 result bits to undef.
./5_gram_verilog_file_1545.v:91: Warning: Range [-1:-1] select out of bounds on signal `\id_7': Setting 1 LSB bits to undef.
./5_gram_verilog_file_1545.v:91: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = 1'1
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

Warnings: 6 unique messages, 6 total
End of script. Logfile hash: ce2e08d39d, CPU: user 0.01s system 0.02s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 52% 1x hierarchy (0 sec), 46% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1546.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1546.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1546.v
./5_gram_verilog_file_1546.v:8: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1547.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1547.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1547.v
./5_gram_verilog_file_1547.v:22: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1548.v
../../../scripts/run_yosys.sh: line 3:  5157 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1549.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1549.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1549.v
./5_gram_verilog_file_1549.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1550.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1550.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1550.v
./5_gram_verilog_file_1550.v:8: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1551.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1551.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1551.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1551.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
./5_gram_verilog_file_1551.v:43: Warning: Identifier `\module_1.id_1' is implicitly declared.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: a98a286b7a, CPU: user 0.01s system 0.02s, MEM: 82.50 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 59% 1x hierarchy (0 sec), 39% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1552.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1552.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1552.v
./5_gram_verilog_file_1552.v:12: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1553.v
../../../scripts/run_yosys.sh: line 3:  5163 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1554.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1554.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1554.v
./5_gram_verilog_file_1554.v:8: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_1555.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1555.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1555.v
./5_gram_verilog_file_1555.v:29: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1556.v
../../../scripts/run_yosys.sh: line 3:  5166 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1557.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1557.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1557.v
./5_gram_verilog_file_1557.v:11: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_1558.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1558.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1558.v
./5_gram_verilog_file_1558.v:12: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1559.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1559.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1559.v
./5_gram_verilog_file_1559.v:5: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1560.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1560.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1560.v
./5_gram_verilog_file_1560.v:35: ERROR: Module port `\id_2' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_1561.v
../../../scripts/run_yosys.sh: line 3:  5171 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1562.v
../../../scripts/run_yosys.sh: line 3:  5172 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1563.v
../../../scripts/run_yosys.sh: line 3:  5173 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1564.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1564.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1564.v
./5_gram_verilog_file_1564.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1565.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1565.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1565.v
./5_gram_verilog_file_1565.v:34: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1566.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1566.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1566.v
./5_gram_verilog_file_1566.v:10: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1567.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1567.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1567.v
./5_gram_verilog_file_1567.v:7: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1568.v
../../../scripts/run_yosys.sh: line 3:  5178 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1569.v
../../../scripts/run_yosys.sh: line 3:  5179 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1570.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1570.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1570.v
./5_gram_verilog_file_1570.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1571.v
../../../scripts/run_yosys.sh: line 3:  5181 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1572.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1572.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1572.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1572.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 26bdc83a81, CPU: user 0.00s system 0.02s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 51% 1x hierarchy (0 sec), 48% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1573.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1573.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1573.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1573.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: dc363adf51, CPU: user 0.01s system 0.02s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 54% 1x hierarchy (0 sec), 45% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1574.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1574.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1574.v
./5_gram_verilog_file_1574.v:18: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1575.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1575.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1575.v
./5_gram_verilog_file_1575.v:6: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1576.v
../../../scripts/run_yosys.sh: line 3:  5188 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1577.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1577.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1577.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1577.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: d6a7ad0ff6, CPU: user 0.01s system 0.01s, MEM: 81.38 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 51% 2x read_verilog (0 sec), 48% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1578.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1578.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1578.v
./5_gram_verilog_file_1578.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1579.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1579.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1579.v
./5_gram_verilog_file_1579.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1580.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1580.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1580.v
./5_gram_verilog_file_1580.v:41: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1581.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1581.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1581.v
./5_gram_verilog_file_1581.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1582.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1582.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1582.v
./5_gram_verilog_file_1582.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1583.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1583.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1583.v
./5_gram_verilog_file_1583.v:17: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_1584.v
../../../scripts/run_yosys.sh: line 3:  5197 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1585.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1585.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1585.v
./5_gram_verilog_file_1585.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1586.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1586.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1586.v
./5_gram_verilog_file_1586.v:12: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1587.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1587.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1587.v
./5_gram_verilog_file_1587.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1588.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1588.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1588.v
./5_gram_verilog_file_1588.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1589.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1589.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1589.v
./5_gram_verilog_file_1589.v:12: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1590.v
../../../scripts/run_yosys.sh: line 3:  5203 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1591.v
../../../scripts/run_yosys.sh: line 3:  5204 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1592.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1592.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1592.v
./5_gram_verilog_file_1592.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1593.v
../../../scripts/run_yosys.sh: line 3:  5206 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1594.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1594.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1594.v
./5_gram_verilog_file_1594.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1595.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1595.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1595.v
./5_gram_verilog_file_1595.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1596.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1596.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1596.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1596.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
Note: Assuming pure combinatorial block at ./5_gram_verilog_file_1596.v:32.3-32.26 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Warning: reg '\id_1' is assigned in a continuous assignment at ./5_gram_verilog_file_1596.v:8.10-8.21.
./5_gram_verilog_file_1596.v:5: ERROR: Found posedge/negedge event on a signal that is not 1 bit wide!
Analyzing file: ./5_gram_verilog_file_1597.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1597.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1597.v
./5_gram_verilog_file_1597.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1598.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1598.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1598.v
./5_gram_verilog_file_1598.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1599.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1599.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1599.v
./5_gram_verilog_file_1599.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1600.v
../../../scripts/run_yosys.sh: line 3:  5213 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1601.v
../../../scripts/run_yosys.sh: line 3:  5214 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1602.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1602.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1602.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1602.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 47add3571f, CPU: user 0.01s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 51% 1x hierarchy (0 sec), 47% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1603.v
../../../scripts/run_yosys.sh: line 3:  5217 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1604.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1604.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1604.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1604.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
Warning: reg '\id_8' is assigned in a continuous assignment at ./5_gram_verilog_file_1604.v:53.10-53.19.
./5_gram_verilog_file_1604.v:57: ERROR: Failed to resolve identifier \id_9 for width detection!
Analyzing file: ./5_gram_verilog_file_1605.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1605.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1605.v
./5_gram_verilog_file_1605.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1606.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1606.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1606.v
./5_gram_verilog_file_1606.v:8: ERROR: syntax error, unexpected TOK_TO_UNSIGNED
Analyzing file: ./5_gram_verilog_file_1607.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1607.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1607.v
./5_gram_verilog_file_1607.v:29: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_1608.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1608.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1608.v
./5_gram_verilog_file_1608.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1609.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1609.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1609.v
./5_gram_verilog_file_1609.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1610.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1610.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1610.v
./5_gram_verilog_file_1610.v:11: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1611.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1611.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1611.v
./5_gram_verilog_file_1611.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1612.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1612.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1612.v
./5_gram_verilog_file_1612.v:17: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1613.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1613.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1613.v
./5_gram_verilog_file_1613.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1614.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1614.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1614.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1614.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_1614.v:67: Warning: Range select out of bounds on signal `\id_4': Setting result bit to undef.
./5_gram_verilog_file_1614.v:67: Warning: Range [-1:-1] select out of bounds on signal `\id_8': Setting 1 LSB bits to undef.
./5_gram_verilog_file_1614.v:67: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = 1'x
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
./5_gram_verilog_file_1614.v:28: Warning: Identifier `\module_1.id_7' is implicitly declared.
Mapping positional arguments of cell module_1.modCall_1 (module_0).
Warning: Resizing cell port module_1.modCall_1.id_1 from 2 bits to 1 bits.
Warning: Resizing cell port module_1.modCall_1.id_4 from 2 bits to 1 bits.

Warnings: 6 unique messages, 6 total
End of script. Logfile hash: 5a0afd10af, CPU: user 0.01s system 0.02s, MEM: 82.69 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 57% 1x hierarchy (0 sec), 42% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1615.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1615.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1615.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1615.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Storing AST representation for module `$abstract\module_2'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_2'.
Generating RTLIL representation for module `\module_2'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
Warning: wire '\id_2' is assigned in a block at ./5_gram_verilog_file_1615.v:9.8-9.23.
Warning: wire '\id_2' is assigned in a block at ./5_gram_verilog_file_1615.v:9.28-9.39.
./5_gram_verilog_file_1615.v:9: ERROR: Left hand side of 1st expression of generate for-loop is not a genvar!
Analyzing file: ./5_gram_verilog_file_1616.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1616.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1616.v
./5_gram_verilog_file_1616.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1617.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1617.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1617.v
./5_gram_verilog_file_1617.v:10: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1618.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1618.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1618.v
./5_gram_verilog_file_1618.v:16: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1619.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1619.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1619.v
./5_gram_verilog_file_1619.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1620.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1620.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1620.v
./5_gram_verilog_file_1620.v:55: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1621.v
../../../scripts/run_yosys.sh: line 3:  5236 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1622.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1622.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1622.v
./5_gram_verilog_file_1622.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1623.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1623.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1623.v
./5_gram_verilog_file_1623.v:16: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1624.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1624.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1624.v
./5_gram_verilog_file_1624.v:49: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_1625.v
../../../scripts/run_yosys.sh: line 3:  5240 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1626.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1626.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1626.v
./5_gram_verilog_file_1626.v:14: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1627.v
../../../scripts/run_yosys.sh: line 3:  5242 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1628.v
../../../scripts/run_yosys.sh: line 3:  5243 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1629.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1629.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1629.v
./5_gram_verilog_file_1629.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1630.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1630.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1630.v
./5_gram_verilog_file_1630.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1631.v
../../../scripts/run_yosys.sh: line 3:  5246 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1632.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1632.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1632.v
./5_gram_verilog_file_1632.v:15: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1633.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1633.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1633.v
./5_gram_verilog_file_1633.v:6: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1634.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1634.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1634.v
./5_gram_verilog_file_1634.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1635.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1635.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1635.v
./5_gram_verilog_file_1635.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1636.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1636.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1636.v
./5_gram_verilog_file_1636.v:72: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1637.v
../../../scripts/run_yosys.sh: line 3:  5252 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1638.v
../../../scripts/run_yosys.sh: line 3:  5253 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1639.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1639.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1639.v
./5_gram_verilog_file_1639.v:7: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1640.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1640.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1640.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1640.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
Warning: reg '\id_6' is assigned in a continuous assignment at ./5_gram_verilog_file_1640.v:49.10-49.28.
./5_gram_verilog_file_1640.v:44: ERROR: Found posedge/negedge event on a signal that is not 1 bit wide!
Analyzing file: ./5_gram_verilog_file_1641.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1641.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1641.v
./5_gram_verilog_file_1641.v:12: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1642.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1642.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1642.v
./5_gram_verilog_file_1642.v:6: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1643.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1643.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1643.v
./5_gram_verilog_file_1643.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1644.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1644.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1644.v
./5_gram_verilog_file_1644.v:15: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1645.v
../../../scripts/run_yosys.sh: line 3:  5260 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1646.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1646.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1646.v
./5_gram_verilog_file_1646.v:2: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_1647.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1647.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1647.v
./5_gram_verilog_file_1647.v:17: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1648.v
../../../scripts/run_yosys.sh: line 3:  5263 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1649.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1649.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1649.v
./5_gram_verilog_file_1649.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1650.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1650.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1650.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1650.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 07a164ac4f, CPU: user 0.01s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 1x hierarchy (0 sec), 48% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1651.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1651.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1651.v
./5_gram_verilog_file_1651.v:7: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1652.v
../../../scripts/run_yosys.sh: line 3:  5268 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1653.v
../../../scripts/run_yosys.sh: line 3:  5269 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1654.v
../../../scripts/run_yosys.sh: line 3:  5270 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1655.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1655.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1655.v
./5_gram_verilog_file_1655.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1656.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1656.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1656.v
./5_gram_verilog_file_1656.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1657.v
../../../scripts/run_yosys.sh: line 3:  5273 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1658.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1658.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1658.v
./5_gram_verilog_file_1658.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1659.v
../../../scripts/run_yosys.sh: line 3:  5275 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1660.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1660.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1660.v
./5_gram_verilog_file_1660.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1661.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1661.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1661.v
./5_gram_verilog_file_1661.v:5: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1662.v
../../../scripts/run_yosys.sh: line 3:  5278 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1663.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1663.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1663.v
./5_gram_verilog_file_1663.v:15: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1664.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1664.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1664.v
./5_gram_verilog_file_1664.v:34: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1665.v
../../../scripts/run_yosys.sh: line 3:  5281 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1666.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1666.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1666.v
./5_gram_verilog_file_1666.v:10: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1667.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1667.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1667.v
./5_gram_verilog_file_1667.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1668.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1668.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1668.v
./5_gram_verilog_file_1668.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1669.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1669.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1669.v
./5_gram_verilog_file_1669.v:14: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1670.v
../../../scripts/run_yosys.sh: line 3:  5286 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1671.v
../../../scripts/run_yosys.sh: line 3:  5287 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1672.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1672.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1672.v
./5_gram_verilog_file_1672.v:62: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1673.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1673.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1673.v
./5_gram_verilog_file_1673.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1674.v
../../../scripts/run_yosys.sh: line 3:  5290 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1675.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1675.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1675.v
./5_gram_verilog_file_1675.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1676.v
../../../scripts/run_yosys.sh: line 3:  5292 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1677.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1677.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1677.v
./5_gram_verilog_file_1677.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1678.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1678.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1678.v
./5_gram_verilog_file_1678.v:23: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1679.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1679.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1679.v
./5_gram_verilog_file_1679.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1680.v
../../../scripts/run_yosys.sh: line 3:  5296 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1681.v
../../../scripts/run_yosys.sh: line 3:  5297 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1682.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1682.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1682.v
./5_gram_verilog_file_1682.v:40: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1683.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1683.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1683.v
./5_gram_verilog_file_1683.v:10: ERROR: Module port `\id_4' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_1684.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1684.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1684.v
./5_gram_verilog_file_1684.v:14: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1685.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1685.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1685.v
./5_gram_verilog_file_1685.v:13: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1686.v
../../../scripts/run_yosys.sh: line 3:  5302 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1687.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1687.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1687.v
./5_gram_verilog_file_1687.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1688.v
../../../scripts/run_yosys.sh: line 3:  5304 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1689.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1689.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1689.v
./5_gram_verilog_file_1689.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1690.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1690.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1690.v
./5_gram_verilog_file_1690.v:21: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1691.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1691.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1691.v
./5_gram_verilog_file_1691.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1692.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1692.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1692.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1692.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 3744fa92d0, CPU: user 0.01s system 0.02s, MEM: 82.69 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 56% 1x hierarchy (0 sec), 43% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1693.v
../../../scripts/run_yosys.sh: line 3:  5310 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1694.v
../../../scripts/run_yosys.sh: line 3:  5311 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1695.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1695.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1695.v
./5_gram_verilog_file_1695.v:16: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1696.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1696.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1696.v
./5_gram_verilog_file_1696.v:21: ERROR: Module port `\id_3' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_1697.v
../../../scripts/run_yosys.sh: line 3:  5314 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1698.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1698.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1698.v
./5_gram_verilog_file_1698.v:43: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1699.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1699.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1699.v
./5_gram_verilog_file_1699.v:14: ERROR: syntax error, unexpected ',', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_1700.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1700.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1700.v
./5_gram_verilog_file_1700.v:9: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1701.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1701.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1701.v
./5_gram_verilog_file_1701.v:29: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1702.v
../../../scripts/run_yosys.sh: line 3:  5319 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1703.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1703.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1703.v
./5_gram_verilog_file_1703.v:33: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1704.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1704.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1704.v
./5_gram_verilog_file_1704.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1705.v
../../../scripts/run_yosys.sh: line 3:  5322 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1706.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1706.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1706.v
./5_gram_verilog_file_1706.v:22: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1707.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1707.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1707.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1707.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_1707.v:33: Warning: Identifier `\modCall_1.id_1' is implicitly declared.
./5_gram_verilog_file_1707.v:55: Warning: Range select out of bounds on signal `\id_16': Setting result bit to undef.
./5_gram_verilog_file_1707.v:55: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = 1'1
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: ab417c0345, CPU: user 0.01s system 0.01s, MEM: 82.31 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 53% 1x hierarchy (0 sec), 46% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1708.v
../../../scripts/run_yosys.sh: line 3:  5326 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1709.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1709.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1709.v
./5_gram_verilog_file_1709.v:19: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1710.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1710.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1710.v
./5_gram_verilog_file_1710.v:18: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1711.v
../../../scripts/run_yosys.sh: line 3:  5329 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1712.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1712.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1712.v
./5_gram_verilog_file_1712.v:10: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_1713.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1713.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1713.v
./5_gram_verilog_file_1713.v:50: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1714.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1714.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1714.v
./5_gram_verilog_file_1714.v:13: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1715.v
../../../scripts/run_yosys.sh: line 3:  5333 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1716.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1716.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1716.v
./5_gram_verilog_file_1716.v:13: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1717.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1717.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1717.v
./5_gram_verilog_file_1717.v:15: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1718.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1718.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1718.v
./5_gram_verilog_file_1718.v:41: ERROR: syntax error, unexpected TOK_TO_SIGNED
Analyzing file: ./5_gram_verilog_file_1719.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1719.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1719.v
./5_gram_verilog_file_1719.v:11: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1720.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1720.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1720.v
./5_gram_verilog_file_1720.v:24: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1721.v
../../../scripts/run_yosys.sh: line 3:  5339 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1722.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1722.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1722.v
./5_gram_verilog_file_1722.v:10: ERROR: syntax error, unexpected TOK_TIME_SCALE, expecting TOK_ID or '#'
Analyzing file: ./5_gram_verilog_file_1723.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1723.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1723.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1723.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_1723.v:71: Warning: Range [-1:-1] select out of bounds on signal `\id_10': Setting 1 LSB bits to undef.
./5_gram_verilog_file_1723.v:71: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = 1'1
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 07811145b8, CPU: user 0.01s system 0.01s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 51% 2x read_verilog (0 sec), 48% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1724.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1724.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1724.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1724.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: cd186b2f24, CPU: user 0.01s system 0.01s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 52% 1x hierarchy (0 sec), 46% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1725.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1725.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1725.v
./5_gram_verilog_file_1725.v:33: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1726.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1726.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1726.v
./5_gram_verilog_file_1726.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1727.v
../../../scripts/run_yosys.sh: line 3:  5347 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1728.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1728.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1728.v
./5_gram_verilog_file_1728.v:21: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1729.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1729.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1729.v
./5_gram_verilog_file_1729.v:41: ERROR: Module port `\id_10' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_1730.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1730.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1730.v
./5_gram_verilog_file_1730.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1731.v
../../../scripts/run_yosys.sh: line 3:  5351 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1732.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1732.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1732.v
./5_gram_verilog_file_1732.v:8: ERROR: syntax error, unexpected ';', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_1733.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1733.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1733.v
./5_gram_verilog_file_1733.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1734.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1734.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1734.v
./5_gram_verilog_file_1734.v:41: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1735.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1735.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1735.v
./5_gram_verilog_file_1735.v:22: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1736.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1736.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1736.v
./5_gram_verilog_file_1736.v:7: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1737.v
../../../scripts/run_yosys.sh: line 3:  5357 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1738.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1738.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1738.v
./5_gram_verilog_file_1738.v:13: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1739.v
../../../scripts/run_yosys.sh: line 3:  5359 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1740.v
../../../scripts/run_yosys.sh: line 3:  5360 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1741.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1741.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1741.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1741.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: db838264d8, CPU: user 0.01s system 0.02s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 54% 1x hierarchy (0 sec), 45% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1742.v
../../../scripts/run_yosys.sh: line 3:  5363 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1743.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1743.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1743.v
./5_gram_verilog_file_1743.v:21: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1744.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1744.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1744.v
./5_gram_verilog_file_1744.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1745.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1745.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1745.v
./5_gram_verilog_file_1745.v:32: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1746.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1746.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1746.v
./5_gram_verilog_file_1746.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1747.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1747.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1747.v
./5_gram_verilog_file_1747.v:6: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1748.v
../../../scripts/run_yosys.sh: line 3:  5369 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1749.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1749.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1749.v
./5_gram_verilog_file_1749.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1750.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1750.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1750.v
./5_gram_verilog_file_1750.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1751.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1751.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1751.v
./5_gram_verilog_file_1751.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1752.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1752.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1752.v
./5_gram_verilog_file_1752.v:5: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_1753.v
../../../scripts/run_yosys.sh: line 3:  5374 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1754.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1754.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1754.v
./5_gram_verilog_file_1754.v:17: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1755.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1755.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1755.v
./5_gram_verilog_file_1755.v:12: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1756.v
../../../scripts/run_yosys.sh: line 3:  5377 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1757.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1757.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1757.v
./5_gram_verilog_file_1757.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1758.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1758.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1758.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1758.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Warning: reg '\id_1' is assigned in a continuous assignment at ./5_gram_verilog_file_1758.v:4.10-4.25.
Warning: reg '\id_1' is assigned in a continuous assignment at ./5_gram_verilog_file_1758.v:8.10-8.21.
./5_gram_verilog_file_1758.v:11: ERROR: Can't resolve task name `\$clog2'.
Analyzing file: ./5_gram_verilog_file_1759.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1759.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1759.v
./5_gram_verilog_file_1759.v:48: ERROR: syntax error, unexpected '#', expecting TOK_PACKAGESEP or '=' or '.' or '['
Analyzing file: ./5_gram_verilog_file_1760.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1760.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1760.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1760.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 883bd241a9, CPU: user 0.00s system 0.02s, MEM: 82.50 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 56% 1x hierarchy (0 sec), 43% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1761.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1761.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1761.v
./5_gram_verilog_file_1761.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1762.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1762.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1762.v
./5_gram_verilog_file_1762.v:14: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1763.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1763.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1763.v
./5_gram_verilog_file_1763.v:3: ERROR: syntax error, unexpected ';', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_1764.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1764.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1764.v
./5_gram_verilog_file_1764.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1765.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1765.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1765.v
./5_gram_verilog_file_1765.v:15: ERROR: Module port `\id_7' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_1766.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1766.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1766.v
./5_gram_verilog_file_1766.v:34: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1767.v
../../../scripts/run_yosys.sh: line 3:  5389 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1768.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1768.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1768.v
./5_gram_verilog_file_1768.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1769.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1769.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1769.v
./5_gram_verilog_file_1769.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1770.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1770.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1770.v
./5_gram_verilog_file_1770.v:42: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1771.v
../../../scripts/run_yosys.sh: line 3:  5393 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1772.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1772.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1772.v
./5_gram_verilog_file_1772.v:89: ERROR: Module port `\id_4' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_1773.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1773.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1773.v
./5_gram_verilog_file_1773.v:25: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1774.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1774.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1774.v
./5_gram_verilog_file_1774.v:14: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1775.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1775.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1775.v
./5_gram_verilog_file_1775.v:11: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1776.v
../../../scripts/run_yosys.sh: line 3:  5398 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1777.v
../../../scripts/run_yosys.sh: line 3:  5399 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1778.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1778.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1778.v
./5_gram_verilog_file_1778.v:9: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1779.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1779.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1779.v
./5_gram_verilog_file_1779.v:14: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1780.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1780.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1780.v
./5_gram_verilog_file_1780.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1781.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1781.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1781.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1781.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
Note: Assuming pure combinatorial block at ./5_gram_verilog_file_1781.v:64.3-66.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

End of script. Logfile hash: 864b9ddabe, CPU: user 0.01s system 0.02s, MEM: 82.69 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1782.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1782.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1782.v
./5_gram_verilog_file_1782.v:45: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1783.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1783.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1783.v
./5_gram_verilog_file_1783.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1784.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1784.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1784.v
./5_gram_verilog_file_1784.v:84: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1785.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1785.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1785.v
./5_gram_verilog_file_1785.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1786.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1786.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1786.v
./5_gram_verilog_file_1786.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1787.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1787.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1787.v
./5_gram_verilog_file_1787.v:14: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1788.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1788.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1788.v
./5_gram_verilog_file_1788.v:22: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1789.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1789.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1789.v
./5_gram_verilog_file_1789.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1790.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1790.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1790.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1790.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_1790.v:167: Warning: Range select out of bounds on signal `\id_5': Setting result bit to undef.
./5_gram_verilog_file_1790.v:167: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = \id_1
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 1da525a4b0, CPU: user 0.01s system 0.02s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 55% 1x hierarchy (0 sec), 44% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1791.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1791.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1791.v
./5_gram_verilog_file_1791.v:26: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1792.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1792.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1792.v
./5_gram_verilog_file_1792.v:16: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1793.v
../../../scripts/run_yosys.sh: line 3:  5417 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1794.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1794.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1794.v
./5_gram_verilog_file_1794.v:40: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1795.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1795.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1795.v
./5_gram_verilog_file_1795.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1796.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1796.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1796.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1796.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
./5_gram_verilog_file_1796.v:31: ERROR: Can't resolve task name `\$clog2'.
Analyzing file: ./5_gram_verilog_file_1797.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1797.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1797.v
./5_gram_verilog_file_1797.v:15: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1798.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1798.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1798.v
./5_gram_verilog_file_1798.v:11: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1799.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1799.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1799.v
./5_gram_verilog_file_1799.v:52: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1800.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1800.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1800.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1800.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
./5_gram_verilog_file_1800.v:22: Warning: Ignoring assignment to constant bits:
    old assignment: { \id_3 64'1111111111111111111111111111111111111111111111111111111111111111 } = 65'11111111111111111111111111111111111111111111111111111111111111111
    new assignment: \id_3 = 1'1.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: caf8bfa118, CPU: user 0.00s system 0.02s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 54% 1x hierarchy (0 sec), 44% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1801.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1801.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1801.v
./5_gram_verilog_file_1801.v:12: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1802.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1802.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1802.v
./5_gram_verilog_file_1802.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1803.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1803.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1803.v
./5_gram_verilog_file_1803.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1804.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1804.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1804.v
./5_gram_verilog_file_1804.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1805.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1805.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1805.v
./5_gram_verilog_file_1805.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1806.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1806.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1806.v
./5_gram_verilog_file_1806.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1807.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1807.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1807.v
./5_gram_verilog_file_1807.v:52: ERROR: syntax error, unexpected TOK_FINAL
Analyzing file: ./5_gram_verilog_file_1808.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1808.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1808.v
./5_gram_verilog_file_1808.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1809.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1809.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1809.v
./5_gram_verilog_file_1809.v:6: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1810.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1810.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1810.v
./5_gram_verilog_file_1810.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1811.v
../../../scripts/run_yosys.sh: line 3:  5436 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1812.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1812.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1812.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1812.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 8ec2bfa57e, CPU: user 0.01s system 0.02s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 1x hierarchy (0 sec), 48% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1813.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1813.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1813.v
./5_gram_verilog_file_1813.v:19: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1814.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1814.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1814.v
./5_gram_verilog_file_1814.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1815.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1815.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1815.v
./5_gram_verilog_file_1815.v:26: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1816.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1816.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1816.v
./5_gram_verilog_file_1816.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1817.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1817.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1817.v
./5_gram_verilog_file_1817.v:7: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1818.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1818.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1818.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1818.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_1818.v:78: Warning: Range select out of bounds on signal `\id_7': Setting result bit to undef.
./5_gram_verilog_file_1818.v:78: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = 1'1
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 94cc401ddb, CPU: user 0.01s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 52% 1x hierarchy (0 sec), 46% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1819.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1819.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1819.v
./5_gram_verilog_file_1819.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1820.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1820.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1820.v
./5_gram_verilog_file_1820.v:16: ERROR: syntax error, unexpected ';', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_1821.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1821.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1821.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1821.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 96373fa78f, CPU: user 0.00s system 0.02s, MEM: 82.31 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 55% 1x hierarchy (0 sec), 44% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1822.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1822.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1822.v
./5_gram_verilog_file_1822.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1823.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1823.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1823.v
./5_gram_verilog_file_1823.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1824.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1824.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1824.v
./5_gram_verilog_file_1824.v:33: ERROR: syntax error, unexpected TOK_FINAL
Analyzing file: ./5_gram_verilog_file_1825.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1825.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1825.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1825.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_1825.v:73: Warning: Range select out of bounds on signal `\id_10': Setting result bit to undef.
./5_gram_verilog_file_1825.v:73: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = 1'1
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: c7f89f14b2, CPU: user 0.01s system 0.01s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 52% 1x hierarchy (0 sec), 47% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1826.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1826.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1826.v
./5_gram_verilog_file_1826.v:7: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1827.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1827.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1827.v
./5_gram_verilog_file_1827.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1828.v
../../../scripts/run_yosys.sh: line 3:  5457 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1829.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1829.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1829.v
./5_gram_verilog_file_1829.v:5: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1830.v
../../../scripts/run_yosys.sh: line 3:  5459 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1831.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1831.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1831.v
./5_gram_verilog_file_1831.v:22: ERROR: syntax error, unexpected '#', expecting TOK_FINAL or TOK_PROPERTY or '('
Analyzing file: ./5_gram_verilog_file_1832.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1832.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1832.v
./5_gram_verilog_file_1832.v:27: ERROR: Module port `\id_15' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_1833.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1833.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1833.v
./5_gram_verilog_file_1833.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1834.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1834.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1834.v
./5_gram_verilog_file_1834.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1835.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1835.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1835.v
./5_gram_verilog_file_1835.v:49: ERROR: Module port `\id_7' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_1836.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1836.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1836.v
./5_gram_verilog_file_1836.v:11: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1837.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1837.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1837.v
./5_gram_verilog_file_1837.v:9: ERROR: syntax error, unexpected TOK_TO_SIGNED
Analyzing file: ./5_gram_verilog_file_1838.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1838.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1838.v
./5_gram_verilog_file_1838.v:20: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1839.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1839.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1839.v
./5_gram_verilog_file_1839.v:11: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1840.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1840.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1840.v
./5_gram_verilog_file_1840.v:17: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1841.v
../../../scripts/run_yosys.sh: line 3:  5470 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1842.v
../../../scripts/run_yosys.sh: line 3:  5471 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1843.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1843.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1843.v
./5_gram_verilog_file_1843.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1844.v
../../../scripts/run_yosys.sh: line 3:  5473 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1845.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1845.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1845.v
./5_gram_verilog_file_1845.v:11: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1846.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1846.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1846.v
./5_gram_verilog_file_1846.v:14: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1847.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1847.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1847.v
./5_gram_verilog_file_1847.v:31: ERROR: Module name (module_0) and end label (SymbolIdentifier) don't match.
Analyzing file: ./5_gram_verilog_file_1848.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1848.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1848.v
./5_gram_verilog_file_1848.v:64: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1849.v
../../../scripts/run_yosys.sh: line 3:  5478 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1850.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1850.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1850.v
./5_gram_verilog_file_1850.v:55: ERROR: syntax error, unexpected TOK_TO_SIGNED
Analyzing file: ./5_gram_verilog_file_1851.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1851.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1851.v
./5_gram_verilog_file_1851.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1852.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1852.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1852.v
./5_gram_verilog_file_1852.v:5: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1853.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1853.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1853.v
./5_gram_verilog_file_1853.v:26: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1854.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1854.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1854.v
./5_gram_verilog_file_1854.v:21: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1855.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1855.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1855.v
./5_gram_verilog_file_1855.v:2: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_1856.v
../../../scripts/run_yosys.sh: line 3:  5485 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1857.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1857.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1857.v
./5_gram_verilog_file_1857.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1858.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1858.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1858.v
./5_gram_verilog_file_1858.v:21: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1859.v
../../../scripts/run_yosys.sh: line 3:  5488 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1860.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1860.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1860.v
./5_gram_verilog_file_1860.v:38: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1861.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1861.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1861.v
./5_gram_verilog_file_1861.v:10: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1862.v
../../../scripts/run_yosys.sh: line 3:  5491 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1863.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1863.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1863.v
./5_gram_verilog_file_1863.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1864.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1864.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1864.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1864.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).
Warning: Resizing cell port module_1.modCall_1.id_7 from 110 bits to 1 bits.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 043c625b94, CPU: user 0.00s system 0.02s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 2x read_verilog (0 sec), 49% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1865.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1865.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1865.v
./5_gram_verilog_file_1865.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1866.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1866.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1866.v
./5_gram_verilog_file_1866.v:22: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_1867.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1867.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1867.v
./5_gram_verilog_file_1867.v:58: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_1868.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1868.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1868.v
./5_gram_verilog_file_1868.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1869.v
../../../scripts/run_yosys.sh: line 3:  5499 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1870.v
../../../scripts/run_yosys.sh: line 3:  5500 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1871.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1871.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1871.v
./5_gram_verilog_file_1871.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1872.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1872.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1872.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1872.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_1872.v:34: Warning: Range select out of bounds on signal `\id_11': Setting result bit to undef.
./5_gram_verilog_file_1872.v:34: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = \id_4
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 17978c7748, CPU: user 0.01s system 0.01s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 2x read_verilog (0 sec), 48% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1873.v
../../../scripts/run_yosys.sh: line 3:  5504 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1874.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1874.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1874.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1874.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

End of script. Logfile hash: 590ccc28af, CPU: user 0.00s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 51% 2x read_verilog (0 sec), 48% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1875.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1875.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1875.v
./5_gram_verilog_file_1875.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1876.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1876.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1876.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1876.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: ea18479467, CPU: user 0.00s system 0.02s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 53% 1x hierarchy (0 sec), 46% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1877.v
../../../scripts/run_yosys.sh: line 3:  5510 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1878.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1878.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1878.v
./5_gram_verilog_file_1878.v:20: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1879.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1879.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1879.v
./5_gram_verilog_file_1879.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1880.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1880.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1880.v
./5_gram_verilog_file_1880.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1881.v
../../../scripts/run_yosys.sh: line 3:  5514 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1882.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1882.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1882.v
./5_gram_verilog_file_1882.v:21: ERROR: Module port `\id_1' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_1883.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1883.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1883.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1883.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

End of script. Logfile hash: 329863efb8, CPU: user 0.01s system 0.02s, MEM: 81.19 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 54% 2x read_verilog (0 sec), 44% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1884.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1884.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1884.v
./5_gram_verilog_file_1884.v:40: ERROR: syntax error, unexpected '=', expecting ',' or ';'
Analyzing file: ./5_gram_verilog_file_1885.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1885.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1885.v
./5_gram_verilog_file_1885.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1886.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1886.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1886.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1886.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: b9805b9f23, CPU: user 0.01s system 0.01s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 51% 1x hierarchy (0 sec), 47% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1887.v
../../../scripts/run_yosys.sh: line 3:  5522 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1888.v
../../../scripts/run_yosys.sh: line 3:  5523 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1889.v
../../../scripts/run_yosys.sh: line 3:  5524 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1890.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1890.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1890.v
./5_gram_verilog_file_1890.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1891.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1891.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1891.v
./5_gram_verilog_file_1891.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1892.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1892.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1892.v
./5_gram_verilog_file_1892.v:10: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1893.v
../../../scripts/run_yosys.sh: line 3:  5528 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1894.v
../../../scripts/run_yosys.sh: line 3:  5529 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1895.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1895.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1895.v
./5_gram_verilog_file_1895.v:8: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1896.v
../../../scripts/run_yosys.sh: line 3:  5531 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1897.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1897.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1897.v
./5_gram_verilog_file_1897.v:4: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_1898.v
../../../scripts/run_yosys.sh: line 3:  5533 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1899.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1899.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1899.v
./5_gram_verilog_file_1899.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1900.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1900.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1900.v
./5_gram_verilog_file_1900.v:29: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1901.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1901.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1901.v
./5_gram_verilog_file_1901.v:5: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1902.v
../../../scripts/run_yosys.sh: line 3:  5537 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1903.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1903.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1903.v
./5_gram_verilog_file_1903.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1904.v
../../../scripts/run_yosys.sh: line 3:  5539 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1905.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1905.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1905.v
./5_gram_verilog_file_1905.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1906.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1906.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1906.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1906.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_1906.v:53: Warning: Ignoring assignment to constant bits:
    old assignment: 10 = { 31'0000000000000000000000000000000 \id_3 }
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).
Warning: Resizing cell port module_1.modCall_1._id_3 from 32 bits to 1 bits.
Warning: Resizing cell port module_1.modCall_1.id_4 from 91 bits to 1 bits.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: 5377eb25fa, CPU: user 0.01s system 0.02s, MEM: 82.50 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 53% 1x hierarchy (0 sec), 46% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1907.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1907.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1907.v
./5_gram_verilog_file_1907.v:53: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1908.v
../../../scripts/run_yosys.sh: line 3:  5544 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1909.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1909.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1909.v
./5_gram_verilog_file_1909.v:19: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1910.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1910.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1910.v
./5_gram_verilog_file_1910.v:7: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1911.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1911.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1911.v
./5_gram_verilog_file_1911.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1912.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1912.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1912.v
./5_gram_verilog_file_1912.v:10: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1913.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1913.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1913.v
./5_gram_verilog_file_1913.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1914.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1914.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1914.v
./5_gram_verilog_file_1914.v:61: ERROR: syntax error, unexpected TOK_TO_SIGNED
Analyzing file: ./5_gram_verilog_file_1915.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1915.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1915.v
./5_gram_verilog_file_1915.v:29: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1916.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1916.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1916.v
./5_gram_verilog_file_1916.v:42: ERROR: Module port `\id_10' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_1917.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1917.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1917.v
./5_gram_verilog_file_1917.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1918.v
../../../scripts/run_yosys.sh: line 3:  5554 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1919.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1919.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1919.v
./5_gram_verilog_file_1919.v:16: ERROR: syntax error, unexpected TOK_ID, expecting '.'
Analyzing file: ./5_gram_verilog_file_1920.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1920.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1920.v
./5_gram_verilog_file_1920.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1921.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1921.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1921.v
./5_gram_verilog_file_1921.v:43: ERROR: Module port `\id_7' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_1922.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1922.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1922.v
./5_gram_verilog_file_1922.v:5: ERROR: syntax error, unexpected '=', expecting ',' or ';'
Analyzing file: ./5_gram_verilog_file_1923.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1923.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1923.v
./5_gram_verilog_file_1923.v:53: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1924.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1924.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1924.v
./5_gram_verilog_file_1924.v:12: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_1925.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1925.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1925.v
./5_gram_verilog_file_1925.v:3: ERROR: integer/genvar types cannot have packed dimensions.
Analyzing file: ./5_gram_verilog_file_1926.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1926.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1926.v
./5_gram_verilog_file_1926.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1927.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1927.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1927.v
./5_gram_verilog_file_1927.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1928.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1928.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1928.v
./5_gram_verilog_file_1928.v:12: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1929.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1929.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1929.v
./5_gram_verilog_file_1929.v:47: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1930.v
../../../scripts/run_yosys.sh: line 3:  5566 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1931.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1931.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1931.v
./5_gram_verilog_file_1931.v:12: ERROR: syntax error, unexpected TOK_INCREMENT
Analyzing file: ./5_gram_verilog_file_1932.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1932.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1932.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1932.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_1932.v:192: Warning: Range select out of bounds on signal `\id_9': Setting result bit to undef.
./5_gram_verilog_file_1932.v:192: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = 1'1
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 319e45f19d, CPU: user 0.01s system 0.02s, MEM: 82.50 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 56% 1x hierarchy (0 sec), 43% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1933.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1933.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1933.v
./5_gram_verilog_file_1933.v:19: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1934.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1934.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1934.v
./5_gram_verilog_file_1934.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1935.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1935.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1935.v
./5_gram_verilog_file_1935.v:9: ERROR: Module port `\id_1' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_1936.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1936.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1936.v
./5_gram_verilog_file_1936.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1937.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1937.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1937.v
./5_gram_verilog_file_1937.v:5: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_1938.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1938.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1938.v
./5_gram_verilog_file_1938.v:83: ERROR: Module port `\id_5' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_1939.v
../../../scripts/run_yosys.sh: line 3:  5576 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1940.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1940.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1940.v
./5_gram_verilog_file_1940.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1941.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1941.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1941.v
./5_gram_verilog_file_1941.v:23: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1942.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1942.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1942.v
./5_gram_verilog_file_1942.v:13: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1943.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1943.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1943.v
./5_gram_verilog_file_1943.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1944.v
../../../scripts/run_yosys.sh: line 3:  5581 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1945.v
../../../scripts/run_yosys.sh: line 3:  5582 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1946.v
../../../scripts/run_yosys.sh: line 3:  5583 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1947.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1947.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1947.v
./5_gram_verilog_file_1947.v:9: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1948.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1948.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1948.v
./5_gram_verilog_file_1948.v:21: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1949.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1949.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1949.v
./5_gram_verilog_file_1949.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1950.v
../../../scripts/run_yosys.sh: line 3:  5587 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1951.v
../../../scripts/run_yosys.sh: line 3:  5588 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1952.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1952.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1952.v
./5_gram_verilog_file_1952.v:10: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1953.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1953.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1953.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1953.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_1953.v:18: Warning: Identifier `\modCall_1.id_1' is implicitly declared.
./5_gram_verilog_file_1953.v:22: Warning: Range select [-1877:-1904] out of bounds on signal `\id_5': Setting all 28 result bits to undef.
./5_gram_verilog_file_1953.v:22: Warning: Ignoring assignment to constant bits:
    old assignment: 28'x = 28'0000000000000000000000000001
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: fefae98cee, CPU: user 0.00s system 0.02s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 56% 1x hierarchy (0 sec), 42% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1954.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1954.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1954.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1954.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
./5_gram_verilog_file_1954.v:68: ERROR: Can't resolve task name `\wait'.
Analyzing file: ./5_gram_verilog_file_1955.v
../../../scripts/run_yosys.sh: line 3:  5593 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1956.v
../../../scripts/run_yosys.sh: line 3:  5594 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1957.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1957.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1957.v
./5_gram_verilog_file_1957.v:26: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1958.v
../../../scripts/run_yosys.sh: line 3:  5596 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1959.v
../../../scripts/run_yosys.sh: line 3:  5597 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1960.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1960.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1960.v
./5_gram_verilog_file_1960.v:27: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1961.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1961.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1961.v
./5_gram_verilog_file_1961.v:13: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1962.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1962.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1962.v
./5_gram_verilog_file_1962.v:29: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1963.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1963.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1963.v
./5_gram_verilog_file_1963.v:21: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1964.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1964.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1964.v
./5_gram_verilog_file_1964.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1965.v
../../../scripts/run_yosys.sh: line 3:  5603 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1966.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1966.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1966.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1966.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: e1d471f737, CPU: user 0.01s system 0.02s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 51% 2x read_verilog (0 sec), 47% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1967.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1967.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1967.v
./5_gram_verilog_file_1967.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1968.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1968.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1968.v
./5_gram_verilog_file_1968.v:23: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1969.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1969.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1969.v
./5_gram_verilog_file_1969.v:18: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1970.v
../../../scripts/run_yosys.sh: line 3:  5609 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1971.v
../../../scripts/run_yosys.sh: line 3:  5610 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1972.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1972.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1972.v
./5_gram_verilog_file_1972.v:7: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1973.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1973.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1973.v
./5_gram_verilog_file_1973.v:5: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1974.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1974.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1974.v
./5_gram_verilog_file_1974.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1975.v
../../../scripts/run_yosys.sh: line 3:  5614 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1976.v
../../../scripts/run_yosys.sh: line 3:  5615 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1977.v
../../../scripts/run_yosys.sh: line 3:  5616 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1978.v
../../../scripts/run_yosys.sh: line 3:  5617 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1979.v
../../../scripts/run_yosys.sh: line 3:  5618 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1980.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1980.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1980.v
./5_gram_verilog_file_1980.v:25: ERROR: syntax error, unexpected '#'
Analyzing file: ./5_gram_verilog_file_1981.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1981.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1981.v
./5_gram_verilog_file_1981.v:5: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1982.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1982.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1982.v
./5_gram_verilog_file_1982.v:55: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_1983.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1983.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1983.v
./5_gram_verilog_file_1983.v:5: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_1984.v
../../../scripts/run_yosys.sh: line 3:  5623 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1985.v
../../../scripts/run_yosys.sh: line 3:  5624 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1986.v
../../../scripts/run_yosys.sh: line 3:  5625 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1987.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1987.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1987.v
./5_gram_verilog_file_1987.v:20: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_1988.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1988.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1988.v
./5_gram_verilog_file_1988.v:58: ERROR: syntax error, unexpected TOK_FINAL
Analyzing file: ./5_gram_verilog_file_1989.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1989.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1989.v
./5_gram_verilog_file_1989.v:20: ERROR: syntax error, unexpected TOK_CONSTVAL
Analyzing file: ./5_gram_verilog_file_1990.v
../../../scripts/run_yosys.sh: line 3:  5629 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1991.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1991.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1991.v
./5_gram_verilog_file_1991.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1992.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1992.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1992.v
./5_gram_verilog_file_1992.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1993.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1993.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1993.v
./5_gram_verilog_file_1993.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1994.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1994.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1994.v
Parsing SystemVerilog input from `./5_gram_verilog_file_1994.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

End of script. Logfile hash: 372c258b71, CPU: user 0.00s system 0.02s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 52% 2x read_verilog (0 sec), 47% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_1995.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1995.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1995.v
./5_gram_verilog_file_1995.v:19: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1996.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1996.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1996.v
./5_gram_verilog_file_1996.v:7: ERROR: Module port `\id_3' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_1997.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_1997.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_1997.v
./5_gram_verilog_file_1997.v:16: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_1998.v
../../../scripts/run_yosys.sh: line 3:  5638 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_1999.v
../../../scripts/run_yosys.sh: line 3:  5639 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2000.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2000.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2000.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2000.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: bf3d87ee0f, CPU: user 0.02s system 0.01s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 59% 1x hierarchy (0 sec), 40% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2001.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2001.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2001.v
./5_gram_verilog_file_2001.v:12: ERROR: Module port `\id_2' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2002.v
../../../scripts/run_yosys.sh: line 3:  5643 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2003.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2003.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2003.v
./5_gram_verilog_file_2003.v:45: ERROR: Module port `\id_4' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2004.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2004.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2004.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2004.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 12bd615ae5, CPU: user 0.01s system 0.01s, MEM: 82.31 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 56% 1x hierarchy (0 sec), 43% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2005.v
../../../scripts/run_yosys.sh: line 3:  5647 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2006.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2006.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2006.v
./5_gram_verilog_file_2006.v:13: ERROR: syntax error, unexpected TOK_TO_UNSIGNED
Analyzing file: ./5_gram_verilog_file_2007.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2007.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2007.v
./5_gram_verilog_file_2007.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2008.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2008.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2008.v
./5_gram_verilog_file_2008.v:43: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2009.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2009.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2009.v
./5_gram_verilog_file_2009.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2010.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2010.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2010.v
./5_gram_verilog_file_2010.v:43: ERROR: Module port `\id_23' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2011.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2011.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2011.v
./5_gram_verilog_file_2011.v:44: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2012.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2012.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2012.v
./5_gram_verilog_file_2012.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2013.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2013.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2013.v
./5_gram_verilog_file_2013.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2014.v
../../../scripts/run_yosys.sh: line 3:  5656 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2015.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2015.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2015.v
./5_gram_verilog_file_2015.v:8: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2016.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2016.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2016.v
./5_gram_verilog_file_2016.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2017.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2017.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2017.v
./5_gram_verilog_file_2017.v:15: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2018.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2018.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2018.v
./5_gram_verilog_file_2018.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2019.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2019.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2019.v
./5_gram_verilog_file_2019.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2020.v
../../../scripts/run_yosys.sh: line 3:  5662 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2021.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2021.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2021.v
./5_gram_verilog_file_2021.v:110: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2022.v
../../../scripts/run_yosys.sh: line 3:  5664 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2023.v
../../../scripts/run_yosys.sh: line 3:  5665 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2024.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2024.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2024.v
./5_gram_verilog_file_2024.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2025.v
../../../scripts/run_yosys.sh: line 3:  5667 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2026.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2026.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2026.v
./5_gram_verilog_file_2026.v:5: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2027.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2027.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2027.v
./5_gram_verilog_file_2027.v:13: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_2028.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2028.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2028.v
./5_gram_verilog_file_2028.v:16: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2029.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2029.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2029.v
./5_gram_verilog_file_2029.v:21: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2030.v
../../../scripts/run_yosys.sh: line 3:  5672 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2031.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2031.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2031.v
./5_gram_verilog_file_2031.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2032.v
../../../scripts/run_yosys.sh: line 3:  5674 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2033.v
../../../scripts/run_yosys.sh: line 3:  5675 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2034.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2034.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2034.v
./5_gram_verilog_file_2034.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2035.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2035.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2035.v
./5_gram_verilog_file_2035.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2036.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2036.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2036.v
./5_gram_verilog_file_2036.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2037.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2037.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2037.v
./5_gram_verilog_file_2037.v:32: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2038.v
../../../scripts/run_yosys.sh: line 3:  5680 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2039.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2039.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2039.v
./5_gram_verilog_file_2039.v:63: ERROR: Module port `\id_3' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2040.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2040.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2040.v
./5_gram_verilog_file_2040.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2041.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2041.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2041.v
./5_gram_verilog_file_2041.v:13: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2042.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2042.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2042.v
./5_gram_verilog_file_2042.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2043.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2043.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2043.v
./5_gram_verilog_file_2043.v:9: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2044.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2044.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2044.v
./5_gram_verilog_file_2044.v:24: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2045.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2045.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2045.v
./5_gram_verilog_file_2045.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2046.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2046.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2046.v
./5_gram_verilog_file_2046.v:79: ERROR: Module port `\id_4' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2047.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2047.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2047.v
./5_gram_verilog_file_2047.v:18: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_2048.v
../../../scripts/run_yosys.sh: line 3:  5690 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2049.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2049.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2049.v
./5_gram_verilog_file_2049.v:27: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2050.v
../../../scripts/run_yosys.sh: line 3:  5692 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2051.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2051.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2051.v
./5_gram_verilog_file_2051.v:44: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_2052.v
../../../scripts/run_yosys.sh: line 3:  5694 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2053.v
../../../scripts/run_yosys.sh: line 3:  5695 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2054.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2054.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2054.v
./5_gram_verilog_file_2054.v:15: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2055.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2055.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2055.v
./5_gram_verilog_file_2055.v:47: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2056.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2056.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2056.v
./5_gram_verilog_file_2056.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2057.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2057.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2057.v
./5_gram_verilog_file_2057.v:15: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2058.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2058.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2058.v
./5_gram_verilog_file_2058.v:41: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2059.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2059.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2059.v
./5_gram_verilog_file_2059.v:18: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2060.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2060.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2060.v
./5_gram_verilog_file_2060.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2061.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2061.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2061.v
./5_gram_verilog_file_2061.v:23: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2062.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2062.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2062.v
./5_gram_verilog_file_2062.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2063.v
../../../scripts/run_yosys.sh: line 3:  5705 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2064.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2064.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2064.v
./5_gram_verilog_file_2064.v:21: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2065.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2065.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2065.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2065.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).
Warning: Resizing cell port module_1.modCall_1.id_6 from 2 bits to 1 bits.
Warning: Resizing cell port module_1.modCall_1.id_12 from 2 bits to 1 bits.
Warning: Resizing cell port module_1.modCall_1.id_28 from 2 bits to 1 bits.
Warning: Resizing cell port module_1.modCall_1.id_29 from 2 bits to 1 bits.
Warning: Resizing cell port module_1.modCall_1.id_31 from 2 bits to 1 bits.
Warning: Resizing cell port module_1.modCall_1.id_32 from 2 bits to 1 bits.

Warnings: 6 unique messages, 6 total
End of script. Logfile hash: f72a961346, CPU: user 0.01s system 0.01s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 57% 1x hierarchy (0 sec), 42% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2066.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2066.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2066.v
./5_gram_verilog_file_2066.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2067.v
../../../scripts/run_yosys.sh: line 3:  5710 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2068.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2068.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2068.v
./5_gram_verilog_file_2068.v:22: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_2069.v
../../../scripts/run_yosys.sh: line 3:  5712 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2070.v
../../../scripts/run_yosys.sh: line 3:  5713 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2071.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2071.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2071.v
./5_gram_verilog_file_2071.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2072.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2072.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2072.v
./5_gram_verilog_file_2072.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2073.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2073.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2073.v
./5_gram_verilog_file_2073.v:6: ERROR: syntax error, unexpected '=', expecting ',' or ';'
Analyzing file: ./5_gram_verilog_file_2074.v
../../../scripts/run_yosys.sh: line 3:  5717 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2075.v
../../../scripts/run_yosys.sh: line 3:  5718 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2076.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2076.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2076.v
./5_gram_verilog_file_2076.v:20: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2077.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2077.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2077.v
./5_gram_verilog_file_2077.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2078.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2078.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2078.v
./5_gram_verilog_file_2078.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2079.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2079.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2079.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2079.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

End of script. Logfile hash: a04b5d2522, CPU: user 0.01s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 55% 2x read_verilog (0 sec), 43% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2080.v
../../../scripts/run_yosys.sh: line 3:  5724 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2081.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2081.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2081.v
./5_gram_verilog_file_2081.v:14: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2082.v
../../../scripts/run_yosys.sh: line 3:  5726 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2083.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2083.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2083.v
./5_gram_verilog_file_2083.v:27: ERROR: Module port `\id_11' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2084.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2084.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2084.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2084.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_2084.v:30: Warning: Range [-1:-1] select out of bounds on signal `\id_5': Setting 1 LSB bits to undef.
./5_gram_verilog_file_2084.v:30: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = \id_4
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 7d09eea4f1, CPU: user 0.01s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 51% 2x read_verilog (0 sec), 48% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2085.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2085.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2085.v
./5_gram_verilog_file_2085.v:112: ERROR: syntax error, unexpected '(', expecting TOK_ID or '#' or '{'
Analyzing file: ./5_gram_verilog_file_2086.v
../../../scripts/run_yosys.sh: line 3:  5731 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2087.v
../../../scripts/run_yosys.sh: line 3:  5732 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2088.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2088.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2088.v
./5_gram_verilog_file_2088.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2089.v
../../../scripts/run_yosys.sh: line 3:  5734 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2090.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2090.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2090.v
./5_gram_verilog_file_2090.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2091.v
../../../scripts/run_yosys.sh: line 3:  5736 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2092.v
../../../scripts/run_yosys.sh: line 3:  5737 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2093.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2093.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2093.v
./5_gram_verilog_file_2093.v:14: ERROR: syntax error, unexpected TOK_LOGIC, expecting TOK_ID or '#'
Analyzing file: ./5_gram_verilog_file_2094.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2094.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2094.v
./5_gram_verilog_file_2094.v:22: ERROR: syntax error, unexpected '[', expecting TOK_ID or '#'
Analyzing file: ./5_gram_verilog_file_2095.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2095.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2095.v
./5_gram_verilog_file_2095.v:13: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2096.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2096.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2096.v
./5_gram_verilog_file_2096.v:21: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2097.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2097.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2097.v
./5_gram_verilog_file_2097.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2098.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2098.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2098.v
./5_gram_verilog_file_2098.v:44: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2099.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2099.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2099.v
./5_gram_verilog_file_2099.v:36: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2100.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2100.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2100.v
./5_gram_verilog_file_2100.v:5: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2101.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2101.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2101.v
./5_gram_verilog_file_2101.v:11: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2102.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2102.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2102.v
./5_gram_verilog_file_2102.v:15: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_2103.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2103.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2103.v
./5_gram_verilog_file_2103.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2104.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2104.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2104.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2104.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: c259d055b8, CPU: user 0.01s system 0.02s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 52% 1x hierarchy (0 sec), 47% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2105.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2105.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2105.v
./5_gram_verilog_file_2105.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2106.v
../../../scripts/run_yosys.sh: line 3:  5752 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2107.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2107.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2107.v
./5_gram_verilog_file_2107.v:17: ERROR: Module port `\id_2' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2108.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2108.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2108.v
./5_gram_verilog_file_2108.v:30: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2109.v
../../../scripts/run_yosys.sh: line 3:  5755 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2110.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2110.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2110.v
./5_gram_verilog_file_2110.v:6: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2111.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2111.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2111.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2111.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
Warning: wire '\id_6' is assigned in a block at ./5_gram_verilog_file_2111.v:31.8-31.19.
./5_gram_verilog_file_2111.v:31: ERROR: Left hand side of 1st expression of generate for-loop is not a genvar!
Analyzing file: ./5_gram_verilog_file_2112.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2112.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2112.v
./5_gram_verilog_file_2112.v:27: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2113.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2113.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2113.v
./5_gram_verilog_file_2113.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2114.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2114.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2114.v
./5_gram_verilog_file_2114.v:21: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2115.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2115.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2115.v
./5_gram_verilog_file_2115.v:35: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2116.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2116.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2116.v
./5_gram_verilog_file_2116.v:16: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2117.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2117.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2117.v
./5_gram_verilog_file_2117.v:21: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2118.v
../../../scripts/run_yosys.sh: line 3:  5764 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2119.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2119.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2119.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2119.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).
Warning: Resizing cell port module_1.modCall_1.id_1 from 2 bits to 1 bits.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 4f0d121c22, CPU: user 0.01s system 0.01s, MEM: 82.31 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 56% 1x hierarchy (0 sec), 43% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2120.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2120.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2120.v
./5_gram_verilog_file_2120.v:14: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2121.v
../../../scripts/run_yosys.sh: line 3:  5768 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2122.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2122.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2122.v
./5_gram_verilog_file_2122.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2123.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2123.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2123.v
./5_gram_verilog_file_2123.v:23: ERROR: syntax error, unexpected '=', expecting ',' or ';'
Analyzing file: ./5_gram_verilog_file_2124.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2124.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2124.v
./5_gram_verilog_file_2124.v:74: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2125.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2125.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2125.v
./5_gram_verilog_file_2125.v:19: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2126.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2126.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2126.v
./5_gram_verilog_file_2126.v:16: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2127.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2127.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2127.v
./5_gram_verilog_file_2127.v:33: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2128.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2128.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2128.v
./5_gram_verilog_file_2128.v:98: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2129.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2129.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2129.v
./5_gram_verilog_file_2129.v:17: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2130.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2130.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2130.v
./5_gram_verilog_file_2130.v:12: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_2131.v
../../../scripts/run_yosys.sh: line 3:  5778 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2132.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2132.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2132.v
./5_gram_verilog_file_2132.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2133.v
../../../scripts/run_yosys.sh: line 3:  5780 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2134.v
../../../scripts/run_yosys.sh: line 3:  5781 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2135.v
../../../scripts/run_yosys.sh: line 3:  5782 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2136.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2136.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2136.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2136.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_2136.v:33: Warning: Range select out of bounds on signal `\id_2': Setting result bit to undef.
./5_gram_verilog_file_2136.v:33: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = $add$./5_gram_verilog_file_2136.v:33$1_Y [0]
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: e48f54fca1, CPU: user 0.01s system 0.01s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 56% 1x hierarchy (0 sec), 43% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2137.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2137.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2137.v
./5_gram_verilog_file_2137.v:76: ERROR: syntax error, unexpected TOK_FINAL
Analyzing file: ./5_gram_verilog_file_2138.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2138.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2138.v
./5_gram_verilog_file_2138.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2139.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2139.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2139.v
./5_gram_verilog_file_2139.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2140.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2140.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2140.v
./5_gram_verilog_file_2140.v:146: ERROR: syntax error, unexpected '=', expecting ',' or ';'
Analyzing file: ./5_gram_verilog_file_2141.v
../../../scripts/run_yosys.sh: line 3:  5789 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2142.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2142.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2142.v
./5_gram_verilog_file_2142.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2143.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2143.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2143.v
./5_gram_verilog_file_2143.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2144.v
../../../scripts/run_yosys.sh: line 3:  5792 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2145.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2145.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2145.v
./5_gram_verilog_file_2145.v:7: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2146.v
../../../scripts/run_yosys.sh: line 3:  5797 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2147.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2147.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2147.v
./5_gram_verilog_file_2147.v:16: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2148.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2148.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2148.v
./5_gram_verilog_file_2148.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2149.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2149.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2149.v
./5_gram_verilog_file_2149.v:15: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2150.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2150.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2150.v
./5_gram_verilog_file_2150.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2151.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2151.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2151.v
./5_gram_verilog_file_2151.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2152.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2152.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2152.v
./5_gram_verilog_file_2152.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2153.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2153.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2153.v
./5_gram_verilog_file_2153.v:3: ERROR: syntax error, unexpected TOK_ID, expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_2154.v
../../../scripts/run_yosys.sh: line 3:  5805 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2155.v
../../../scripts/run_yosys.sh: line 3:  5806 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2156.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2156.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2156.v
./5_gram_verilog_file_2156.v:25: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2157.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2157.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2157.v
./5_gram_verilog_file_2157.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2158.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2158.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2158.v
./5_gram_verilog_file_2158.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2159.v
../../../scripts/run_yosys.sh: line 3:  5810 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2160.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2160.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2160.v
./5_gram_verilog_file_2160.v:27: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2161.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2161.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2161.v
./5_gram_verilog_file_2161.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2162.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2162.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2162.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2162.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

End of script. Logfile hash: e3af5f72ad, CPU: user 0.01s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 55% 2x read_verilog (0 sec), 44% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2163.v
../../../scripts/run_yosys.sh: line 3:  5815 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2164.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2164.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2164.v
./5_gram_verilog_file_2164.v:5: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2165.v
../../../scripts/run_yosys.sh: line 3:  5817 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2166.v
../../../scripts/run_yosys.sh: line 3:  5818 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2167.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2167.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2167.v
./5_gram_verilog_file_2167.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2168.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2168.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2168.v
./5_gram_verilog_file_2168.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2169.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2169.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2169.v
./5_gram_verilog_file_2169.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2170.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2170.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2170.v
./5_gram_verilog_file_2170.v:21: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2171.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2171.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2171.v
./5_gram_verilog_file_2171.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2172.v
../../../scripts/run_yosys.sh: line 3:  5824 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2173.v
../../../scripts/run_yosys.sh: line 3:  5825 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2174.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2174.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2174.v
./5_gram_verilog_file_2174.v:9: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2175.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2175.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2175.v
./5_gram_verilog_file_2175.v:17: ERROR: syntax error, unexpected TOK_ID, expecting '.'
Analyzing file: ./5_gram_verilog_file_2176.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2176.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2176.v
./5_gram_verilog_file_2176.v:13: ERROR: Module port `\id_1' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2177.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2177.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2177.v
./5_gram_verilog_file_2177.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2178.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2178.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2178.v
./5_gram_verilog_file_2178.v:39: ERROR: Module port `\id_11' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2179.v
../../../scripts/run_yosys.sh: line 3:  5831 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2180.v
../../../scripts/run_yosys.sh: line 3:  5832 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2181.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2181.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2181.v
./5_gram_verilog_file_2181.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2182.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2182.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2182.v
./5_gram_verilog_file_2182.v:8: ERROR: Module port `\id_4' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2183.v
../../../scripts/run_yosys.sh: line 3:  5835 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2184.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2184.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2184.v
./5_gram_verilog_file_2184.v:16: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2185.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2185.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2185.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2185.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
./5_gram_verilog_file_2185.v:72: ERROR: Found posedge/negedge event on a signal that is not 1 bit wide!
Analyzing file: ./5_gram_verilog_file_2186.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2186.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2186.v
./5_gram_verilog_file_2186.v:13: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2187.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2187.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2187.v
./5_gram_verilog_file_2187.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2188.v
../../../scripts/run_yosys.sh: line 3:  5840 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2189.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2189.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2189.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2189.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).
Warning: Resizing cell port module_1.modCall_1.id_2 from 32 bits to 1 bits.
Warning: Resizing cell port module_1.modCall_1.id_5 from 32 bits to 1 bits.
Warning: Resizing cell port module_1.modCall_1.id_7 from 32 bits to 1 bits.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: badbc0582a, CPU: user 0.01s system 0.02s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 54% 1x hierarchy (0 sec), 44% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2190.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2190.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2190.v
./5_gram_verilog_file_2190.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2191.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2191.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2191.v
./5_gram_verilog_file_2191.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2192.v
../../../scripts/run_yosys.sh: line 3:  5845 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2193.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2193.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2193.v
./5_gram_verilog_file_2193.v:28: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2194.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2194.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2194.v
./5_gram_verilog_file_2194.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2195.v
../../../scripts/run_yosys.sh: line 3:  5848 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2196.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2196.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2196.v
./5_gram_verilog_file_2196.v:10: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2197.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2197.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2197.v
./5_gram_verilog_file_2197.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2198.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2198.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2198.v
./5_gram_verilog_file_2198.v:35: ERROR: integer/genvar types cannot have packed dimensions.
Analyzing file: ./5_gram_verilog_file_2199.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2199.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2199.v
./5_gram_verilog_file_2199.v:7: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2200.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2200.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2200.v
./5_gram_verilog_file_2200.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2201.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2201.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2201.v
./5_gram_verilog_file_2201.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2202.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2202.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2202.v
./5_gram_verilog_file_2202.v:3: ERROR: syntax error, unexpected TOK_ID, expecting '.'
Analyzing file: ./5_gram_verilog_file_2203.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2203.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2203.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2203.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 882c2d5b92, CPU: user 0.01s system 0.01s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 55% 1x hierarchy (0 sec), 44% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2204.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2204.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2204.v
./5_gram_verilog_file_2204.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2205.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2205.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2205.v
./5_gram_verilog_file_2205.v:22: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2206.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2206.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2206.v
./5_gram_verilog_file_2206.v:52: ERROR: syntax error, unexpected TOK_TIME_SCALE, expecting TOK_ID or '#'
Analyzing file: ./5_gram_verilog_file_2207.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2207.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2207.v
./5_gram_verilog_file_2207.v:63: ERROR: syntax error, unexpected '(', expecting TOK_ID or '#'
Analyzing file: ./5_gram_verilog_file_2208.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2208.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2208.v
./5_gram_verilog_file_2208.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2209.v
../../../scripts/run_yosys.sh: line 3:  5863 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2210.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2210.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2210.v
./5_gram_verilog_file_2210.v:23: ERROR: Assignments within expressions are only permitted within procedures.
Analyzing file: ./5_gram_verilog_file_2211.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2211.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2211.v
./5_gram_verilog_file_2211.v:9: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2212.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2212.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2212.v
./5_gram_verilog_file_2212.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2213.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2213.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2213.v
./5_gram_verilog_file_2213.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2214.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2214.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2214.v
./5_gram_verilog_file_2214.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2215.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2215.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2215.v
./5_gram_verilog_file_2215.v:20: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2216.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2216.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2216.v
./5_gram_verilog_file_2216.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2217.v
../../../scripts/run_yosys.sh: line 3:  5871 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2218.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2218.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2218.v
./5_gram_verilog_file_2218.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2219.v
../../../scripts/run_yosys.sh: line 3:  5873 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2220.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2220.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2220.v
./5_gram_verilog_file_2220.v:26: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2221.v
../../../scripts/run_yosys.sh: line 3:  5875 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2222.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2222.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2222.v
./5_gram_verilog_file_2222.v:24: ERROR: syntax error, unexpected TOK_TIME_SCALE, expecting TOK_ID or '#'
Analyzing file: ./5_gram_verilog_file_2223.v
../../../scripts/run_yosys.sh: line 3:  5877 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2224.v
../../../scripts/run_yosys.sh: line 3:  5878 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2225.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2225.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2225.v
./5_gram_verilog_file_2225.v:22: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2226.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2226.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2226.v
./5_gram_verilog_file_2226.v:5: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2227.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2227.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2227.v
./5_gram_verilog_file_2227.v:21: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2228.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2228.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2228.v
./5_gram_verilog_file_2228.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2229.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2229.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2229.v
./5_gram_verilog_file_2229.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2230.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2230.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2230.v
./5_gram_verilog_file_2230.v:16: ERROR: syntax error, unexpected ';', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_2231.v
../../../scripts/run_yosys.sh: line 3:  5885 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2232.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2232.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2232.v
./5_gram_verilog_file_2232.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2233.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2233.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2233.v
./5_gram_verilog_file_2233.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2234.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2234.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2234.v
./5_gram_verilog_file_2234.v:76: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_2235.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2235.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2235.v
./5_gram_verilog_file_2235.v:12: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2236.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2236.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2236.v
./5_gram_verilog_file_2236.v:6: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2237.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2237.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2237.v
./5_gram_verilog_file_2237.v:29: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2238.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2238.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2238.v
./5_gram_verilog_file_2238.v:12: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2239.v
../../../scripts/run_yosys.sh: line 3:  5893 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2240.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2240.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2240.v
./5_gram_verilog_file_2240.v:22: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2241.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2241.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2241.v
./5_gram_verilog_file_2241.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2242.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2242.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2242.v
./5_gram_verilog_file_2242.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2243.v
../../../scripts/run_yosys.sh: line 3:  5897 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2244.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2244.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2244.v
./5_gram_verilog_file_2244.v:9: ERROR: Module port `\id_3' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2245.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2245.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2245.v
./5_gram_verilog_file_2245.v:55: ERROR: Module port `\id_5' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2246.v
../../../scripts/run_yosys.sh: line 3:  5900 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2247.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2247.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2247.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2247.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

End of script. Logfile hash: 1e9a78f0d6, CPU: user 0.02s system 0.01s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 52% 2x read_verilog (0 sec), 47% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2248.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2248.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2248.v
./5_gram_verilog_file_2248.v:45: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_2249.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2249.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2249.v
./5_gram_verilog_file_2249.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2250.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2250.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2250.v
./5_gram_verilog_file_2250.v:12: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2251.v
../../../scripts/run_yosys.sh: line 3:  5906 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2252.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2252.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2252.v
./5_gram_verilog_file_2252.v:9: ERROR: Module port `\id_3' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2253.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2253.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2253.v
./5_gram_verilog_file_2253.v:25: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2254.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2254.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2254.v
./5_gram_verilog_file_2254.v:7: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2255.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2255.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2255.v
./5_gram_verilog_file_2255.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2256.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2256.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2256.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2256.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_2256.v:35: Warning: Identifier `\modCall_1.id_7' is implicitly declared.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
./5_gram_verilog_file_2256.v:20: ERROR: Non-constant range in declaration of \id_8
Analyzing file: ./5_gram_verilog_file_2257.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2257.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2257.v
./5_gram_verilog_file_2257.v:32: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_2258.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2258.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2258.v
./5_gram_verilog_file_2258.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2259.v
../../../scripts/run_yosys.sh: line 3:  5914 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2260.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2260.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2260.v
./5_gram_verilog_file_2260.v:41: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2261.v
../../../scripts/run_yosys.sh: line 3:  5916 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2262.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2262.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2262.v
./5_gram_verilog_file_2262.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2263.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2263.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2263.v
./5_gram_verilog_file_2263.v:27: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2264.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2264.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2264.v
./5_gram_verilog_file_2264.v:3: ERROR: syntax error, unexpected ';', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_2265.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2265.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2265.v
./5_gram_verilog_file_2265.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2266.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2266.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2266.v
./5_gram_verilog_file_2266.v:3: ERROR: syntax error, unexpected TOK_ID, expecting '.'
Analyzing file: ./5_gram_verilog_file_2267.v
../../../scripts/run_yosys.sh: line 3:  5922 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2268.v
../../../scripts/run_yosys.sh: line 3:  5923 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2269.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2269.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2269.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2269.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Storing AST representation for module `$abstract\module_2'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_2'.
Generating RTLIL representation for module `\module_2'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
./5_gram_verilog_file_2269.v:4: Warning: Identifier `\module_2.id_0' is implicitly declared.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: a5af63a1eb, CPU: user 0.00s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 51% 1x hierarchy (0 sec), 48% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2270.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2270.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2270.v
./5_gram_verilog_file_2270.v:32: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2271.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2271.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2271.v
./5_gram_verilog_file_2271.v:22: ERROR: Module port `\id_8' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2272.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2272.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2272.v
./5_gram_verilog_file_2272.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2273.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2273.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2273.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2273.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 7d1e77ce56, CPU: user 0.01s system 0.02s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 52% 2x read_verilog (0 sec), 46% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2274.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2274.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2274.v
./5_gram_verilog_file_2274.v:59: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2275.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2275.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2275.v
./5_gram_verilog_file_2275.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2276.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2276.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2276.v
./5_gram_verilog_file_2276.v:6: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2277.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2277.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2277.v
./5_gram_verilog_file_2277.v:4: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_2278.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2278.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2278.v
./5_gram_verilog_file_2278.v:20: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2279.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2279.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2279.v
./5_gram_verilog_file_2279.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2280.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2280.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2280.v
./5_gram_verilog_file_2280.v:12: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2281.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2281.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2281.v
./5_gram_verilog_file_2281.v:32: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2282.v
../../../scripts/run_yosys.sh: line 3:  5939 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2283.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2283.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2283.v
./5_gram_verilog_file_2283.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2284.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2284.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2284.v
./5_gram_verilog_file_2284.v:25: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2285.v
../../../scripts/run_yosys.sh: line 3:  5942 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2286.v
../../../scripts/run_yosys.sh: line 3:  5943 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2287.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2287.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2287.v
./5_gram_verilog_file_2287.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2288.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2288.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2288.v
./5_gram_verilog_file_2288.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2289.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2289.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2289.v
./5_gram_verilog_file_2289.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2290.v
../../../scripts/run_yosys.sh: line 3:  5947 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2291.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2291.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2291.v
./5_gram_verilog_file_2291.v:25: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2292.v
../../../scripts/run_yosys.sh: line 3:  5949 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2293.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2293.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2293.v
./5_gram_verilog_file_2293.v:32: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2294.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2294.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2294.v
./5_gram_verilog_file_2294.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2295.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2295.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2295.v
./5_gram_verilog_file_2295.v:36: ERROR: syntax error, unexpected TOK_INCREMENT
Analyzing file: ./5_gram_verilog_file_2296.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2296.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2296.v
./5_gram_verilog_file_2296.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2297.v
../../../scripts/run_yosys.sh: line 3:  5954 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2298.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2298.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2298.v
./5_gram_verilog_file_2298.v:15: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2299.v
../../../scripts/run_yosys.sh: line 3:  5956 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2300.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2300.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2300.v
./5_gram_verilog_file_2300.v:20: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2301.v
../../../scripts/run_yosys.sh: line 3:  5958 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2302.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2302.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2302.v
./5_gram_verilog_file_2302.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2303.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2303.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2303.v
./5_gram_verilog_file_2303.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2304.v
../../../scripts/run_yosys.sh: line 3:  5961 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2305.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2305.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2305.v
./5_gram_verilog_file_2305.v:35: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2306.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2306.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2306.v
./5_gram_verilog_file_2306.v:16: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2307.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2307.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2307.v
./5_gram_verilog_file_2307.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2308.v
../../../scripts/run_yosys.sh: line 3:  5965 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2309.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2309.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2309.v
./5_gram_verilog_file_2309.v:29: ERROR: syntax error, unexpected TOK_TIME_SCALE, expecting TOK_ID or '#'
Analyzing file: ./5_gram_verilog_file_2310.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2310.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2310.v
./5_gram_verilog_file_2310.v:27: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2311.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2311.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2311.v
./5_gram_verilog_file_2311.v:19: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2312.v
../../../scripts/run_yosys.sh: line 3:  5969 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2313.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2313.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2313.v
./5_gram_verilog_file_2313.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2314.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2314.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2314.v
./5_gram_verilog_file_2314.v:44: ERROR: Module port `\id_19' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2315.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2315.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2315.v
./5_gram_verilog_file_2315.v:20: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_2316.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2316.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2316.v
./5_gram_verilog_file_2316.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2317.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2317.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2317.v
./5_gram_verilog_file_2317.v:10: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2318.v
../../../scripts/run_yosys.sh: line 3:  5975 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2319.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2319.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2319.v
./5_gram_verilog_file_2319.v:7: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2320.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2320.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2320.v
./5_gram_verilog_file_2320.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2321.v
../../../scripts/run_yosys.sh: line 3:  5978 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2322.v
../../../scripts/run_yosys.sh: line 3:  5979 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2323.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2323.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2323.v
./5_gram_verilog_file_2323.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2324.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2324.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2324.v
./5_gram_verilog_file_2324.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2325.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2325.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2325.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2325.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 4c631d32e8, CPU: user 0.00s system 0.02s, MEM: 81.19 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 52% 2x read_verilog (0 sec), 46% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2326.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2326.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2326.v
./5_gram_verilog_file_2326.v:11: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2327.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2327.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2327.v
./5_gram_verilog_file_2327.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2328.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2328.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2328.v
./5_gram_verilog_file_2328.v:14: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2329.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2329.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2329.v
./5_gram_verilog_file_2329.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2330.v
../../../scripts/run_yosys.sh: line 3:  5988 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2331.v
../../../scripts/run_yosys.sh: line 3:  5989 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2332.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2332.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2332.v
./5_gram_verilog_file_2332.v:37: ERROR: Module port `\id_7' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2333.v
../../../scripts/run_yosys.sh: line 3:  5991 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2334.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2334.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2334.v
./5_gram_verilog_file_2334.v:31: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2335.v
../../../scripts/run_yosys.sh: line 3:  5993 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2336.v
../../../scripts/run_yosys.sh: line 3:  5994 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2337.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2337.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2337.v
./5_gram_verilog_file_2337.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2338.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2338.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2338.v
./5_gram_verilog_file_2338.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2339.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2339.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2339.v
./5_gram_verilog_file_2339.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2340.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2340.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2340.v
./5_gram_verilog_file_2340.v:6: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2341.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2341.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2341.v
./5_gram_verilog_file_2341.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2342.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2342.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2342.v
./5_gram_verilog_file_2342.v:50: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_2343.v
../../../scripts/run_yosys.sh: line 3:  6001 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2344.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2344.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2344.v
./5_gram_verilog_file_2344.v:5: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_2345.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2345.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2345.v
./5_gram_verilog_file_2345.v:45: ERROR: Module port `\id_4' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2346.v
../../../scripts/run_yosys.sh: line 3:  6004 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2347.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2347.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2347.v
./5_gram_verilog_file_2347.v:53: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2348.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2348.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2348.v
./5_gram_verilog_file_2348.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2349.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2349.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2349.v
./5_gram_verilog_file_2349.v:21: ERROR: Module port `\id_11' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2350.v
../../../scripts/run_yosys.sh: line 3:  6008 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2351.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2351.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2351.v
./5_gram_verilog_file_2351.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2352.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2352.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2352.v
./5_gram_verilog_file_2352.v:44: ERROR: Module port `\id_14' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2353.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2353.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2353.v
./5_gram_verilog_file_2353.v:14: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2354.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2354.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2354.v
./5_gram_verilog_file_2354.v:88: ERROR: Module port `\id_3' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2355.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2355.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2355.v
./5_gram_verilog_file_2355.v:10: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2356.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2356.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2356.v
./5_gram_verilog_file_2356.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2357.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2357.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2357.v
./5_gram_verilog_file_2357.v:14: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2358.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2358.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2358.v
./5_gram_verilog_file_2358.v:11: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2359.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2359.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2359.v
./5_gram_verilog_file_2359.v:21: ERROR: syntax error, unexpected TOK_TO_UNSIGNED
Analyzing file: ./5_gram_verilog_file_2360.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2360.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2360.v
./5_gram_verilog_file_2360.v:26: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2361.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2361.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2361.v
./5_gram_verilog_file_2361.v:5: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2362.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2362.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2362.v
./5_gram_verilog_file_2362.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2363.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2363.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2363.v
./5_gram_verilog_file_2363.v:30: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2364.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2364.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2364.v
./5_gram_verilog_file_2364.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2365.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2365.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2365.v
./5_gram_verilog_file_2365.v:22: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2366.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2366.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2366.v
./5_gram_verilog_file_2366.v:14: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2367.v
../../../scripts/run_yosys.sh: line 3:  6025 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2368.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2368.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2368.v
./5_gram_verilog_file_2368.v:12: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2369.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2369.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2369.v
./5_gram_verilog_file_2369.v:15: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2370.v
../../../scripts/run_yosys.sh: line 3:  6028 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2371.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2371.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2371.v
./5_gram_verilog_file_2371.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2372.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2372.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2372.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2372.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: e7571a14b2, CPU: user 0.01s system 0.02s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 53% 1x hierarchy (0 sec), 46% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2373.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2373.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2373.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2373.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_2373.v:31: Warning: Range select out of bounds on signal `\id_2': Setting result bit to undef.
./5_gram_verilog_file_2373.v:31: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = \id_7
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 3d08a9d2ac, CPU: user 0.00s system 0.02s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 49% 1x hierarchy (0 sec), 49% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2374.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2374.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2374.v
./5_gram_verilog_file_2374.v:56: ERROR: Module port `\id_6' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2375.v
../../../scripts/run_yosys.sh: line 3:  6035 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2376.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2376.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2376.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2376.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 9a78c8157c, CPU: user 0.00s system 0.03s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 51% 1x hierarchy (0 sec), 48% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2377.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2377.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2377.v
./5_gram_verilog_file_2377.v:44: ERROR: Module port `\id_3' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2378.v
../../../scripts/run_yosys.sh: line 3:  6039 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2379.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2379.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2379.v
./5_gram_verilog_file_2379.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2380.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2380.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2380.v
./5_gram_verilog_file_2380.v:22: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_2381.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2381.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2381.v
./5_gram_verilog_file_2381.v:8: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2382.v
../../../scripts/run_yosys.sh: line 3:  6043 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2383.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2383.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2383.v
./5_gram_verilog_file_2383.v:20: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2384.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2384.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2384.v
./5_gram_verilog_file_2384.v:10: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2385.v
../../../scripts/run_yosys.sh: line 3:  6046 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2386.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2386.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2386.v
./5_gram_verilog_file_2386.v:10: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2387.v
../../../scripts/run_yosys.sh: line 3:  6048 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2388.v
../../../scripts/run_yosys.sh: line 3:  6049 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2389.v
../../../scripts/run_yosys.sh: line 3:  6050 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2390.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2390.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2390.v
./5_gram_verilog_file_2390.v:13: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2391.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2391.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2391.v
./5_gram_verilog_file_2391.v:38: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2392.v
../../../scripts/run_yosys.sh: line 3:  6053 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2393.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2393.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2393.v
./5_gram_verilog_file_2393.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2394.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2394.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2394.v
./5_gram_verilog_file_2394.v:8: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2395.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2395.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2395.v
./5_gram_verilog_file_2395.v:23: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2396.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2396.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2396.v
./5_gram_verilog_file_2396.v:17: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2397.v
../../../scripts/run_yosys.sh: line 3:  6058 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2398.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2398.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2398.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2398.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 3f1876969c, CPU: user 0.01s system 0.01s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 51% 1x hierarchy (0 sec), 48% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2399.v
../../../scripts/run_yosys.sh: line 3:  6061 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2400.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2400.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2400.v
./5_gram_verilog_file_2400.v:17: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2401.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2401.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2401.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2401.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
./5_gram_verilog_file_2401.v:27: Warning: Range [-1:-1] select out of bounds on signal `\id_12': Setting 1 LSB bits to undef.
./5_gram_verilog_file_2401.v:27: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = \id_9
    new assignment: { } = { }.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: c189c636f2, CPU: user 0.01s system 0.02s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 2x read_verilog (0 sec), 49% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2402.v
../../../scripts/run_yosys.sh: line 3:  6065 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2403.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2403.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2403.v
./5_gram_verilog_file_2403.v:13: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2404.v
../../../scripts/run_yosys.sh: line 3:  6067 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2405.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2405.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2405.v
./5_gram_verilog_file_2405.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2406.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2406.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2406.v
./5_gram_verilog_file_2406.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2407.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2407.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2407.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2407.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 923eafee24, CPU: user 0.01s system 0.01s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 52% 1x hierarchy (0 sec), 47% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2408.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2408.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2408.v
./5_gram_verilog_file_2408.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2409.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2409.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2409.v
./5_gram_verilog_file_2409.v:7: ERROR: Module port `\id_1' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2410.v
../../../scripts/run_yosys.sh: line 3:  6074 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2411.v
../../../scripts/run_yosys.sh: line 3:  6075 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2412.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2412.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2412.v
./5_gram_verilog_file_2412.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2413.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2413.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2413.v
./5_gram_verilog_file_2413.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2414.v
../../../scripts/run_yosys.sh: line 3:  6078 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2415.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2415.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2415.v
./5_gram_verilog_file_2415.v:21: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2416.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2416.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2416.v
./5_gram_verilog_file_2416.v:21: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2417.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2417.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2417.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2417.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: f184d4c8e1, CPU: user 0.00s system 0.02s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 1x hierarchy (0 sec), 48% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2418.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2418.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2418.v
./5_gram_verilog_file_2418.v:15: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2419.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2419.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2419.v
./5_gram_verilog_file_2419.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2420.v
../../../scripts/run_yosys.sh: line 3:  6085 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2421.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2421.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2421.v
./5_gram_verilog_file_2421.v:20: ERROR: syntax error, unexpected '=', expecting ',' or ';'
Analyzing file: ./5_gram_verilog_file_2422.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2422.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2422.v
./5_gram_verilog_file_2422.v:31: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_2423.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2423.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2423.v
./5_gram_verilog_file_2423.v:33: ERROR: syntax error, unexpected '=', expecting ',' or ';'
Analyzing file: ./5_gram_verilog_file_2424.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2424.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2424.v
./5_gram_verilog_file_2424.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2425.v
../../../scripts/run_yosys.sh: line 3:  6090 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2426.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2426.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2426.v
./5_gram_verilog_file_2426.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2427.v
../../../scripts/run_yosys.sh: line 3:  6092 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2428.v
../../../scripts/run_yosys.sh: line 3:  6093 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2429.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2429.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2429.v
./5_gram_verilog_file_2429.v:37: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_2430.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2430.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2430.v
./5_gram_verilog_file_2430.v:37: ERROR: Module port `\id_5' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2431.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2431.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2431.v
./5_gram_verilog_file_2431.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2432.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2432.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2432.v
./5_gram_verilog_file_2432.v:46: ERROR: Module port `\id_21' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2433.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2433.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2433.v
./5_gram_verilog_file_2433.v:39: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2434.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2434.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2434.v
./5_gram_verilog_file_2434.v:7: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2435.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2435.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2435.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2435.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: c9008527e9, CPU: user 0.01s system 0.01s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 1x hierarchy (0 sec), 49% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2436.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2436.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2436.v
./5_gram_verilog_file_2436.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2437.v
../../../scripts/run_yosys.sh: line 3:  6103 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2438.v
../../../scripts/run_yosys.sh: line 3:  6104 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2439.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2439.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2439.v
./5_gram_verilog_file_2439.v:25: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_2440.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2440.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2440.v
./5_gram_verilog_file_2440.v:36: ERROR: Module port `\id_15' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2441.v
../../../scripts/run_yosys.sh: line 3:  6107 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2442.v
../../../scripts/run_yosys.sh: line 3:  6108 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2443.v
../../../scripts/run_yosys.sh: line 3:  6109 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2444.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2444.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2444.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2444.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 330e09e4eb, CPU: user 0.01s system 0.01s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 1x hierarchy (0 sec), 49% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2445.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2445.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2445.v
./5_gram_verilog_file_2445.v:10: ERROR: syntax error, unexpected TOK_ID, expecting '.'
Analyzing file: ./5_gram_verilog_file_2446.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2446.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2446.v
./5_gram_verilog_file_2446.v:76: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2447.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2447.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2447.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2447.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
./5_gram_verilog_file_2447.v:53: ERROR: Can't resolve function name `\id_3'.
Analyzing file: ./5_gram_verilog_file_2448.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2448.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2448.v
./5_gram_verilog_file_2448.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2449.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2449.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2449.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2449.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: d3dce27160, CPU: user 0.01s system 0.02s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 1x hierarchy (0 sec), 49% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2450.v
../../../scripts/run_yosys.sh: line 3:  6118 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2451.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2451.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2451.v
./5_gram_verilog_file_2451.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2452.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2452.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2452.v
./5_gram_verilog_file_2452.v:11: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2453.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2453.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2453.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2453.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
./5_gram_verilog_file_2453.v:82: ERROR: Found non-synthesizable event list!
Analyzing file: ./5_gram_verilog_file_2454.v
../../../scripts/run_yosys.sh: line 3:  6122 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2455.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2455.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2455.v
./5_gram_verilog_file_2455.v:5: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2456.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2456.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2456.v
./5_gram_verilog_file_2456.v:40: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_2457.v
../../../scripts/run_yosys.sh: line 3:  6125 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2458.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2458.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2458.v
./5_gram_verilog_file_2458.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2459.v
../../../scripts/run_yosys.sh: line 3:  6127 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2460.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2460.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2460.v
./5_gram_verilog_file_2460.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2461.v
../../../scripts/run_yosys.sh: line 3:  6129 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2462.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2462.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2462.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2462.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 81dbd88923, CPU: user 0.01s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 2x read_verilog (0 sec), 49% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2463.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2463.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2463.v
./5_gram_verilog_file_2463.v:5: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2464.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2464.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2464.v
./5_gram_verilog_file_2464.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2465.v
../../../scripts/run_yosys.sh: line 3:  6134 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2466.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2466.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2466.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2466.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
./5_gram_verilog_file_2466.v:47: ERROR: Found posedge/negedge event on a signal that is not 1 bit wide!
Analyzing file: ./5_gram_verilog_file_2467.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2467.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2467.v
./5_gram_verilog_file_2467.v:58: ERROR: syntax error, unexpected TOK_LOGIC, expecting TOK_ID or '#'
Analyzing file: ./5_gram_verilog_file_2468.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2468.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2468.v
./5_gram_verilog_file_2468.v:6: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2469.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2469.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2469.v
./5_gram_verilog_file_2469.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2470.v
../../../scripts/run_yosys.sh: line 3:  6139 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2471.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2471.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2471.v
./5_gram_verilog_file_2471.v:8: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2472.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2472.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2472.v
./5_gram_verilog_file_2472.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2473.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2473.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2473.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2473.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: ae96d07698, CPU: user 0.01s system 0.02s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 54% 1x hierarchy (0 sec), 45% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2474.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2474.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2474.v
./5_gram_verilog_file_2474.v:58: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2475.v
../../../scripts/run_yosys.sh: line 3:  6145 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2476.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2476.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2476.v
./5_gram_verilog_file_2476.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2477.v
../../../scripts/run_yosys.sh: line 3:  6147 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2478.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2478.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2478.v
./5_gram_verilog_file_2478.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2479.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2479.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2479.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2479.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 9b9a78b47a, CPU: user 0.01s system 0.01s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 55% 1x hierarchy (0 sec), 43% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2480.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2480.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2480.v
./5_gram_verilog_file_2480.v:7: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2481.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2481.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2481.v
./5_gram_verilog_file_2481.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2482.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2482.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2482.v
./5_gram_verilog_file_2482.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2483.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2483.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2483.v
./5_gram_verilog_file_2483.v:51: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2484.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2484.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2484.v
./5_gram_verilog_file_2484.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2485.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2485.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2485.v
./5_gram_verilog_file_2485.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2486.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2486.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2486.v
./5_gram_verilog_file_2486.v:30: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2487.v
../../../scripts/run_yosys.sh: line 3:  6158 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2488.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2488.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2488.v
./5_gram_verilog_file_2488.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2489.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2489.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2489.v
./5_gram_verilog_file_2489.v:17: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2490.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2490.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2490.v
./5_gram_verilog_file_2490.v:11: ERROR: Module port `\id_7' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2491.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2491.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2491.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2491.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Storing AST representation for module `$abstract\module_2'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_2'.
Generating RTLIL representation for module `\module_2'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
./5_gram_verilog_file_2491.v:10: ERROR: Non-constant range in declaration of \id_4
Analyzing file: ./5_gram_verilog_file_2492.v
../../../scripts/run_yosys.sh: line 3:  6163 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2493.v
../../../scripts/run_yosys.sh: line 3:  6164 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2494.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2494.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2494.v
./5_gram_verilog_file_2494.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2495.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2495.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2495.v
./5_gram_verilog_file_2495.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2496.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2496.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2496.v
./5_gram_verilog_file_2496.v:65: ERROR: syntax error, unexpected TOK_TO_UNSIGNED
Analyzing file: ./5_gram_verilog_file_2497.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2497.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2497.v
./5_gram_verilog_file_2497.v:9: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2498.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2498.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2498.v
./5_gram_verilog_file_2498.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2499.v
../../../scripts/run_yosys.sh: line 3:  6170 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2500.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2500.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2500.v
./5_gram_verilog_file_2500.v:70: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2501.v
../../../scripts/run_yosys.sh: line 3:  6172 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2502.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2502.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2502.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2502.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: d197c6c77a, CPU: user 0.00s system 0.02s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 53% 1x hierarchy (0 sec), 46% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2503.v
../../../scripts/run_yosys.sh: line 3:  6175 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2504.v
../../../scripts/run_yosys.sh: line 3:  6176 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2505.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2505.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2505.v
./5_gram_verilog_file_2505.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2506.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2506.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2506.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2506.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
Warning: reg '\id_5' is assigned in a continuous assignment at ./5_gram_verilog_file_2506.v:64.10-64.18.
./5_gram_verilog_file_2506.v:46: Warning: Range select out of bounds on signal `\id_2': Setting result bit to undef.
./5_gram_verilog_file_2506.v:46: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = 1'1
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: 88af73852b, CPU: user 0.01s system 0.02s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 54% 1x hierarchy (0 sec), 45% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2507.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2507.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2507.v
./5_gram_verilog_file_2507.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2508.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2508.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2508.v
./5_gram_verilog_file_2508.v:12: ERROR: syntax error, unexpected '=', expecting ',' or ';'
Analyzing file: ./5_gram_verilog_file_2509.v
../../../scripts/run_yosys.sh: line 3:  6182 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2510.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2510.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2510.v
./5_gram_verilog_file_2510.v:30: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2511.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2511.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2511.v
./5_gram_verilog_file_2511.v:27: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2512.v
../../../scripts/run_yosys.sh: line 3:  6185 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2513.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2513.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2513.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2513.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_2513.v:38: Warning: Range select out of bounds on signal `\id_1': Setting result bit to undef.
./5_gram_verilog_file_2513.v:38: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = \id_4
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: c8997db156, CPU: user 0.01s system 0.02s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 53% 1x hierarchy (0 sec), 45% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2514.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2514.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2514.v
./5_gram_verilog_file_2514.v:28: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2515.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2515.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2515.v
./5_gram_verilog_file_2515.v:37: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2516.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2516.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2516.v
./5_gram_verilog_file_2516.v:74: ERROR: integer/genvar types cannot have packed dimensions.
Analyzing file: ./5_gram_verilog_file_2517.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2517.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2517.v
./5_gram_verilog_file_2517.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2518.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2518.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2518.v
./5_gram_verilog_file_2518.v:13: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2519.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2519.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2519.v
./5_gram_verilog_file_2519.v:16: ERROR: syntax error, unexpected TOK_REAL
Analyzing file: ./5_gram_verilog_file_2520.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2520.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2520.v
./5_gram_verilog_file_2520.v:21: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2521.v
../../../scripts/run_yosys.sh: line 3:  6195 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2522.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2522.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2522.v
./5_gram_verilog_file_2522.v:7: ERROR: syntax error, unexpected '=', expecting ',' or ';'
Analyzing file: ./5_gram_verilog_file_2523.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2523.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2523.v
./5_gram_verilog_file_2523.v:19: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2524.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2524.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2524.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2524.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 5a37c183d0, CPU: user 0.01s system 0.01s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 1x hierarchy (0 sec), 49% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2525.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2525.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2525.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2525.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

End of script. Logfile hash: 7845411882, CPU: user 0.01s system 0.02s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 55% 2x read_verilog (0 sec), 43% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2526.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2526.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2526.v
./5_gram_verilog_file_2526.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2527.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2527.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2527.v
./5_gram_verilog_file_2527.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2528.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2528.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2528.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2528.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Storing AST representation for module `$abstract\module_2'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_2'.
Generating RTLIL representation for module `\module_2'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).
Mapping positional arguments of cell module_2.modCall_1 (module_0).

End of script. Logfile hash: 11a46a7344, CPU: user 0.00s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 1x hierarchy (0 sec), 48% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2529.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2529.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2529.v
./5_gram_verilog_file_2529.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2530.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2530.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2530.v
./5_gram_verilog_file_2530.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2531.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2531.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2531.v
./5_gram_verilog_file_2531.v:8: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2532.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2532.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2532.v
./5_gram_verilog_file_2532.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2533.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2533.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2533.v
./5_gram_verilog_file_2533.v:8: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2534.v
../../../scripts/run_yosys.sh: line 3:  6211 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2535.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2535.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2535.v
./5_gram_verilog_file_2535.v:3: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_2536.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2536.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2536.v
./5_gram_verilog_file_2536.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2537.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2537.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2537.v
./5_gram_verilog_file_2537.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2538.v
../../../scripts/run_yosys.sh: line 3:  6215 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2539.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2539.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2539.v
./5_gram_verilog_file_2539.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2540.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2540.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2540.v
./5_gram_verilog_file_2540.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2541.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2541.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2541.v
./5_gram_verilog_file_2541.v:8: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2542.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2542.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2542.v
./5_gram_verilog_file_2542.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2543.v
../../../scripts/run_yosys.sh: line 3:  6220 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2544.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2544.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2544.v
./5_gram_verilog_file_2544.v:90: ERROR: syntax error, unexpected TOK_FINAL
Analyzing file: ./5_gram_verilog_file_2545.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2545.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2545.v
./5_gram_verilog_file_2545.v:24: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2546.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2546.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2546.v
./5_gram_verilog_file_2546.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2547.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2547.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2547.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2547.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 1cfdb68f86, CPU: user 0.01s system 0.02s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 49% 1x hierarchy (0 sec), 49% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2548.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2548.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2548.v
./5_gram_verilog_file_2548.v:37: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2549.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2549.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2549.v
./5_gram_verilog_file_2549.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2550.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2550.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2550.v
./5_gram_verilog_file_2550.v:26: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2551.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2551.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2551.v
./5_gram_verilog_file_2551.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2552.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2552.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2552.v
./5_gram_verilog_file_2552.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2553.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2553.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2553.v
./5_gram_verilog_file_2553.v:19: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2554.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2554.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2554.v
./5_gram_verilog_file_2554.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2555.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2555.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2555.v
./5_gram_verilog_file_2555.v:24: ERROR: syntax error, unexpected TOK_TO_SIGNED
Analyzing file: ./5_gram_verilog_file_2556.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2556.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2556.v
./5_gram_verilog_file_2556.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2557.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2557.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2557.v
./5_gram_verilog_file_2557.v:8: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2558.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2558.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2558.v
./5_gram_verilog_file_2558.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2559.v
../../../scripts/run_yosys.sh: line 3:  6237 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2560.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2560.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2560.v
./5_gram_verilog_file_2560.v:5: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2561.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2561.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2561.v
./5_gram_verilog_file_2561.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2562.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2562.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2562.v
./5_gram_verilog_file_2562.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2563.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2563.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2563.v
./5_gram_verilog_file_2563.v:24: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2564.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2564.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2564.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2564.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 12f9c1242d, CPU: user 0.01s system 0.01s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 51% 2x read_verilog (0 sec), 47% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2565.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2565.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2565.v
./5_gram_verilog_file_2565.v:12: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2566.v
../../../scripts/run_yosys.sh: line 3:  6245 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2567.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2567.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2567.v
./5_gram_verilog_file_2567.v:36: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2568.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2568.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2568.v
./5_gram_verilog_file_2568.v:64: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2569.v
../../../scripts/run_yosys.sh: line 3:  6248 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2570.v
../../../scripts/run_yosys.sh: line 3:  6249 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2571.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2571.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2571.v
./5_gram_verilog_file_2571.v:28: ERROR: Module port `\id_8' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2572.v
../../../scripts/run_yosys.sh: line 3:  6251 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2573.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2573.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2573.v
./5_gram_verilog_file_2573.v:34: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2574.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2574.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2574.v
./5_gram_verilog_file_2574.v:23: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_2575.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2575.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2575.v
./5_gram_verilog_file_2575.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2576.v
../../../scripts/run_yosys.sh: line 3:  6255 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2577.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2577.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2577.v
./5_gram_verilog_file_2577.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2578.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2578.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2578.v
./5_gram_verilog_file_2578.v:42: ERROR: Module port `\id_4' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2579.v
../../../scripts/run_yosys.sh: line 3:  6258 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2580.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2580.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2580.v
./5_gram_verilog_file_2580.v:3: ERROR: syntax error, unexpected ';', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_2581.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2581.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2581.v
./5_gram_verilog_file_2581.v:42: ERROR: syntax error, unexpected ',', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_2582.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2582.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2582.v
./5_gram_verilog_file_2582.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2583.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2583.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2583.v
./5_gram_verilog_file_2583.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2584.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2584.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2584.v
./5_gram_verilog_file_2584.v:44: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2585.v
../../../scripts/run_yosys.sh: line 3:  6264 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2586.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2586.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2586.v
./5_gram_verilog_file_2586.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2587.v
../../../scripts/run_yosys.sh: line 3:  6266 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2588.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2588.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2588.v
./5_gram_verilog_file_2588.v:27: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_2589.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2589.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2589.v
./5_gram_verilog_file_2589.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2590.v
../../../scripts/run_yosys.sh: line 3:  6269 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2591.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2591.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2591.v
./5_gram_verilog_file_2591.v:26: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2592.v
../../../scripts/run_yosys.sh: line 3:  6271 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2593.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2593.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2593.v
./5_gram_verilog_file_2593.v:26: ERROR: syntax error, unexpected TOK_TO_SIGNED
Analyzing file: ./5_gram_verilog_file_2594.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2594.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2594.v
./5_gram_verilog_file_2594.v:23: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2595.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2595.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2595.v
./5_gram_verilog_file_2595.v:7: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2596.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2596.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2596.v
./5_gram_verilog_file_2596.v:12: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2597.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2597.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2597.v
./5_gram_verilog_file_2597.v:34: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2598.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2598.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2598.v
./5_gram_verilog_file_2598.v:41: ERROR: syntax error, unexpected '=', expecting ',' or ';'
Analyzing file: ./5_gram_verilog_file_2599.v
../../../scripts/run_yosys.sh: line 3:  6278 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2600.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2600.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2600.v
./5_gram_verilog_file_2600.v:29: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2601.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2601.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2601.v
./5_gram_verilog_file_2601.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2602.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2602.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2602.v
./5_gram_verilog_file_2602.v:17: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2603.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2603.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2603.v
./5_gram_verilog_file_2603.v:44: ERROR: Module port `\id_4' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2604.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2604.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2604.v
./5_gram_verilog_file_2604.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2605.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2605.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2605.v
./5_gram_verilog_file_2605.v:24: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2606.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2606.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2606.v
./5_gram_verilog_file_2606.v:22: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2607.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2607.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2607.v
./5_gram_verilog_file_2607.v:30: ERROR: Module port `\id_2' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2608.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2608.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2608.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2608.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 5ab6571705, CPU: user 0.00s system 0.03s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 2x read_verilog (0 sec), 48% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2609.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2609.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2609.v
./5_gram_verilog_file_2609.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2610.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2610.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2610.v
./5_gram_verilog_file_2610.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2611.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2611.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2611.v
./5_gram_verilog_file_2611.v:16: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_2612.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2612.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2612.v
./5_gram_verilog_file_2612.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2613.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2613.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2613.v
./5_gram_verilog_file_2613.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2614.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2614.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2614.v
./5_gram_verilog_file_2614.v:10: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2615.v
../../../scripts/run_yosys.sh: line 3:  6295 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2616.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2616.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2616.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2616.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: c96051f09e, CPU: user 0.01s system 0.01s, MEM: 82.50 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 61% 1x hierarchy (0 sec), 37% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2617.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2617.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2617.v
./5_gram_verilog_file_2617.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2618.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2618.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2618.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2618.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 0d741d7bed, CPU: user 0.01s system 0.02s, MEM: 82.31 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 53% 1x hierarchy (0 sec), 46% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2619.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2619.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2619.v
./5_gram_verilog_file_2619.v:22: ERROR: Module port `\id_8' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2620.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2620.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2620.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2620.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 2472b406c2, CPU: user 0.01s system 0.01s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 1x hierarchy (0 sec), 49% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2621.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2621.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2621.v
./5_gram_verilog_file_2621.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2622.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2622.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2622.v
./5_gram_verilog_file_2622.v:41: ERROR: syntax error, unexpected TOK_FINAL
Analyzing file: ./5_gram_verilog_file_2623.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2623.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2623.v
./5_gram_verilog_file_2623.v:34: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2624.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2624.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2624.v
./5_gram_verilog_file_2624.v:15: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2625.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2625.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2625.v
./5_gram_verilog_file_2625.v:27: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2626.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2626.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2626.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2626.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Storing AST representation for module `$abstract\module_2'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_2'.
Generating RTLIL representation for module `\module_2'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
Warning: reg '\id_1' is assigned in a continuous assignment at ./5_gram_verilog_file_2626.v:12.10-12.21.
./5_gram_verilog_file_2626.v:15: ERROR: Found non-synthesizable event list!
Analyzing file: ./5_gram_verilog_file_2627.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2627.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2627.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2627.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

End of script. Logfile hash: f490e15b05, CPU: user 0.02s system 0.01s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 51% 1x hierarchy (0 sec), 47% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2628.v
../../../scripts/run_yosys.sh: line 3:  6312 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2629.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2629.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2629.v
./5_gram_verilog_file_2629.v:15: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2630.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2630.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2630.v
./5_gram_verilog_file_2630.v:95: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2631.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2631.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2631.v
./5_gram_verilog_file_2631.v:34: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2632.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2632.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2632.v
./5_gram_verilog_file_2632.v:44: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2633.v
../../../scripts/run_yosys.sh: line 3:  6317 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2634.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2634.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2634.v
./5_gram_verilog_file_2634.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2635.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2635.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2635.v
./5_gram_verilog_file_2635.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2636.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2636.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2636.v
./5_gram_verilog_file_2636.v:39: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2637.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2637.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2637.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2637.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Storing AST representation for module `$abstract\module_2'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_2'.
Generating RTLIL representation for module `\module_2'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_2637.v:14: Warning: Range [-1:-1] select out of bounds on signal `\id_4': Setting 1 LSB bits to undef.
./5_gram_verilog_file_2637.v:14: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = 1'1
    new assignment: { } = { }.

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 96e55b82e8, CPU: user 0.01s system 0.02s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 49% 1x hierarchy (0 sec), 49% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2638.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2638.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2638.v
./5_gram_verilog_file_2638.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2639.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2639.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2639.v
./5_gram_verilog_file_2639.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2640.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2640.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2640.v
./5_gram_verilog_file_2640.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2641.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2641.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2641.v
./5_gram_verilog_file_2641.v:18: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2642.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2642.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2642.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2642.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: e3a460943a, CPU: user 0.01s system 0.01s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 54% 1x hierarchy (0 sec), 45% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2643.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2643.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2643.v
./5_gram_verilog_file_2643.v:7: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2644.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2644.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2644.v
./5_gram_verilog_file_2644.v:7: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2645.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2645.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2645.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2645.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 31a9c6e8e5, CPU: user 0.01s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 1x hierarchy (0 sec), 48% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2646.v
../../../scripts/run_yosys.sh: line 3:  6333 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2647.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2647.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2647.v
./5_gram_verilog_file_2647.v:13: ERROR: Module port `\id_3' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2648.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2648.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2648.v
./5_gram_verilog_file_2648.v:5: ERROR: syntax error, unexpected ',', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_2649.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2649.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2649.v
./5_gram_verilog_file_2649.v:11: ERROR: Module port `\id_1' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2650.v
../../../scripts/run_yosys.sh: line 3:  6337 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2651.v
../../../scripts/run_yosys.sh: line 3:  6338 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2652.v
../../../scripts/run_yosys.sh: line 3:  6339 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2653.v
../../../scripts/run_yosys.sh: line 3:  6340 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2654.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2654.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2654.v
./5_gram_verilog_file_2654.v:10: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2655.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2655.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2655.v
./5_gram_verilog_file_2655.v:23: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2656.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2656.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2656.v
./5_gram_verilog_file_2656.v:42: ERROR: Module port `\id_10' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2657.v
../../../scripts/run_yosys.sh: line 3:  6344 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2658.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2658.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2658.v
./5_gram_verilog_file_2658.v:11: ERROR: Module port `\id_3' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2659.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2659.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2659.v
./5_gram_verilog_file_2659.v:35: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2660.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2660.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2660.v
./5_gram_verilog_file_2660.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2661.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2661.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2661.v
./5_gram_verilog_file_2661.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2662.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2662.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2662.v
./5_gram_verilog_file_2662.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2663.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2663.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2663.v
./5_gram_verilog_file_2663.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2664.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2664.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2664.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2664.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_2664.v:142: Warning: Range [99:1] select out of bounds on signal `\id_29': Setting 92 MSB bits to undef.
./5_gram_verilog_file_2664.v:142: Warning: Ignoring assignment to constant bits:
    old assignment: { 92'x \id_29 [7:1] } = 99'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
    new assignment: \id_29 [7:1] = 7'0000001.
./5_gram_verilog_file_2664.v:144: Warning: Range [22:1] select out of bounds on signal `\id_18': Setting 15 MSB bits to undef.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
./5_gram_verilog_file_2664.v:18: Warning: Range [-1:-1] select out of bounds on signal `\id_2': Setting 1 LSB bits to undef.
./5_gram_verilog_file_2664.v:18: Warning: Range [0:-1] select out of bounds on signal `\id_3': Setting 1 LSB bits to undef.
./5_gram_verilog_file_2664.v:18: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = 1'x
    new assignment: { } = { }.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

Warnings: 6 unique messages, 6 total
End of script. Logfile hash: bb882fa4e8, CPU: user 0.01s system 0.02s, MEM: 82.50 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 56% 1x hierarchy (0 sec), 43% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2665.v
../../../scripts/run_yosys.sh: line 3:  6353 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2666.v
../../../scripts/run_yosys.sh: line 3:  6354 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2667.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2667.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2667.v
./5_gram_verilog_file_2667.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2668.v
../../../scripts/run_yosys.sh: line 3:  6356 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2669.v
../../../scripts/run_yosys.sh: line 3:  6357 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2670.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2670.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2670.v
./5_gram_verilog_file_2670.v:27: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2671.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2671.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2671.v
./5_gram_verilog_file_2671.v:19: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2672.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2672.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2672.v
./5_gram_verilog_file_2672.v:36: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2673.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2673.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2673.v
./5_gram_verilog_file_2673.v:38: ERROR: Module port `\id_4' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2674.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2674.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2674.v
./5_gram_verilog_file_2674.v:6: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2675.v
../../../scripts/run_yosys.sh: line 3:  6363 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2676.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2676.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2676.v
./5_gram_verilog_file_2676.v:27: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2677.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2677.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2677.v
./5_gram_verilog_file_2677.v:13: ERROR: Module port `\id_7' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2678.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2678.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2678.v
./5_gram_verilog_file_2678.v:20: ERROR: Module port `\id_5' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2679.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2679.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2679.v
./5_gram_verilog_file_2679.v:27: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2680.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2680.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2680.v
./5_gram_verilog_file_2680.v:25: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2681.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2681.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2681.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2681.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
./5_gram_verilog_file_2681.v:40: ERROR: Found non-synthesizable event list!
Analyzing file: ./5_gram_verilog_file_2682.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2682.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2682.v
./5_gram_verilog_file_2682.v:6: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_2683.v
../../../scripts/run_yosys.sh: line 3:  6371 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2684.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2684.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2684.v
./5_gram_verilog_file_2684.v:15: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2685.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2685.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2685.v
./5_gram_verilog_file_2685.v:39: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_2686.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2686.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2686.v
./5_gram_verilog_file_2686.v:20: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2687.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2687.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2687.v
./5_gram_verilog_file_2687.v:37: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2688.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2688.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2688.v
./5_gram_verilog_file_2688.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2689.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2689.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2689.v
./5_gram_verilog_file_2689.v:21: ERROR: syntax error, unexpected '[', expecting TOK_ID or '#'
Analyzing file: ./5_gram_verilog_file_2690.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2690.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2690.v
./5_gram_verilog_file_2690.v:49: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2691.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2691.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2691.v
./5_gram_verilog_file_2691.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2692.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2692.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2692.v
./5_gram_verilog_file_2692.v:2: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_2693.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2693.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2693.v
./5_gram_verilog_file_2693.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2694.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2694.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2694.v
./5_gram_verilog_file_2694.v:18: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2695.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2695.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2695.v
./5_gram_verilog_file_2695.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2696.v
../../../scripts/run_yosys.sh: line 3:  6384 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2697.v
../../../scripts/run_yosys.sh: line 3:  6385 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2698.v
../../../scripts/run_yosys.sh: line 3:  6386 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2699.v
../../../scripts/run_yosys.sh: line 3:  6387 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2700.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2700.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2700.v
./5_gram_verilog_file_2700.v:8: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_2701.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2701.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2701.v
./5_gram_verilog_file_2701.v:13: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2702.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2702.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2702.v
./5_gram_verilog_file_2702.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2703.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2703.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2703.v
./5_gram_verilog_file_2703.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2704.v
../../../scripts/run_yosys.sh: line 3:  6392 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2705.v
../../../scripts/run_yosys.sh: line 3:  6393 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2706.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2706.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2706.v
./5_gram_verilog_file_2706.v:3: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_2707.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2707.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2707.v
./5_gram_verilog_file_2707.v:24: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2708.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2708.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2708.v
./5_gram_verilog_file_2708.v:19: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2709.v
../../../scripts/run_yosys.sh: line 3:  6397 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2710.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2710.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2710.v
./5_gram_verilog_file_2710.v:35: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2711.v
../../../scripts/run_yosys.sh: line 3:  6399 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2712.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2712.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2712.v
./5_gram_verilog_file_2712.v:24: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2713.v
../../../scripts/run_yosys.sh: line 3:  6401 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2714.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2714.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2714.v
./5_gram_verilog_file_2714.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2715.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2715.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2715.v
./5_gram_verilog_file_2715.v:30: ERROR: syntax error, unexpected '=', expecting ',' or ';'
Analyzing file: ./5_gram_verilog_file_2716.v
../../../scripts/run_yosys.sh: line 3:  6404 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2717.v
../../../scripts/run_yosys.sh: line 3:  6405 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2718.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2718.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2718.v
./5_gram_verilog_file_2718.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2719.v
../../../scripts/run_yosys.sh: line 3:  6407 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2720.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2720.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2720.v
./5_gram_verilog_file_2720.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2721.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2721.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2721.v
./5_gram_verilog_file_2721.v:54: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_2722.v
../../../scripts/run_yosys.sh: line 3:  6410 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2723.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2723.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2723.v
./5_gram_verilog_file_2723.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2724.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2724.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2724.v
./5_gram_verilog_file_2724.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2725.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2725.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2725.v
./5_gram_verilog_file_2725.v:14: ERROR: syntax error, unexpected ';', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_2726.v
../../../scripts/run_yosys.sh: line 3:  6414 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2727.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2727.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2727.v
./5_gram_verilog_file_2727.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2728.v
../../../scripts/run_yosys.sh: line 3:  6416 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2729.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2729.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2729.v
./5_gram_verilog_file_2729.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2730.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2730.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2730.v
./5_gram_verilog_file_2730.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2731.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2731.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2731.v
./5_gram_verilog_file_2731.v:22: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2732.v
../../../scripts/run_yosys.sh: line 3:  6420 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2733.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2733.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2733.v
./5_gram_verilog_file_2733.v:46: ERROR: Module port `\id_21' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2734.v
../../../scripts/run_yosys.sh: line 3:  6422 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2735.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2735.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2735.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2735.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: f5dc45af24, CPU: user 0.01s system 0.01s, MEM: 82.50 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 51% 2x read_verilog (0 sec), 48% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2736.v
../../../scripts/run_yosys.sh: line 3:  6425 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2737.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2737.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2737.v
./5_gram_verilog_file_2737.v:8: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2738.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2738.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2738.v
./5_gram_verilog_file_2738.v:18: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2739.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2739.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2739.v
./5_gram_verilog_file_2739.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2740.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2740.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2740.v
./5_gram_verilog_file_2740.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2741.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2741.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2741.v
./5_gram_verilog_file_2741.v:117: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2742.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2742.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2742.v
./5_gram_verilog_file_2742.v:10: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2743.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2743.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2743.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2743.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_2743.v:78: Warning: Range select out of bounds on signal `\id_27': Setting result bit to undef.
./5_gram_verilog_file_2743.v:78: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = 1'1
    new assignment: { } = { }.
./5_gram_verilog_file_2743.v:79: Warning: Range select out of bounds on signal `\id_22': Setting result bit to undef.
./5_gram_verilog_file_2743.v:79: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = 1'0
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

Warnings: 4 unique messages, 4 total
End of script. Logfile hash: edd3bf9126, CPU: user 0.00s system 0.02s, MEM: 82.31 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 2x read_verilog (0 sec), 49% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2744.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2744.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2744.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2744.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_2744.v:29: Warning: Ignoring assignment to constant bits:
    old assignment: 23 = { 31'0000000000000000000000000000000 \id_3 }
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 6479f3d7ca, CPU: user 0.00s system 0.02s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 52% 1x hierarchy (0 sec), 46% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2745.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2745.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2745.v
./5_gram_verilog_file_2745.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2746.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2746.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2746.v
./5_gram_verilog_file_2746.v:26: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2747.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2747.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2747.v
./5_gram_verilog_file_2747.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2748.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2748.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2748.v
./5_gram_verilog_file_2748.v:9: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2749.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2749.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2749.v
./5_gram_verilog_file_2749.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2750.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2750.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2750.v
./5_gram_verilog_file_2750.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2751.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2751.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2751.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2751.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_2751.v:31: Warning: Range [-1:-1] select out of bounds on signal `\id_1': Setting 1 LSB bits to undef.
./5_gram_verilog_file_2751.v:31: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = \id_7
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).
Warning: Resizing cell port module_1.modCall_1.id_3 from 32 bits to 1 bits.
Warning: Resizing cell port module_1.modCall_1.id_4 from 32 bits to 1 bits.

Warnings: 4 unique messages, 4 total
End of script. Logfile hash: 900272b312, CPU: user 0.02s system 0.00s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 58% 1x hierarchy (0 sec), 41% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2752.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2752.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2752.v
./5_gram_verilog_file_2752.v:107: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_2753.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2753.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2753.v
./5_gram_verilog_file_2753.v:6: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2754.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2754.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2754.v
./5_gram_verilog_file_2754.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2755.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2755.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2755.v
./5_gram_verilog_file_2755.v:15: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2756.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2756.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2756.v
./5_gram_verilog_file_2756.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2757.v
../../../scripts/run_yosys.sh: line 3:  6449 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2758.v
../../../scripts/run_yosys.sh: line 3:  6450 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2759.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2759.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2759.v
./5_gram_verilog_file_2759.v:25: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2760.v
../../../scripts/run_yosys.sh: line 3:  6452 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2761.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2761.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2761.v
./5_gram_verilog_file_2761.v:22: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_2762.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2762.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2762.v
./5_gram_verilog_file_2762.v:27: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2763.v
../../../scripts/run_yosys.sh: line 3:  6455 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2764.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2764.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2764.v
./5_gram_verilog_file_2764.v:91: ERROR: Module port `\id_10' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2765.v
../../../scripts/run_yosys.sh: line 3:  6457 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2766.v
../../../scripts/run_yosys.sh: line 3:  6458 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2767.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2767.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2767.v
./5_gram_verilog_file_2767.v:38: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2768.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2768.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2768.v
./5_gram_verilog_file_2768.v:20: ERROR: Module port `\id_16' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2769.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2769.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2769.v
./5_gram_verilog_file_2769.v:20: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2770.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2770.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2770.v
./5_gram_verilog_file_2770.v:36: ERROR: Module port `\id_6' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2771.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2771.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2771.v
./5_gram_verilog_file_2771.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2772.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2772.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2772.v
./5_gram_verilog_file_2772.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2773.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2773.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2773.v
./5_gram_verilog_file_2773.v:5: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2774.v
../../../scripts/run_yosys.sh: line 3:  6466 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2775.v
../../../scripts/run_yosys.sh: line 3:  6467 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2776.v
../../../scripts/run_yosys.sh: line 3:  6468 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2777.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2777.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2777.v
./5_gram_verilog_file_2777.v:5: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2778.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2778.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2778.v
./5_gram_verilog_file_2778.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2779.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2779.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2779.v
./5_gram_verilog_file_2779.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2780.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2780.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2780.v
./5_gram_verilog_file_2780.v:5: ERROR: Assignments within expressions are only permitted within procedures.
Analyzing file: ./5_gram_verilog_file_2781.v
../../../scripts/run_yosys.sh: line 3:  6473 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2782.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2782.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2782.v
./5_gram_verilog_file_2782.v:7: ERROR: Re-definition of module `$abstract\module_0'!
Analyzing file: ./5_gram_verilog_file_2783.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2783.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2783.v
./5_gram_verilog_file_2783.v:28: ERROR: syntax error, unexpected '=', expecting ',' or ';'
Analyzing file: ./5_gram_verilog_file_2784.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2784.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2784.v
./5_gram_verilog_file_2784.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2785.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2785.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2785.v
./5_gram_verilog_file_2785.v:26: ERROR: Module port `\id_12' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2786.v
../../../scripts/run_yosys.sh: line 3:  6478 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2787.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2787.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2787.v
./5_gram_verilog_file_2787.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2788.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2788.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2788.v
./5_gram_verilog_file_2788.v:48: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_2789.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2789.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2789.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2789.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).
Warning: Resizing cell port module_1.modCall_1.id_3 from 32 bits to 1 bits.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: ca0f1c99c6, CPU: user 0.00s system 0.02s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 54% 1x hierarchy (0 sec), 45% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2790.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2790.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2790.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2790.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

End of script. Logfile hash: 6ce7bfa21c, CPU: user 0.01s system 0.02s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 53% 2x read_verilog (0 sec), 46% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2791.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2791.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2791.v
./5_gram_verilog_file_2791.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2792.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2792.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2792.v
./5_gram_verilog_file_2792.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2793.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2793.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2793.v
./5_gram_verilog_file_2793.v:14: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2794.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2794.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2794.v
./5_gram_verilog_file_2794.v:12: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_2795.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2795.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2795.v
./5_gram_verilog_file_2795.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2796.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2796.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2796.v
./5_gram_verilog_file_2796.v:14: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2797.v
../../../scripts/run_yosys.sh: line 3:  6491 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2798.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2798.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2798.v
./5_gram_verilog_file_2798.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2799.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2799.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2799.v
./5_gram_verilog_file_2799.v:20: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2800.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2800.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2800.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2800.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_2800.v:73: Warning: Range select out of bounds on signal `\id_5': Setting result bit to undef.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: d84e9b98b1, CPU: user 0.01s system 0.02s, MEM: 82.31 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 54% 1x hierarchy (0 sec), 45% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2801.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2801.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2801.v
./5_gram_verilog_file_2801.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2802.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2802.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2802.v
./5_gram_verilog_file_2802.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2803.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2803.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2803.v
./5_gram_verilog_file_2803.v:14: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2804.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2804.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2804.v
./5_gram_verilog_file_2804.v:36: ERROR: Module port `\_id_17' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2805.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2805.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2805.v
./5_gram_verilog_file_2805.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2806.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2806.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2806.v
./5_gram_verilog_file_2806.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2807.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2807.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2807.v
./5_gram_verilog_file_2807.v:17: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2808.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2808.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2808.v
./5_gram_verilog_file_2808.v:20: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2809.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2809.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2809.v
./5_gram_verilog_file_2809.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2810.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2810.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2810.v
./5_gram_verilog_file_2810.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2811.v
../../../scripts/run_yosys.sh: line 3:  6506 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2812.v
../../../scripts/run_yosys.sh: line 3:  6507 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2813.v
../../../scripts/run_yosys.sh: line 3:  6508 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2814.v
../../../scripts/run_yosys.sh: line 3:  6509 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2815.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2815.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2815.v
./5_gram_verilog_file_2815.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2816.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2816.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2816.v
./5_gram_verilog_file_2816.v:69: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2817.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2817.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2817.v
./5_gram_verilog_file_2817.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2818.v
../../../scripts/run_yosys.sh: line 3:  6513 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2819.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2819.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2819.v
./5_gram_verilog_file_2819.v:7: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2820.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2820.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2820.v
./5_gram_verilog_file_2820.v:17: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2821.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2821.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2821.v
./5_gram_verilog_file_2821.v:7: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_2822.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2822.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2822.v
./5_gram_verilog_file_2822.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2823.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2823.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2823.v
./5_gram_verilog_file_2823.v:50: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2824.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2824.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2824.v
./5_gram_verilog_file_2824.v:29: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2825.v
../../../scripts/run_yosys.sh: line 3:  6520 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2826.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2826.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2826.v
./5_gram_verilog_file_2826.v:17: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2827.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2827.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2827.v
./5_gram_verilog_file_2827.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2828.v
../../../scripts/run_yosys.sh: line 3:  6523 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2829.v
../../../scripts/run_yosys.sh: line 3:  6524 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2830.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2830.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2830.v
./5_gram_verilog_file_2830.v:18: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2831.v
../../../scripts/run_yosys.sh: line 3:  6526 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2832.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2832.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2832.v
./5_gram_verilog_file_2832.v:51: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2833.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2833.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2833.v
./5_gram_verilog_file_2833.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2834.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2834.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2834.v
./5_gram_verilog_file_2834.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2835.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2835.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2835.v
./5_gram_verilog_file_2835.v:12: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2836.v
../../../scripts/run_yosys.sh: line 3:  6531 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2837.v
../../../scripts/run_yosys.sh: line 3:  6532 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2838.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2838.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2838.v
./5_gram_verilog_file_2838.v:27: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2839.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2839.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2839.v
./5_gram_verilog_file_2839.v:49: ERROR: integer/genvar types cannot have packed dimensions.
Analyzing file: ./5_gram_verilog_file_2840.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2840.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2840.v
./5_gram_verilog_file_2840.v:18: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2841.v
../../../scripts/run_yosys.sh: line 3:  6536 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2842.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2842.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2842.v
./5_gram_verilog_file_2842.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2843.v
../../../scripts/run_yosys.sh: line 3:  6538 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2844.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2844.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2844.v
./5_gram_verilog_file_2844.v:9: ERROR: integer/genvar types cannot have packed dimensions.
Analyzing file: ./5_gram_verilog_file_2845.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2845.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2845.v
./5_gram_verilog_file_2845.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2846.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2846.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2846.v
./5_gram_verilog_file_2846.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2847.v
../../../scripts/run_yosys.sh: line 3:  6542 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2848.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2848.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2848.v
./5_gram_verilog_file_2848.v:15: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2849.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2849.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2849.v
./5_gram_verilog_file_2849.v:3: ERROR: syntax error, unexpected '=', expecting ',' or ';'
Analyzing file: ./5_gram_verilog_file_2850.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2850.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2850.v
./5_gram_verilog_file_2850.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2851.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2851.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2851.v
./5_gram_verilog_file_2851.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2852.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2852.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2852.v
./5_gram_verilog_file_2852.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2853.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2853.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2853.v
./5_gram_verilog_file_2853.v:29: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2854.v
../../../scripts/run_yosys.sh: line 3:  6549 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2855.v
../../../scripts/run_yosys.sh: line 3:  6550 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2856.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2856.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2856.v
./5_gram_verilog_file_2856.v:34: ERROR: syntax error, unexpected TOK_LOGIC, expecting TOK_ID or '#'
Analyzing file: ./5_gram_verilog_file_2857.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2857.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2857.v
./5_gram_verilog_file_2857.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2858.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2858.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2858.v
./5_gram_verilog_file_2858.v:18: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2859.v
../../../scripts/run_yosys.sh: line 3:  6554 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2860.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2860.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2860.v
./5_gram_verilog_file_2860.v:6: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2861.v
../../../scripts/run_yosys.sh: line 3:  6556 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2862.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2862.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2862.v
./5_gram_verilog_file_2862.v:15: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2863.v
../../../scripts/run_yosys.sh: line 3:  6558 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2864.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2864.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2864.v
./5_gram_verilog_file_2864.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2865.v
../../../scripts/run_yosys.sh: line 3:  6560 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2866.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2866.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2866.v
./5_gram_verilog_file_2866.v:42: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2867.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2867.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2867.v
./5_gram_verilog_file_2867.v:64: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2868.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2868.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2868.v
./5_gram_verilog_file_2868.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2869.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2869.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2869.v
./5_gram_verilog_file_2869.v:35: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2870.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2870.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2870.v
./5_gram_verilog_file_2870.v:2: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_2871.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2871.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2871.v
./5_gram_verilog_file_2871.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2872.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2872.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2872.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2872.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 9339854dd7, CPU: user 0.01s system 0.01s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 54% 1x hierarchy (0 sec), 45% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2873.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2873.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2873.v
./5_gram_verilog_file_2873.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2874.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2874.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2874.v
./5_gram_verilog_file_2874.v:10: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_2875.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2875.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2875.v
./5_gram_verilog_file_2875.v:11: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2876.v
../../../scripts/run_yosys.sh: line 3:  6572 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2877.v
../../../scripts/run_yosys.sh: line 3:  6573 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2878.v
../../../scripts/run_yosys.sh: line 3:  6574 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2879.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2879.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2879.v
./5_gram_verilog_file_2879.v:7: ERROR: Module port `\id_1' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2880.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2880.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2880.v
./5_gram_verilog_file_2880.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2881.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2881.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2881.v
./5_gram_verilog_file_2881.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2882.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2882.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2882.v
./5_gram_verilog_file_2882.v:9: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2883.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2883.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2883.v
./5_gram_verilog_file_2883.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2884.v
../../../scripts/run_yosys.sh: line 3:  6580 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2885.v
../../../scripts/run_yosys.sh: line 3:  6581 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2886.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2886.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2886.v
./5_gram_verilog_file_2886.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2887.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2887.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2887.v
./5_gram_verilog_file_2887.v:10: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2888.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2888.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2888.v
./5_gram_verilog_file_2888.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2889.v
../../../scripts/run_yosys.sh: line 3:  6585 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2890.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2890.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2890.v
./5_gram_verilog_file_2890.v:8: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2891.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2891.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2891.v
./5_gram_verilog_file_2891.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2892.v
../../../scripts/run_yosys.sh: line 3:  6588 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2893.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2893.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2893.v
./5_gram_verilog_file_2893.v:8: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2894.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2894.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2894.v
./5_gram_verilog_file_2894.v:36: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2895.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2895.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2895.v
./5_gram_verilog_file_2895.v:5: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2896.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2896.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2896.v
./5_gram_verilog_file_2896.v:8: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2897.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2897.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2897.v
./5_gram_verilog_file_2897.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2898.v
../../../scripts/run_yosys.sh: line 3:  6594 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2899.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2899.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2899.v
./5_gram_verilog_file_2899.v:15: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2900.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2900.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2900.v
./5_gram_verilog_file_2900.v:7: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2901.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2901.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2901.v
./5_gram_verilog_file_2901.v:26: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2902.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2902.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2902.v
./5_gram_verilog_file_2902.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2903.v
../../../scripts/run_yosys.sh: line 3:  6599 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2904.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2904.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2904.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2904.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 4a5eb6eaf3, CPU: user 0.00s system 0.02s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 53% 1x hierarchy (0 sec), 46% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2905.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2905.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2905.v
./5_gram_verilog_file_2905.v:17: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2906.v
../../../scripts/run_yosys.sh: line 3:  6603 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2907.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2907.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2907.v
./5_gram_verilog_file_2907.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2908.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2908.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2908.v
./5_gram_verilog_file_2908.v:18: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2909.v
../../../scripts/run_yosys.sh: line 3:  6606 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2910.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2910.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2910.v
./5_gram_verilog_file_2910.v:15: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2911.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2911.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2911.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2911.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
./5_gram_verilog_file_2911.v:9: Warning: Range [-1:-1] select out of bounds on signal `\id_12': Setting 1 LSB bits to undef.
./5_gram_verilog_file_2911.v:14: Warning: Range select out of bounds on signal `\id_3': Setting result bit to undef.
./5_gram_verilog_file_2911.v:14: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = \id_16
    new assignment: { } = { }.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: c434e48314, CPU: user 0.01s system 0.01s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 54% 1x hierarchy (0 sec), 44% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2912.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2912.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2912.v
./5_gram_verilog_file_2912.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2913.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2913.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2913.v
./5_gram_verilog_file_2913.v:35: ERROR: Module port `\id_6' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2914.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2914.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2914.v
./5_gram_verilog_file_2914.v:10: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2915.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2915.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2915.v
./5_gram_verilog_file_2915.v:35: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2916.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2916.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2916.v
./5_gram_verilog_file_2916.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2917.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2917.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2917.v
./5_gram_verilog_file_2917.v:5: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2918.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2918.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2918.v
./5_gram_verilog_file_2918.v:12: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2919.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2919.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2919.v
./5_gram_verilog_file_2919.v:12: ERROR: Module port `\id_6' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2920.v
../../../scripts/run_yosys.sh: line 3:  6618 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2921.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2921.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2921.v
./5_gram_verilog_file_2921.v:17: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2922.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2922.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2922.v
./5_gram_verilog_file_2922.v:10: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2923.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2923.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2923.v
./5_gram_verilog_file_2923.v:26: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2924.v
../../../scripts/run_yosys.sh: line 3:  6622 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2925.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2925.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2925.v
./5_gram_verilog_file_2925.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2926.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2926.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2926.v
./5_gram_verilog_file_2926.v:34: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2927.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2927.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2927.v
./5_gram_verilog_file_2927.v:11: ERROR: syntax error, unexpected '#', expecting TOK_FINAL or TOK_PROPERTY or '('
Analyzing file: ./5_gram_verilog_file_2928.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2928.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2928.v
./5_gram_verilog_file_2928.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2929.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2929.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2929.v
./5_gram_verilog_file_2929.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2930.v
../../../scripts/run_yosys.sh: line 3:  6628 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2931.v
../../../scripts/run_yosys.sh: line 3:  6629 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2932.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2932.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2932.v
./5_gram_verilog_file_2932.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2933.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2933.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2933.v
./5_gram_verilog_file_2933.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2934.v
../../../scripts/run_yosys.sh: line 3:  6632 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2935.v
../../../scripts/run_yosys.sh: line 3:  6633 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2936.v
../../../scripts/run_yosys.sh: line 3:  6634 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2937.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2937.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2937.v
./5_gram_verilog_file_2937.v:35: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_2938.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2938.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2938.v
./5_gram_verilog_file_2938.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2939.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2939.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2939.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2939.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 7214a06ee3, CPU: user 0.00s system 0.02s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 55% 1x hierarchy (0 sec), 44% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2940.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2940.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2940.v
./5_gram_verilog_file_2940.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2941.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2941.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2941.v
./5_gram_verilog_file_2941.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2942.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2942.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2942.v
./5_gram_verilog_file_2942.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2943.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2943.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2943.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2943.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_2943.v:49: Warning: Ignoring assignment to constant bits:
    old assignment: 56 = 1
    new assignment: { } = { }.
./5_gram_verilog_file_2943.v:61: Warning: Range [-1:-1] select out of bounds on signal `\id_1': Setting 1 LSB bits to undef.
./5_gram_verilog_file_2943.v:61: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = 1'1
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).
Warning: Resizing cell port module_1.modCall_1._id_7 from 32 bits to 1 bits.
ERROR: Output port module_1.modCall_1._id_7 (module_0) is connected to constants: 1'0
Analyzing file: ./5_gram_verilog_file_2944.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2944.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2944.v
./5_gram_verilog_file_2944.v:13: ERROR: Module port `\id_3' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2945.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2945.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2945.v
./5_gram_verilog_file_2945.v:18: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2946.v
../../../scripts/run_yosys.sh: line 3:  6645 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2947.v
../../../scripts/run_yosys.sh: line 3:  6646 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2948.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2948.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2948.v
./5_gram_verilog_file_2948.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2949.v
../../../scripts/run_yosys.sh: line 3:  6648 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2950.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2950.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2950.v
./5_gram_verilog_file_2950.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2951.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2951.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2951.v
./5_gram_verilog_file_2951.v:14: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2952.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2952.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2952.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2952.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
ERROR: Output port module_1.modCall_1.id_1 (module_0) is connected to constants: 1'1
Analyzing file: ./5_gram_verilog_file_2953.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2953.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2953.v
./5_gram_verilog_file_2953.v:37: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2954.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2954.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2954.v
./5_gram_verilog_file_2954.v:7: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2955.v
../../../scripts/run_yosys.sh: line 3:  6654 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2956.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2956.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2956.v
./5_gram_verilog_file_2956.v:71: ERROR: syntax error, unexpected TOK_TO_SIGNED
Analyzing file: ./5_gram_verilog_file_2957.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2957.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2957.v
./5_gram_verilog_file_2957.v:5: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2958.v
../../../scripts/run_yosys.sh: line 3:  6657 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2959.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2959.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2959.v
./5_gram_verilog_file_2959.v:29: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2960.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2960.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2960.v
./5_gram_verilog_file_2960.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2961.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2961.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2961.v
./5_gram_verilog_file_2961.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2962.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2962.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2962.v
./5_gram_verilog_file_2962.v:29: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2963.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2963.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2963.v
./5_gram_verilog_file_2963.v:47: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2964.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2964.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2964.v
./5_gram_verilog_file_2964.v:35: ERROR: Module port `\id_19' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2965.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2965.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2965.v
./5_gram_verilog_file_2965.v:5: ERROR: syntax error, unexpected TOK_TO_SIGNED
Analyzing file: ./5_gram_verilog_file_2966.v
../../../scripts/run_yosys.sh: line 3:  6665 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2967.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2967.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2967.v
./5_gram_verilog_file_2967.v:38: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2968.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2968.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2968.v
./5_gram_verilog_file_2968.v:99: ERROR: Module port `\id_10' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2969.v
../../../scripts/run_yosys.sh: line 3:  6668 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2970.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2970.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2970.v
./5_gram_verilog_file_2970.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2971.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2971.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2971.v
./5_gram_verilog_file_2971.v:12: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2972.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2972.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2972.v
./5_gram_verilog_file_2972.v:22: ERROR: Module port `\id_8' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2973.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2973.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2973.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2973.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_2973.v:35: Warning: Range [-1:-1] select out of bounds on signal `\id_2': Setting 1 LSB bits to undef.
./5_gram_verilog_file_2973.v:35: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = \id_7
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
./5_gram_verilog_file_2973.v:10: Warning: Range [-1:-1] select out of bounds on signal `\id_1': Setting 1 LSB bits to undef.
./5_gram_verilog_file_2973.v:11: Warning: Range [-1:-1] select out of bounds on signal `\id_2': Setting 1 LSB bits to undef.
./5_gram_verilog_file_2973.v:11: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = 1'1
    new assignment: { } = { }.
Mapping positional arguments of cell module_1.modCall_1 (module_0).
Warning: Resizing cell port module_1.modCall_1.id_3 from 42 bits to 1 bits.

Warnings: 5 unique messages, 6 total
End of script. Logfile hash: 72e5eb34e9, CPU: user 0.01s system 0.02s, MEM: 82.31 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 54% 1x hierarchy (0 sec), 45% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2974.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2974.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2974.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2974.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

End of script. Logfile hash: 005e785920, CPU: user 0.01s system 0.01s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 52% 1x hierarchy (0 sec), 47% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2975.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2975.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2975.v
./5_gram_verilog_file_2975.v:7: ERROR: syntax error, unexpected ';', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_2976.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2976.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2976.v
./5_gram_verilog_file_2976.v:24: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_2977.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2977.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2977.v
./5_gram_verilog_file_2977.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2978.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2978.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2978.v
./5_gram_verilog_file_2978.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2979.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2979.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2979.v
./5_gram_verilog_file_2979.v:17: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2980.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2980.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2980.v
./5_gram_verilog_file_2980.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2981.v
../../../scripts/run_yosys.sh: line 3:  6682 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2982.v
../../../scripts/run_yosys.sh: line 3:  6683 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2983.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2983.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2983.v
./5_gram_verilog_file_2983.v:19: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2984.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2984.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2984.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2984.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

End of script. Logfile hash: 498fcd6ee3, CPU: user 0.00s system 0.02s, MEM: 81.19 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 55% 2x read_verilog (0 sec), 43% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2985.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2985.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2985.v
./5_gram_verilog_file_2985.v:20: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_2986.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2986.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2986.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2986.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
./5_gram_verilog_file_2986.v:0: ERROR: Defparam argument `id_37 . id_37` does not match a cell!
Analyzing file: ./5_gram_verilog_file_2987.v
../../../scripts/run_yosys.sh: line 3:  6689 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2988.v
../../../scripts/run_yosys.sh: line 3:  6690 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2989.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2989.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2989.v
./5_gram_verilog_file_2989.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2990.v
../../../scripts/run_yosys.sh: line 3:  6692 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2991.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2991.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2991.v
./5_gram_verilog_file_2991.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2992.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2992.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2992.v
./5_gram_verilog_file_2992.v:13: ERROR: Module port `\id_3' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_2993.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2993.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2993.v
Parsing SystemVerilog input from `./5_gram_verilog_file_2993.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 9b3349b485, CPU: user 0.01s system 0.01s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 1x hierarchy (0 sec), 49% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_2994.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2994.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2994.v
./5_gram_verilog_file_2994.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_2995.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2995.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2995.v
./5_gram_verilog_file_2995.v:18: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2996.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2996.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2996.v
./5_gram_verilog_file_2996.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_2997.v
../../../scripts/run_yosys.sh: line 3:  6700 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2998.v
../../../scripts/run_yosys.sh: line 3:  6701 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_2999.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_2999.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_2999.v
./5_gram_verilog_file_2999.v:21: ERROR: Module port `\id_6' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_3000.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3000.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3000.v
./5_gram_verilog_file_3000.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3001.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3001.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3001.v
./5_gram_verilog_file_3001.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3002.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3002.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3002.v
./5_gram_verilog_file_3002.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3003.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3003.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3003.v
./5_gram_verilog_file_3003.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3004.v
../../../scripts/run_yosys.sh: line 3:  6707 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3005.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3005.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3005.v
./5_gram_verilog_file_3005.v:101: ERROR: syntax error, unexpected TOK_TO_SIGNED
Analyzing file: ./5_gram_verilog_file_3006.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3006.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3006.v
./5_gram_verilog_file_3006.v:9: ERROR: syntax error, unexpected ';', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_3007.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3007.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3007.v
./5_gram_verilog_file_3007.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3008.v
../../../scripts/run_yosys.sh: line 3:  6711 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3009.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3009.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3009.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3009.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).
Warning: Resizing cell port module_1.modCall_1.id_1 from 3 bits to 1 bits.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 91038989af, CPU: user 0.01s system 0.01s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 1x hierarchy (0 sec), 49% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3010.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3010.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3010.v
./5_gram_verilog_file_3010.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3011.v
../../../scripts/run_yosys.sh: line 3:  6715 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3012.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3012.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3012.v
./5_gram_verilog_file_3012.v:29: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3013.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3013.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3013.v
./5_gram_verilog_file_3013.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3014.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3014.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3014.v
./5_gram_verilog_file_3014.v:12: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3015.v
../../../scripts/run_yosys.sh: line 3:  6719 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3016.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3016.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3016.v
./5_gram_verilog_file_3016.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3017.v
../../../scripts/run_yosys.sh: line 3:  6721 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3018.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3018.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3018.v
./5_gram_verilog_file_3018.v:18: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_3019.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3019.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3019.v
./5_gram_verilog_file_3019.v:10: ERROR: Module port `\id_6' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_3020.v
../../../scripts/run_yosys.sh: line 3:  6724 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3021.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3021.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3021.v
./5_gram_verilog_file_3021.v:47: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3022.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3022.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3022.v
./5_gram_verilog_file_3022.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3023.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3023.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3023.v
./5_gram_verilog_file_3023.v:15: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3024.v
../../../scripts/run_yosys.sh: line 3:  6728 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3025.v
../../../scripts/run_yosys.sh: line 3:  6729 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3026.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3026.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3026.v
./5_gram_verilog_file_3026.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3027.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3027.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3027.v
./5_gram_verilog_file_3027.v:32: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3028.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3028.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3028.v
./5_gram_verilog_file_3028.v:13: ERROR: Module port `\id_2' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_3029.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3029.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3029.v
./5_gram_verilog_file_3029.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3030.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3030.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3030.v
./5_gram_verilog_file_3030.v:6: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_3031.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3031.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3031.v
./5_gram_verilog_file_3031.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3032.v
../../../scripts/run_yosys.sh: line 3:  6736 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3033.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3033.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3033.v
./5_gram_verilog_file_3033.v:39: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3034.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3034.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3034.v
./5_gram_verilog_file_3034.v:20: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3035.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3035.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3035.v
./5_gram_verilog_file_3035.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3036.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3036.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3036.v
./5_gram_verilog_file_3036.v:37: ERROR: Assignments within expressions are only permitted within procedures.
Analyzing file: ./5_gram_verilog_file_3037.v
../../../scripts/run_yosys.sh: line 3:  6741 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3038.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3038.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3038.v
./5_gram_verilog_file_3038.v:11: ERROR: Module port `\id_1' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_3039.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3039.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3039.v
./5_gram_verilog_file_3039.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3040.v
../../../scripts/run_yosys.sh: line 3:  6744 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3041.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3041.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3041.v
./5_gram_verilog_file_3041.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3042.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3042.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3042.v
./5_gram_verilog_file_3042.v:17: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3043.v
../../../scripts/run_yosys.sh: line 3:  6747 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3044.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3044.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3044.v
./5_gram_verilog_file_3044.v:65: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_3045.v
../../../scripts/run_yosys.sh: line 3:  6749 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3046.v
../../../scripts/run_yosys.sh: line 3:  6750 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3047.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3047.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3047.v
./5_gram_verilog_file_3047.v:5: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3048.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3048.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3048.v
./5_gram_verilog_file_3048.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3049.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3049.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3049.v
./5_gram_verilog_file_3049.v:15: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_3050.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3050.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3050.v
./5_gram_verilog_file_3050.v:10: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3051.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3051.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3051.v
./5_gram_verilog_file_3051.v:52: ERROR: syntax error, unexpected '#'
Analyzing file: ./5_gram_verilog_file_3052.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3052.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3052.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3052.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Storing AST representation for module `$abstract\module_2'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_2'.
Generating RTLIL representation for module `\module_2'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

End of script. Logfile hash: b90e4c789c, CPU: user 0.01s system 0.02s, MEM: 81.19 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 55% 2x read_verilog (0 sec), 43% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3053.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3053.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3053.v
./5_gram_verilog_file_3053.v:9: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3054.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3054.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3054.v
./5_gram_verilog_file_3054.v:31: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3055.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3055.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3055.v
./5_gram_verilog_file_3055.v:91: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_3056.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3056.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3056.v
./5_gram_verilog_file_3056.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3057.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3057.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3057.v
./5_gram_verilog_file_3057.v:15: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3058.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3058.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3058.v
./5_gram_verilog_file_3058.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3059.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3059.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3059.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3059.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_3059.v:114: Warning: Range [0:-1] select out of bounds on signal `\id_6': Setting 1 LSB bits to undef.
./5_gram_verilog_file_3059.v:114: Warning: Ignoring assignment to constant bits:
    old assignment: { \id_6 [0] 1'x } = 2'11
    new assignment: \id_6 [0] = 1'1.
./5_gram_verilog_file_3059.v:112: Warning: Range [-1:-1] select out of bounds on signal `\id_5': Setting 1 LSB bits to undef.
./5_gram_verilog_file_3059.v:112: Warning: Range [-1:-1] select out of bounds on signal `\id_5': Setting 1 LSB bits to undef.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
./5_gram_verilog_file_3059.v:12: Warning: Identifier `\module_0' is implicitly declared.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

Warnings: 4 unique messages, 5 total
End of script. Logfile hash: edcf92a362, CPU: user 0.02s system 0.01s, MEM: 83.06 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 59% 1x hierarchy (0 sec), 40% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3060.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3060.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3060.v
./5_gram_verilog_file_3060.v:20: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3061.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3061.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3061.v
./5_gram_verilog_file_3061.v:69: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_3062.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3062.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3062.v
./5_gram_verilog_file_3062.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3063.v
../../../scripts/run_yosys.sh: line 3:  6769 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3064.v
../../../scripts/run_yosys.sh: line 3:  6770 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3065.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3065.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3065.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3065.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 6b7c09295c, CPU: user 0.00s system 0.02s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 57% 1x hierarchy (0 sec), 42% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3066.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3066.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3066.v
./5_gram_verilog_file_3066.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3067.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3067.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3067.v
./5_gram_verilog_file_3067.v:10: ERROR: syntax error, unexpected TOK_TO_UNSIGNED
Analyzing file: ./5_gram_verilog_file_3068.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3068.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3068.v
./5_gram_verilog_file_3068.v:15: ERROR: Module port `\id_7' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_3069.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3069.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3069.v
./5_gram_verilog_file_3069.v:21: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3070.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3070.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3070.v
./5_gram_verilog_file_3070.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3071.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3071.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3071.v
./5_gram_verilog_file_3071.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3072.v
../../../scripts/run_yosys.sh: line 3:  6779 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3073.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3073.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3073.v
./5_gram_verilog_file_3073.v:6: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3074.v
../../../scripts/run_yosys.sh: line 3:  6781 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3075.v
../../../scripts/run_yosys.sh: line 3:  6782 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3076.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3076.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3076.v
./5_gram_verilog_file_3076.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3077.v
../../../scripts/run_yosys.sh: line 3:  6784 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3078.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3078.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3078.v
./5_gram_verilog_file_3078.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3079.v
../../../scripts/run_yosys.sh: line 3:  6786 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3080.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3080.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3080.v
./5_gram_verilog_file_3080.v:5: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3081.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3081.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3081.v
./5_gram_verilog_file_3081.v:22: ERROR: Module port `\id_14' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_3082.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3082.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3082.v
./5_gram_verilog_file_3082.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3083.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3083.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3083.v
./5_gram_verilog_file_3083.v:32: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3084.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3084.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3084.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3084.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_3084.v:79: Warning: Ignoring assignment to constant bits:
    old assignment: 93 = { 24'000000000000000000000000 \id_1 }
    new assignment: { } = { }.
./5_gram_verilog_file_3084.v:80: Warning: Range select out of bounds on signal `\id_1': Setting result bit to undef.
./5_gram_verilog_file_3084.v:80: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = 1'1
    new assignment: { } = { }.
./5_gram_verilog_file_3084.v:82: Warning: Ignoring assignment to constant bits:
    old assignment: 93 = { 31'0000000000000000000000000000000 \id_3 [0] }
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
./5_gram_verilog_file_3084.v:48: Warning: Identifier `\module_1.id_2' is implicitly declared.
Mapping positional arguments of cell module_1.modCall_1 (module_0).
Warning: Resizing cell port module_1.modCall_1.id_3 from 32 bits to 1 bits.
Warning: Resizing cell port module_1.modCall_1._id_7 from 32 bits to 1 bits.
ERROR: Output port module_1.modCall_1._id_7 (module_0) is connected to constants: 1'1
Analyzing file: ./5_gram_verilog_file_3085.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3085.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3085.v
./5_gram_verilog_file_3085.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3086.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3086.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3086.v
./5_gram_verilog_file_3086.v:14: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3087.v
../../../scripts/run_yosys.sh: line 3:  6794 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3088.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3088.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3088.v
./5_gram_verilog_file_3088.v:36: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3089.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3089.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3089.v
./5_gram_verilog_file_3089.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3090.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3090.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3090.v
./5_gram_verilog_file_3090.v:12: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3091.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3091.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3091.v
./5_gram_verilog_file_3091.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3092.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3092.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3092.v
./5_gram_verilog_file_3092.v:22: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3093.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3093.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3093.v
./5_gram_verilog_file_3093.v:5: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3094.v
../../../scripts/run_yosys.sh: line 3:  6801 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3095.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3095.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3095.v
./5_gram_verilog_file_3095.v:20: ERROR: Module port `\id_10' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_3096.v
../../../scripts/run_yosys.sh: line 3:  6803 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3097.v
../../../scripts/run_yosys.sh: line 3:  6804 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3098.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3098.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3098.v
./5_gram_verilog_file_3098.v:15: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3099.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3099.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3099.v
./5_gram_verilog_file_3099.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3100.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3100.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3100.v
./5_gram_verilog_file_3100.v:44: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_3101.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3101.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3101.v
./5_gram_verilog_file_3101.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3102.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3102.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3102.v
./5_gram_verilog_file_3102.v:34: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_3103.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3103.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3103.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3103.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 8a1d410f91, CPU: user 0.01s system 0.02s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 52% 2x read_verilog (0 sec), 46% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3104.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3104.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3104.v
./5_gram_verilog_file_3104.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3105.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3105.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3105.v
./5_gram_verilog_file_3105.v:17: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3106.v
../../../scripts/run_yosys.sh: line 3:  6814 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3107.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3107.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3107.v
./5_gram_verilog_file_3107.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3108.v
../../../scripts/run_yosys.sh: line 3:  6816 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3109.v
../../../scripts/run_yosys.sh: line 3:  6817 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3110.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3110.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3110.v
./5_gram_verilog_file_3110.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3111.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3111.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3111.v
./5_gram_verilog_file_3111.v:45: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3112.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3112.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3112.v
./5_gram_verilog_file_3112.v:18: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3113.v
../../../scripts/run_yosys.sh: line 3:  6821 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3114.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3114.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3114.v
./5_gram_verilog_file_3114.v:22: ERROR: Module port `\id_5' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_3115.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3115.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3115.v
./5_gram_verilog_file_3115.v:53: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3116.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3116.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3116.v
./5_gram_verilog_file_3116.v:24: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3117.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3117.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3117.v
./5_gram_verilog_file_3117.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3118.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3118.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3118.v
./5_gram_verilog_file_3118.v:18: ERROR: Assignments within expressions are only permitted within procedures.
Analyzing file: ./5_gram_verilog_file_3119.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3119.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3119.v
./5_gram_verilog_file_3119.v:3: ERROR: syntax error, unexpected TOK_LOGIC, expecting TOK_ID or '#'
Analyzing file: ./5_gram_verilog_file_3120.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3120.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3120.v
./5_gram_verilog_file_3120.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3121.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3121.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3121.v
./5_gram_verilog_file_3121.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3122.v
../../../scripts/run_yosys.sh: line 3:  6830 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3123.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3123.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3123.v
./5_gram_verilog_file_3123.v:31: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3124.v
../../../scripts/run_yosys.sh: line 3:  6832 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3125.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3125.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3125.v
./5_gram_verilog_file_3125.v:18: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3126.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3126.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3126.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3126.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_3126.v:39: Warning: Range select out of bounds on signal `\id_9': Setting result bit to undef.
./5_gram_verilog_file_3126.v:39: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = 1'1
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 25af008ad3, CPU: user 0.01s system 0.01s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 51% 2x read_verilog (0 sec), 48% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3127.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3127.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3127.v
./5_gram_verilog_file_3127.v:7: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3128.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3128.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3128.v
./5_gram_verilog_file_3128.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3129.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3129.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3129.v
./5_gram_verilog_file_3129.v:30: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3130.v
../../../scripts/run_yosys.sh: line 3:  6839 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3131.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3131.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3131.v
./5_gram_verilog_file_3131.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3132.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3132.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3132.v
./5_gram_verilog_file_3132.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3133.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3133.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3133.v
./5_gram_verilog_file_3133.v:19: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3134.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3134.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3134.v
./5_gram_verilog_file_3134.v:56: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3135.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3135.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3135.v
./5_gram_verilog_file_3135.v:24: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3136.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3136.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3136.v
./5_gram_verilog_file_3136.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3137.v
../../../scripts/run_yosys.sh: line 3:  6846 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3138.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3138.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3138.v
./5_gram_verilog_file_3138.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3139.v
../../../scripts/run_yosys.sh: line 3:  6848 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3140.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3140.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3140.v
./5_gram_verilog_file_3140.v:67: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_3141.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3141.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3141.v
./5_gram_verilog_file_3141.v:42: ERROR: Re-definition of module `$abstract\module_0'!
Analyzing file: ./5_gram_verilog_file_3142.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3142.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3142.v
./5_gram_verilog_file_3142.v:54: ERROR: Module port `\id_4' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_3143.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3143.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3143.v
./5_gram_verilog_file_3143.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3144.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3144.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3144.v
./5_gram_verilog_file_3144.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3145.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3145.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3145.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3145.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 15b797dd38, CPU: user 0.01s system 0.01s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 2x read_verilog (0 sec), 49% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3146.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3146.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3146.v
./5_gram_verilog_file_3146.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3147.v
../../../scripts/run_yosys.sh: line 3:  6857 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3148.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3148.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3148.v
./5_gram_verilog_file_3148.v:17: ERROR: syntax error, unexpected TOK_FINAL
Analyzing file: ./5_gram_verilog_file_3149.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3149.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3149.v
./5_gram_verilog_file_3149.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3150.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3150.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3150.v
./5_gram_verilog_file_3150.v:9: ERROR: Module port `\id_3' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_3151.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3151.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3151.v
./5_gram_verilog_file_3151.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3152.v
../../../scripts/run_yosys.sh: line 3:  6862 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3153.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3153.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3153.v
./5_gram_verilog_file_3153.v:14: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3154.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3154.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3154.v
./5_gram_verilog_file_3154.v:17: ERROR: syntax error, unexpected '#'
Analyzing file: ./5_gram_verilog_file_3155.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3155.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3155.v
./5_gram_verilog_file_3155.v:33: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3156.v
../../../scripts/run_yosys.sh: line 3:  6866 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3157.v
../../../scripts/run_yosys.sh: line 3:  6867 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3158.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3158.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3158.v
./5_gram_verilog_file_3158.v:7: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3159.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3159.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3159.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3159.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Warning: wire '\id_5' is assigned in a block at ./5_gram_verilog_file_3159.v:7.8-7.19.
Warning: wire '\id_5' is assigned in a block at ./5_gram_verilog_file_3159.v:7.33-7.46.
./5_gram_verilog_file_3159.v:7: ERROR: Left hand side of 1st expression of generate for-loop is not a genvar!
Analyzing file: ./5_gram_verilog_file_3160.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3160.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3160.v
./5_gram_verilog_file_3160.v:21: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_3161.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3161.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3161.v
./5_gram_verilog_file_3161.v:12: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3162.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3162.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3162.v
./5_gram_verilog_file_3162.v:19: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3163.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3163.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3163.v
./5_gram_verilog_file_3163.v:11: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3164.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3164.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3164.v
./5_gram_verilog_file_3164.v:22: ERROR: syntax error, unexpected ':'
Analyzing file: ./5_gram_verilog_file_3165.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3165.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3165.v
./5_gram_verilog_file_3165.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3166.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3166.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3166.v
./5_gram_verilog_file_3166.v:7: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3167.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3167.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3167.v
./5_gram_verilog_file_3167.v:25: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_3168.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3168.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3168.v
./5_gram_verilog_file_3168.v:5: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3169.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3169.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3169.v
./5_gram_verilog_file_3169.v:49: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_3170.v
../../../scripts/run_yosys.sh: line 3:  6880 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3171.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3171.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3171.v
./5_gram_verilog_file_3171.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3172.v
../../../scripts/run_yosys.sh: line 3:  6882 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3173.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3173.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3173.v
./5_gram_verilog_file_3173.v:12: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3174.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3174.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3174.v
./5_gram_verilog_file_3174.v:22: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3175.v
../../../scripts/run_yosys.sh: line 3:  6885 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3176.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3176.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3176.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3176.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: a08d822743, CPU: user 0.01s system 0.01s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 51% 2x read_verilog (0 sec), 47% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3177.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3177.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3177.v
./5_gram_verilog_file_3177.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3178.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3178.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3178.v
./5_gram_verilog_file_3178.v:8: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3179.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3179.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3179.v
./5_gram_verilog_file_3179.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3180.v
../../../scripts/run_yosys.sh: line 3:  6891 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3181.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3181.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3181.v
./5_gram_verilog_file_3181.v:6: ERROR: syntax error, unexpected TOK_TIME_SCALE, expecting TOK_ID or '#'
Analyzing file: ./5_gram_verilog_file_3182.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3182.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3182.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3182.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_3182.v:61: Warning: Range [1:-1] select out of bounds on signal `\id_6': Setting 1 LSB bits to undef.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: af1cbc1641, CPU: user 0.00s system 0.02s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 53% 1x hierarchy (0 sec), 46% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3183.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3183.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3183.v
./5_gram_verilog_file_3183.v:10: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3184.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3184.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3184.v
./5_gram_verilog_file_3184.v:5: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3185.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3185.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3185.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3185.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 66469b66af, CPU: user 0.00s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 51% 2x read_verilog (0 sec), 47% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3186.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3186.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3186.v
./5_gram_verilog_file_3186.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3187.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3187.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3187.v
./5_gram_verilog_file_3187.v:7: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3188.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3188.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3188.v
./5_gram_verilog_file_3188.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3189.v
../../../scripts/run_yosys.sh: line 3:  6902 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3190.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3190.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3190.v
./5_gram_verilog_file_3190.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3191.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3191.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3191.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3191.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_3191.v:43: Warning: Identifier `$realtime' is implicitly declared.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).
Warning: Resizing cell port module_1.modCall_1.id_3 from 3 bits to 1 bits.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: e088d4f21e, CPU: user 0.01s system 0.02s, MEM: 82.50 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 56% 1x hierarchy (0 sec), 42% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3192.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3192.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3192.v
./5_gram_verilog_file_3192.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3193.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3193.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3193.v
./5_gram_verilog_file_3193.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3194.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3194.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3194.v
./5_gram_verilog_file_3194.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3195.v
../../../scripts/run_yosys.sh: line 3:  6909 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3196.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3196.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3196.v
./5_gram_verilog_file_3196.v:16: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3197.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3197.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3197.v
./5_gram_verilog_file_3197.v:4: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_3198.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3198.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3198.v
./5_gram_verilog_file_3198.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3199.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3199.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3199.v
./5_gram_verilog_file_3199.v:14: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3200.v
../../../scripts/run_yosys.sh: line 3:  6914 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3201.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3201.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3201.v
./5_gram_verilog_file_3201.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3202.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3202.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3202.v
./5_gram_verilog_file_3202.v:27: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3203.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3203.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3203.v
./5_gram_verilog_file_3203.v:22: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3204.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3204.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3204.v
./5_gram_verilog_file_3204.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3205.v
../../../scripts/run_yosys.sh: line 3:  6919 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3206.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3206.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3206.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3206.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 8368bb73d9, CPU: user 0.00s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 2x read_verilog (0 sec), 49% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3207.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3207.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3207.v
./5_gram_verilog_file_3207.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3208.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3208.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3208.v
./5_gram_verilog_file_3208.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3209.v
../../../scripts/run_yosys.sh: line 3:  6924 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3210.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3210.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3210.v
./5_gram_verilog_file_3210.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3211.v
../../../scripts/run_yosys.sh: line 3:  6926 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3212.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3212.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3212.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3212.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 4a78b64bb5, CPU: user 0.01s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 51% 2x read_verilog (0 sec), 48% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3213.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3213.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3213.v
./5_gram_verilog_file_3213.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3214.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3214.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3214.v
./5_gram_verilog_file_3214.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3215.v
../../../scripts/run_yosys.sh: line 3:  6931 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3216.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3216.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3216.v
./5_gram_verilog_file_3216.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3217.v
../../../scripts/run_yosys.sh: line 3:  6933 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3218.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3218.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3218.v
./5_gram_verilog_file_3218.v:20: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_3219.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3219.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3219.v
./5_gram_verilog_file_3219.v:30: ERROR: Module port `\id_14' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_3220.v
../../../scripts/run_yosys.sh: line 3:  6936 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3221.v
../../../scripts/run_yosys.sh: line 3:  6937 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3222.v
../../../scripts/run_yosys.sh: line 3:  6938 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3223.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3223.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3223.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3223.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

End of script. Logfile hash: 9e3ac8855b, CPU: user 0.01s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 55% 1x hierarchy (0 sec), 44% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3224.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3224.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3224.v
./5_gram_verilog_file_3224.v:17: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3225.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3225.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3225.v
./5_gram_verilog_file_3225.v:21: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3226.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3226.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3226.v
./5_gram_verilog_file_3226.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3227.v
../../../scripts/run_yosys.sh: line 3:  6944 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3228.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3228.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3228.v
./5_gram_verilog_file_3228.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3229.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3229.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3229.v
./5_gram_verilog_file_3229.v:11: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_3230.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3230.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3230.v
./5_gram_verilog_file_3230.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3231.v
../../../scripts/run_yosys.sh: line 3:  6948 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3232.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3232.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3232.v
./5_gram_verilog_file_3232.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3233.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3233.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3233.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3233.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: f6109ab2c8, CPU: user 0.01s system 0.02s, MEM: 82.31 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 53% 1x hierarchy (0 sec), 46% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3234.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3234.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3234.v
./5_gram_verilog_file_3234.v:60: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3235.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3235.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3235.v
./5_gram_verilog_file_3235.v:8: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3236.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3236.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3236.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3236.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 618889472f, CPU: user 0.00s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 2x read_verilog (0 sec), 48% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3237.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3237.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3237.v
./5_gram_verilog_file_3237.v:7: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3238.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3238.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3238.v
./5_gram_verilog_file_3238.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3239.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3239.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3239.v
./5_gram_verilog_file_3239.v:8: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3240.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3240.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3240.v
./5_gram_verilog_file_3240.v:5: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3241.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3241.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3241.v
./5_gram_verilog_file_3241.v:5: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3242.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3242.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3242.v
./5_gram_verilog_file_3242.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3243.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3243.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3243.v
./5_gram_verilog_file_3243.v:13: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3244.v
../../../scripts/run_yosys.sh: line 3:  6963 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3245.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3245.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3245.v
./5_gram_verilog_file_3245.v:19: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3246.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3246.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3246.v
./5_gram_verilog_file_3246.v:8: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3247.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3247.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3247.v
./5_gram_verilog_file_3247.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3248.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3248.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3248.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3248.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: db0bdc3dc7, CPU: user 0.01s system 0.01s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 1x hierarchy (0 sec), 49% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3249.v
../../../scripts/run_yosys.sh: line 3:  6969 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3250.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3250.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3250.v
./5_gram_verilog_file_3250.v:5: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3251.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3251.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3251.v
./5_gram_verilog_file_3251.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3252.v
../../../scripts/run_yosys.sh: line 3:  6972 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3253.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3253.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3253.v
./5_gram_verilog_file_3253.v:23: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3254.v
../../../scripts/run_yosys.sh: line 3:  6974 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3255.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3255.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3255.v
./5_gram_verilog_file_3255.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3256.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3256.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3256.v
./5_gram_verilog_file_3256.v:35: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3257.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3257.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3257.v
./5_gram_verilog_file_3257.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3258.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3258.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3258.v
./5_gram_verilog_file_3258.v:33: ERROR: syntax error, unexpected '=', expecting ',' or ';'
Analyzing file: ./5_gram_verilog_file_3259.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3259.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3259.v
./5_gram_verilog_file_3259.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3260.v
../../../scripts/run_yosys.sh: line 3:  6980 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3261.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3261.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3261.v
./5_gram_verilog_file_3261.v:8: ERROR: syntax error, unexpected TOK_TIME_SCALE, expecting TOK_ID or '#'
Analyzing file: ./5_gram_verilog_file_3262.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3262.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3262.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3262.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Storing AST representation for module `$abstract\module_2'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_2'.
Generating RTLIL representation for module `\module_2'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
./5_gram_verilog_file_3262.v:11: ERROR: Found non-synthesizable event list!
Analyzing file: ./5_gram_verilog_file_3263.v
../../../scripts/run_yosys.sh: line 3:  6983 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3264.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3264.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3264.v
./5_gram_verilog_file_3264.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3265.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3265.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3265.v
./5_gram_verilog_file_3265.v:59: ERROR: syntax error, unexpected TOK_TO_SIGNED
Analyzing file: ./5_gram_verilog_file_3266.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3266.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3266.v
./5_gram_verilog_file_3266.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3267.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3267.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3267.v
./5_gram_verilog_file_3267.v:16: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3268.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3268.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3268.v
./5_gram_verilog_file_3268.v:37: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3269.v
../../../scripts/run_yosys.sh: line 3:  6989 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3270.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3270.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3270.v
./5_gram_verilog_file_3270.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3271.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3271.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3271.v
./5_gram_verilog_file_3271.v:16: ERROR: syntax error, unexpected '[', expecting TOK_ID
Analyzing file: ./5_gram_verilog_file_3272.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3272.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3272.v
./5_gram_verilog_file_3272.v:10: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3273.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3273.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3273.v
./5_gram_verilog_file_3273.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3274.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3274.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3274.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3274.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_3274.v:93: Warning: Identifier `\modCall_1.id_3' is implicitly declared.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
./5_gram_verilog_file_3274.v:12: ERROR: Found non-synthesizable event list!
Analyzing file: ./5_gram_verilog_file_3275.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3275.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3275.v
./5_gram_verilog_file_3275.v:27: ERROR: syntax error, unexpected ';', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_3276.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3276.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3276.v
./5_gram_verilog_file_3276.v:2: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_3277.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3277.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3277.v
./5_gram_verilog_file_3277.v:9: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3278.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3278.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3278.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3278.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: d891fc9a4a, CPU: user 0.00s system 0.02s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 2x read_verilog (0 sec), 48% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3279.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3279.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3279.v
./5_gram_verilog_file_3279.v:13: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3280.v
../../../scripts/run_yosys.sh: line 3:  7001 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3281.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3281.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3281.v
./5_gram_verilog_file_3281.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3282.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3282.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3282.v
./5_gram_verilog_file_3282.v:43: ERROR: Module port `\id_10' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_3283.v
../../../scripts/run_yosys.sh: line 3:  7004 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3284.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3284.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3284.v
./5_gram_verilog_file_3284.v:8: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3285.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3285.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3285.v
./5_gram_verilog_file_3285.v:35: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3286.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3286.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3286.v
./5_gram_verilog_file_3286.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3287.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3287.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3287.v
./5_gram_verilog_file_3287.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3288.v
../../../scripts/run_yosys.sh: line 3:  7009 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3289.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3289.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3289.v
./5_gram_verilog_file_3289.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3290.v
../../../scripts/run_yosys.sh: line 3:  7011 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3291.v
../../../scripts/run_yosys.sh: line 3:  7012 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3292.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3292.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3292.v
./5_gram_verilog_file_3292.v:35: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3293.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3293.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3293.v
./5_gram_verilog_file_3293.v:41: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3294.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3294.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3294.v
./5_gram_verilog_file_3294.v:10: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3295.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3295.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3295.v
./5_gram_verilog_file_3295.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3296.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3296.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3296.v
./5_gram_verilog_file_3296.v:41: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3297.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3297.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3297.v
./5_gram_verilog_file_3297.v:18: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3298.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3298.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3298.v
./5_gram_verilog_file_3298.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3299.v
../../../scripts/run_yosys.sh: line 3:  7020 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3300.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3300.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3300.v
./5_gram_verilog_file_3300.v:13: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3301.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3301.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3301.v
./5_gram_verilog_file_3301.v:6: ERROR: syntax error, unexpected '=', expecting ',' or ';'
Analyzing file: ./5_gram_verilog_file_3302.v
../../../scripts/run_yosys.sh: line 3:  7023 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3303.v
../../../scripts/run_yosys.sh: line 3:  7024 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3304.v
../../../scripts/run_yosys.sh: line 3:  7025 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3305.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3305.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3305.v
./5_gram_verilog_file_3305.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3306.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3306.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3306.v
./5_gram_verilog_file_3306.v:14: ERROR: syntax error, unexpected TOK_TIME_SCALE, expecting TOK_ID or '#'
Analyzing file: ./5_gram_verilog_file_3307.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3307.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3307.v
./5_gram_verilog_file_3307.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3308.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3308.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3308.v
./5_gram_verilog_file_3308.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3309.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3309.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3309.v
./5_gram_verilog_file_3309.v:20: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3310.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3310.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3310.v
./5_gram_verilog_file_3310.v:30: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_3311.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3311.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3311.v
./5_gram_verilog_file_3311.v:3: ERROR: syntax error, unexpected '=', expecting ',' or ';'
Analyzing file: ./5_gram_verilog_file_3312.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3312.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3312.v
./5_gram_verilog_file_3312.v:23: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3313.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3313.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3313.v
./5_gram_verilog_file_3313.v:37: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3314.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3314.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3314.v
./5_gram_verilog_file_3314.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3315.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3315.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3315.v
./5_gram_verilog_file_3315.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3316.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3316.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3316.v
./5_gram_verilog_file_3316.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3317.v
../../../scripts/run_yosys.sh: line 3:  7038 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3318.v
../../../scripts/run_yosys.sh: line 3:  7039 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3319.v
../../../scripts/run_yosys.sh: line 3:  7040 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3320.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3320.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3320.v
./5_gram_verilog_file_3320.v:55: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3321.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3321.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3321.v
./5_gram_verilog_file_3321.v:19: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3322.v
../../../scripts/run_yosys.sh: line 3:  7043 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3323.v
../../../scripts/run_yosys.sh: line 3:  7044 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3324.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3324.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3324.v
./5_gram_verilog_file_3324.v:13: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3325.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3325.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3325.v
./5_gram_verilog_file_3325.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3326.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3326.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3326.v
./5_gram_verilog_file_3326.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3327.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3327.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3327.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3327.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: d4100a78a4, CPU: user 0.01s system 0.02s, MEM: 82.31 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 51% 1x hierarchy (0 sec), 47% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3328.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3328.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3328.v
./5_gram_verilog_file_3328.v:5: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3329.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3329.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3329.v
./5_gram_verilog_file_3329.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3330.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3330.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3330.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3330.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: c68f1106ff, CPU: user 0.00s system 0.02s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 53% 2x read_verilog (0 sec), 46% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3331.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3331.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3331.v
./5_gram_verilog_file_3331.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3332.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3332.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3332.v
./5_gram_verilog_file_3332.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3333.v
../../../scripts/run_yosys.sh: line 3:  7056 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3334.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3334.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3334.v
./5_gram_verilog_file_3334.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3335.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3335.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3335.v
./5_gram_verilog_file_3335.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3336.v
../../../scripts/run_yosys.sh: line 3:  7059 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3337.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3337.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3337.v
./5_gram_verilog_file_3337.v:12: ERROR: Re-definition of module `$abstract\module_0'!
Analyzing file: ./5_gram_verilog_file_3338.v
../../../scripts/run_yosys.sh: line 3:  7061 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3339.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3339.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3339.v
./5_gram_verilog_file_3339.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3340.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3340.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3340.v
./5_gram_verilog_file_3340.v:7: ERROR: Module port `\id_3' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_3341.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3341.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3341.v
./5_gram_verilog_file_3341.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3342.v
../../../scripts/run_yosys.sh: line 3:  7065 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3343.v
../../../scripts/run_yosys.sh: line 3:  7066 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3344.v
../../../scripts/run_yosys.sh: line 3:  7067 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3345.v
../../../scripts/run_yosys.sh: line 3:  7068 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3346.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3346.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3346.v
./5_gram_verilog_file_3346.v:29: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3347.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3347.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3347.v
./5_gram_verilog_file_3347.v:26: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3348.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3348.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3348.v
./5_gram_verilog_file_3348.v:44: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3349.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3349.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3349.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3349.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

End of script. Logfile hash: afa9693f87, CPU: user 0.01s system 0.01s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 56% 1x hierarchy (0 sec), 43% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3350.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3350.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3350.v
./5_gram_verilog_file_3350.v:16: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3351.v
../../../scripts/run_yosys.sh: line 3:  7075 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3352.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3352.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3352.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3352.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 5326ea8b82, CPU: user 0.01s system 0.02s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 2x read_verilog (0 sec), 48% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3353.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3353.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3353.v
./5_gram_verilog_file_3353.v:19: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3354.v
../../../scripts/run_yosys.sh: line 3:  7079 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3355.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3355.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3355.v
./5_gram_verilog_file_3355.v:33: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3356.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3356.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3356.v
./5_gram_verilog_file_3356.v:70: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3357.v
../../../scripts/run_yosys.sh: line 3:  7082 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3358.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3358.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3358.v
./5_gram_verilog_file_3358.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3359.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3359.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3359.v
./5_gram_verilog_file_3359.v:17: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3360.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3360.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3360.v
./5_gram_verilog_file_3360.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3361.v
../../../scripts/run_yosys.sh: line 3:  7086 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3362.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3362.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3362.v
./5_gram_verilog_file_3362.v:28: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_3363.v
../../../scripts/run_yosys.sh: line 3:  7088 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3364.v
../../../scripts/run_yosys.sh: line 3:  7089 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3365.v
../../../scripts/run_yosys.sh: line 3:  7090 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3366.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3366.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3366.v
./5_gram_verilog_file_3366.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3367.v
../../../scripts/run_yosys.sh: line 3:  7092 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3368.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3368.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3368.v
./5_gram_verilog_file_3368.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3369.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3369.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3369.v
./5_gram_verilog_file_3369.v:11: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3370.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3370.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3370.v
./5_gram_verilog_file_3370.v:13: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3371.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3371.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3371.v
./5_gram_verilog_file_3371.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3372.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3372.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3372.v
./5_gram_verilog_file_3372.v:32: ERROR: syntax error, unexpected '=', expecting ',' or ';'
Analyzing file: ./5_gram_verilog_file_3373.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3373.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3373.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3373.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_3373.v:45: Warning: Ignoring assignment to constant bits:
    old assignment: 14 = { 31'0000000000000000000000000000000 \id_2 }
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
./5_gram_verilog_file_3373.v:24: ERROR: Can't resolve task name `\$clog2'.
Analyzing file: ./5_gram_verilog_file_3374.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3374.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3374.v
./5_gram_verilog_file_3374.v:61: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3375.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3375.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3375.v
./5_gram_verilog_file_3375.v:29: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3376.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3376.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3376.v
./5_gram_verilog_file_3376.v:75: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3377.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3377.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3377.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3377.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

End of script. Logfile hash: 80611e4650, CPU: user 0.01s system 0.01s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 54% 2x read_verilog (0 sec), 44% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3378.v
../../../scripts/run_yosys.sh: line 3:  7104 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3379.v
../../../scripts/run_yosys.sh: line 3:  7105 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3380.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3380.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3380.v
./5_gram_verilog_file_3380.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3381.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3381.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3381.v
./5_gram_verilog_file_3381.v:19: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3382.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3382.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3382.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3382.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_3382.v:48: Warning: Range select out of bounds on signal `\id_7': Setting result bit to undef.
./5_gram_verilog_file_3382.v:48: Warning: Ignoring assignment to constant bits:
    old assignment: 87 = 32'0000000000000000000000000000000x
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).
Warning: Resizing cell port module_1.modCall_1.id_1 from 32 bits to 1 bits.
Warning: Resizing cell port module_1.modCall_1.id_4 from 32 bits to 1 bits.
Warning: Resizing cell port module_1.modCall_1.id_5 from 32 bits to 1 bits.
Warning: Resizing cell port module_1.modCall_1.id_6 from 32 bits to 1 bits.

Warnings: 6 unique messages, 6 total
End of script. Logfile hash: f2d5884d5e, CPU: user 0.01s system 0.02s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 53% 1x hierarchy (0 sec), 45% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3383.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3383.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3383.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3383.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 02f2962742, CPU: user 0.01s system 0.02s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 1x hierarchy (0 sec), 49% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3384.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3384.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3384.v
./5_gram_verilog_file_3384.v:36: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3385.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3385.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3385.v
./5_gram_verilog_file_3385.v:5: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3386.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3386.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3386.v
./5_gram_verilog_file_3386.v:30: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_3387.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3387.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3387.v
./5_gram_verilog_file_3387.v:7: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3388.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3388.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3388.v
./5_gram_verilog_file_3388.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3389.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3389.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3389.v
./5_gram_verilog_file_3389.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3390.v
../../../scripts/run_yosys.sh: line 3:  7118 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3391.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3391.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3391.v
./5_gram_verilog_file_3391.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3392.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3392.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3392.v
./5_gram_verilog_file_3392.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3393.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3393.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3393.v
./5_gram_verilog_file_3393.v:21: ERROR: Module port `\id_3' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_3394.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3394.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3394.v
./5_gram_verilog_file_3394.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3395.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3395.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3395.v
./5_gram_verilog_file_3395.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3396.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3396.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3396.v
./5_gram_verilog_file_3396.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3397.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3397.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3397.v
./5_gram_verilog_file_3397.v:5: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3398.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3398.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3398.v
./5_gram_verilog_file_3398.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3399.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3399.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3399.v
./5_gram_verilog_file_3399.v:11: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3400.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3400.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3400.v
./5_gram_verilog_file_3400.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3401.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3401.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3401.v
./5_gram_verilog_file_3401.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3402.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3402.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3402.v
./5_gram_verilog_file_3402.v:57: ERROR: syntax error, unexpected TOK_LOGIC, expecting TOK_ID or '#'
Analyzing file: ./5_gram_verilog_file_3403.v
../../../scripts/run_yosys.sh: line 3:  7131 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3404.v
../../../scripts/run_yosys.sh: line 3:  7132 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3405.v
../../../scripts/run_yosys.sh: line 3:  7133 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3406.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3406.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3406.v
./5_gram_verilog_file_3406.v:17: ERROR: Module port `\id_7' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_3407.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3407.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3407.v
./5_gram_verilog_file_3407.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3408.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3408.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3408.v
./5_gram_verilog_file_3408.v:72: ERROR: Module port `\id_9' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_3409.v
../../../scripts/run_yosys.sh: line 3:  7137 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3410.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3410.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3410.v
./5_gram_verilog_file_3410.v:21: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3411.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3411.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3411.v
./5_gram_verilog_file_3411.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3412.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3412.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3412.v
./5_gram_verilog_file_3412.v:26: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3413.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3413.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3413.v
./5_gram_verilog_file_3413.v:40: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3414.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3414.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3414.v
./5_gram_verilog_file_3414.v:2: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_3415.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3415.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3415.v
./5_gram_verilog_file_3415.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3416.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3416.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3416.v
./5_gram_verilog_file_3416.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3417.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3417.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3417.v
./5_gram_verilog_file_3417.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3418.v
../../../scripts/run_yosys.sh: line 3:  7146 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3419.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3419.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3419.v
./5_gram_verilog_file_3419.v:11: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3420.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3420.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3420.v
./5_gram_verilog_file_3420.v:20: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3421.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3421.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3421.v
./5_gram_verilog_file_3421.v:13: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3422.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3422.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3422.v
./5_gram_verilog_file_3422.v:39: ERROR: Module port `\id_4' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_3423.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3423.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3423.v
./5_gram_verilog_file_3423.v:21: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3424.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3424.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3424.v
./5_gram_verilog_file_3424.v:15: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3425.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3425.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3425.v
./5_gram_verilog_file_3425.v:3: ERROR: syntax error, unexpected ';', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_3426.v
../../../scripts/run_yosys.sh: line 3:  7154 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3427.v
../../../scripts/run_yosys.sh: line 3:  7155 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3428.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3428.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3428.v
./5_gram_verilog_file_3428.v:48: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3429.v
../../../scripts/run_yosys.sh: line 3:  7157 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3430.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3430.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3430.v
./5_gram_verilog_file_3430.v:7: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3431.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3431.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3431.v
./5_gram_verilog_file_3431.v:22: ERROR: syntax error, unexpected TOK_TIME_SCALE, expecting TOK_ID or '#'
Analyzing file: ./5_gram_verilog_file_3432.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3432.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3432.v
./5_gram_verilog_file_3432.v:11: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3433.v
../../../scripts/run_yosys.sh: line 3:  7161 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3434.v
../../../scripts/run_yosys.sh: line 3:  7162 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3435.v
../../../scripts/run_yosys.sh: line 3:  7163 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3436.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3436.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3436.v
./5_gram_verilog_file_3436.v:34: ERROR: syntax error, unexpected '=', expecting ',' or ';'
Analyzing file: ./5_gram_verilog_file_3437.v
../../../scripts/run_yosys.sh: line 3:  7165 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3438.v
../../../scripts/run_yosys.sh: line 3:  7166 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3439.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3439.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3439.v
./5_gram_verilog_file_3439.v:61: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3440.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3440.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3440.v
./5_gram_verilog_file_3440.v:17: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3441.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3441.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3441.v
./5_gram_verilog_file_3441.v:11: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3442.v
../../../scripts/run_yosys.sh: line 3:  7170 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3443.v
../../../scripts/run_yosys.sh: line 3:  7171 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3444.v
../../../scripts/run_yosys.sh: line 3:  7172 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3445.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3445.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3445.v
./5_gram_verilog_file_3445.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3446.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3446.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3446.v
./5_gram_verilog_file_3446.v:34: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3447.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3447.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3447.v
./5_gram_verilog_file_3447.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3448.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3448.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3448.v
./5_gram_verilog_file_3448.v:50: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3449.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3449.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3449.v
./5_gram_verilog_file_3449.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3450.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3450.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3450.v
./5_gram_verilog_file_3450.v:3: ERROR: syntax error, unexpected TOK_TIME_SCALE, expecting TOK_ID or '#'
Analyzing file: ./5_gram_verilog_file_3451.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3451.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3451.v
./5_gram_verilog_file_3451.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3452.v
../../../scripts/run_yosys.sh: line 3:  7180 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3453.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3453.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3453.v
./5_gram_verilog_file_3453.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3454.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3454.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3454.v
./5_gram_verilog_file_3454.v:34: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3455.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3455.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3455.v
./5_gram_verilog_file_3455.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3456.v
../../../scripts/run_yosys.sh: line 3:  7184 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3457.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3457.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3457.v
./5_gram_verilog_file_3457.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3458.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3458.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3458.v
./5_gram_verilog_file_3458.v:20: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3459.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3459.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3459.v
./5_gram_verilog_file_3459.v:17: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3460.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3460.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3460.v
./5_gram_verilog_file_3460.v:27: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3461.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3461.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3461.v
./5_gram_verilog_file_3461.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3462.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3462.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3462.v
./5_gram_verilog_file_3462.v:8: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3463.v
../../../scripts/run_yosys.sh: line 3:  7191 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3464.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3464.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3464.v
./5_gram_verilog_file_3464.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3465.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3465.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3465.v
./5_gram_verilog_file_3465.v:11: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3466.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3466.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3466.v
./5_gram_verilog_file_3466.v:53: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3467.v
../../../scripts/run_yosys.sh: line 3:  7195 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3468.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3468.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3468.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3468.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: a4c981e193, CPU: user 0.00s system 0.02s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 1x hierarchy (0 sec), 48% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3469.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3469.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3469.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3469.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 19671b5cc9, CPU: user 0.01s system 0.01s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 52% 1x hierarchy (0 sec), 46% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3470.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3470.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3470.v
./5_gram_verilog_file_3470.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3471.v
../../../scripts/run_yosys.sh: line 3:  7201 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3472.v
../../../scripts/run_yosys.sh: line 3:  7202 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3473.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3473.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3473.v
./5_gram_verilog_file_3473.v:3: ERROR: syntax error, unexpected '=', expecting ',' or ';'
Analyzing file: ./5_gram_verilog_file_3474.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3474.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3474.v
./5_gram_verilog_file_3474.v:14: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3475.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3475.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3475.v
./5_gram_verilog_file_3475.v:5: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3476.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3476.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3476.v
./5_gram_verilog_file_3476.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3477.v
../../../scripts/run_yosys.sh: line 3:  7207 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3478.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3478.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3478.v
./5_gram_verilog_file_3478.v:8: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3479.v
../../../scripts/run_yosys.sh: line 3:  7209 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3480.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3480.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3480.v
./5_gram_verilog_file_3480.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3481.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3481.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3481.v
./5_gram_verilog_file_3481.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3482.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3482.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3482.v
./5_gram_verilog_file_3482.v:6: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3483.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3483.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3483.v
./5_gram_verilog_file_3483.v:5: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3484.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3484.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3484.v
./5_gram_verilog_file_3484.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3485.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3485.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3485.v
./5_gram_verilog_file_3485.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3486.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3486.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3486.v
./5_gram_verilog_file_3486.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3487.v
../../../scripts/run_yosys.sh: line 3:  7217 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3488.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3488.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3488.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3488.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 5b10108172, CPU: user 0.00s system 0.02s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 51% 2x read_verilog (0 sec), 48% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3489.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3489.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3489.v
./5_gram_verilog_file_3489.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3490.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3490.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3490.v
./5_gram_verilog_file_3490.v:30: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3491.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3491.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3491.v
./5_gram_verilog_file_3491.v:23: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3492.v
../../../scripts/run_yosys.sh: line 3:  7223 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3493.v
../../../scripts/run_yosys.sh: line 3:  7224 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3494.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3494.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3494.v
./5_gram_verilog_file_3494.v:44: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3495.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3495.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3495.v
./5_gram_verilog_file_3495.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3496.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3496.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3496.v
./5_gram_verilog_file_3496.v:28: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3497.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3497.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3497.v
./5_gram_verilog_file_3497.v:19: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3498.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3498.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3498.v
./5_gram_verilog_file_3498.v:19: ERROR: syntax error, unexpected TOK_LOGIC, expecting TOK_ID or '#'
Analyzing file: ./5_gram_verilog_file_3499.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3499.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3499.v
./5_gram_verilog_file_3499.v:21: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3500.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3500.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3500.v
./5_gram_verilog_file_3500.v:49: ERROR: Module port `\_id_1' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_3501.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3501.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3501.v
./5_gram_verilog_file_3501.v:34: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3502.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3502.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3502.v
./5_gram_verilog_file_3502.v:38: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3503.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3503.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3503.v
./5_gram_verilog_file_3503.v:6: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_3504.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3504.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3504.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3504.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: c16bf035e7, CPU: user 0.00s system 0.02s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 52% 1x hierarchy (0 sec), 46% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3505.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3505.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3505.v
./5_gram_verilog_file_3505.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3506.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3506.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3506.v
./5_gram_verilog_file_3506.v:7: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3507.v
../../../scripts/run_yosys.sh: line 3:  7239 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3508.v
../../../scripts/run_yosys.sh: line 3:  7240 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3509.v
../../../scripts/run_yosys.sh: line 3:  7241 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3510.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3510.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3510.v
./5_gram_verilog_file_3510.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3511.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3511.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3511.v
./5_gram_verilog_file_3511.v:19: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3512.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3512.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3512.v
./5_gram_verilog_file_3512.v:62: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3513.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3513.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3513.v
./5_gram_verilog_file_3513.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3514.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3514.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3514.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3514.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 36ed43ec3e, CPU: user 0.01s system 0.01s, MEM: 81.38 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 1x hierarchy (0 sec), 49% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3515.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3515.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3515.v
./5_gram_verilog_file_3515.v:18: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3516.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3516.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3516.v
./5_gram_verilog_file_3516.v:9: ERROR: Module port `\id_3' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_3517.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3517.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3517.v
./5_gram_verilog_file_3517.v:8: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3518.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3518.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3518.v
./5_gram_verilog_file_3518.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3519.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3519.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3519.v
./5_gram_verilog_file_3519.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3520.v
../../../scripts/run_yosys.sh: line 3:  7253 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3521.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3521.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3521.v
./5_gram_verilog_file_3521.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3522.v
../../../scripts/run_yosys.sh: line 3:  7255 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3523.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3523.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3523.v
./5_gram_verilog_file_3523.v:24: ERROR: syntax error, unexpected TOK_TO_UNSIGNED
Analyzing file: ./5_gram_verilog_file_3524.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3524.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3524.v
./5_gram_verilog_file_3524.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3525.v
../../../scripts/run_yosys.sh: line 3:  7258 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3526.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3526.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3526.v
./5_gram_verilog_file_3526.v:39: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3527.v
../../../scripts/run_yosys.sh: line 3:  7260 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3528.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3528.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3528.v
./5_gram_verilog_file_3528.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3529.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3529.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3529.v
./5_gram_verilog_file_3529.v:43: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3530.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3530.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3530.v
./5_gram_verilog_file_3530.v:28: ERROR: Module port `\id_10' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_3531.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3531.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3531.v
./5_gram_verilog_file_3531.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3532.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3532.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3532.v
./5_gram_verilog_file_3532.v:28: ERROR: Module port `\id_6' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_3533.v
../../../scripts/run_yosys.sh: line 3:  7266 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3534.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3534.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3534.v
./5_gram_verilog_file_3534.v:22: ERROR: syntax error, unexpected TOK_FINAL
Analyzing file: ./5_gram_verilog_file_3535.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3535.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3535.v
./5_gram_verilog_file_3535.v:6: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_3536.v
../../../scripts/run_yosys.sh: line 3:  7269 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3537.v
../../../scripts/run_yosys.sh: line 3:  7270 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3538.v
../../../scripts/run_yosys.sh: line 3:  7271 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3539.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3539.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3539.v
./5_gram_verilog_file_3539.v:60: ERROR: syntax error, unexpected '#'
Analyzing file: ./5_gram_verilog_file_3540.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3540.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3540.v
./5_gram_verilog_file_3540.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3541.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3541.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3541.v
./5_gram_verilog_file_3541.v:17: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_3542.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3542.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3542.v
./5_gram_verilog_file_3542.v:11: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3543.v
../../../scripts/run_yosys.sh: line 3:  7276 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3544.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3544.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3544.v
./5_gram_verilog_file_3544.v:49: ERROR: Module port `\id_5' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_3545.v
../../../scripts/run_yosys.sh: line 3:  7278 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3546.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3546.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3546.v
./5_gram_verilog_file_3546.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3547.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3547.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3547.v
./5_gram_verilog_file_3547.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3548.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3548.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3548.v
./5_gram_verilog_file_3548.v:18: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3549.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3549.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3549.v
./5_gram_verilog_file_3549.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3550.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3550.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3550.v
./5_gram_verilog_file_3550.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3551.v
../../../scripts/run_yosys.sh: line 3:  7284 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3552.v
../../../scripts/run_yosys.sh: line 3:  7285 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3553.v
../../../scripts/run_yosys.sh: line 3:  7286 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3554.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3554.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3554.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3554.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).
Warning: Resizing cell port module_1.modCall_1.id_3 from 30 bits to 1 bits.
Warning: Resizing cell port module_1.modCall_1.id_6 from 30 bits to 1 bits.
Warning: Resizing cell port module_1.modCall_1.id_14 from 30 bits to 1 bits.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: 4adafee6fe, CPU: user 0.01s system 0.01s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 54% 1x hierarchy (0 sec), 45% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3555.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3555.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3555.v
./5_gram_verilog_file_3555.v:18: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3556.v
../../../scripts/run_yosys.sh: line 3:  7290 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3557.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3557.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3557.v
./5_gram_verilog_file_3557.v:19: ERROR: syntax error, unexpected TOK_TIME_SCALE, expecting TOK_ID or '#'
Analyzing file: ./5_gram_verilog_file_3558.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3558.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3558.v
./5_gram_verilog_file_3558.v:6: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3559.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3559.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3559.v
./5_gram_verilog_file_3559.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3560.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3560.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3560.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3560.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_3560.v:44: Warning: Ignoring assignment to constant bits:
    old assignment: 25 = { 31'0000000000000000000000000000000 \id_6 [1] }
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: e360a8351d, CPU: user 0.01s system 0.02s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 54% 1x hierarchy (0 sec), 45% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3561.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3561.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3561.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3561.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 333292b59d, CPU: user 0.01s system 0.02s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 53% 1x hierarchy (0 sec), 45% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3562.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3562.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3562.v
./5_gram_verilog_file_3562.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3563.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3563.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3563.v
./5_gram_verilog_file_3563.v:40: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3564.v
../../../scripts/run_yosys.sh: line 3:  7300 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3565.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3565.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3565.v
./5_gram_verilog_file_3565.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3566.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3566.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3566.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3566.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_3566.v:67: Warning: Range [0:-1] select out of bounds on signal `\id_4': Setting 1 LSB bits to undef.
./5_gram_verilog_file_3566.v:67: Warning: Ignoring assignment to constant bits:
    old assignment: { \id_4 [0] 1'x } = 2'01
    new assignment: \id_4 [0] = 1'0.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 93c4c5960d, CPU: user 0.01s system 0.02s, MEM: 82.50 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 55% 1x hierarchy (0 sec), 43% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3567.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3567.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3567.v
./5_gram_verilog_file_3567.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3568.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3568.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3568.v
./5_gram_verilog_file_3568.v:19: ERROR: syntax error, unexpected ':'
Analyzing file: ./5_gram_verilog_file_3569.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3569.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3569.v
./5_gram_verilog_file_3569.v:10: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3570.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3570.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3570.v
./5_gram_verilog_file_3570.v:32: ERROR: integer/genvar types cannot have packed dimensions.
Analyzing file: ./5_gram_verilog_file_3571.v
../../../scripts/run_yosys.sh: line 3:  7308 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3572.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3572.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3572.v
./5_gram_verilog_file_3572.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3573.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3573.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3573.v
./5_gram_verilog_file_3573.v:40: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3574.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3574.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3574.v
./5_gram_verilog_file_3574.v:45: ERROR: Module port `\id_21' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_3575.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3575.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3575.v
./5_gram_verilog_file_3575.v:15: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3576.v
../../../scripts/run_yosys.sh: line 3:  7313 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3577.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3577.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3577.v
./5_gram_verilog_file_3577.v:20: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3578.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3578.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3578.v
./5_gram_verilog_file_3578.v:44: ERROR: Module port `\id_4' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_3579.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3579.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3579.v
./5_gram_verilog_file_3579.v:14: ERROR: Module port `\id_10' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_3580.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3580.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3580.v
./5_gram_verilog_file_3580.v:17: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3581.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3581.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3581.v
./5_gram_verilog_file_3581.v:31: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3582.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3582.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3582.v
./5_gram_verilog_file_3582.v:24: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_3583.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3583.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3583.v
./5_gram_verilog_file_3583.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3584.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3584.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3584.v
./5_gram_verilog_file_3584.v:20: ERROR: Module port `\id_2' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_3585.v
../../../scripts/run_yosys.sh: line 3:  7322 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3586.v
../../../scripts/run_yosys.sh: line 3:  7323 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3587.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3587.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3587.v
./5_gram_verilog_file_3587.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3588.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3588.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3588.v
./5_gram_verilog_file_3588.v:43: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3589.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3589.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3589.v
./5_gram_verilog_file_3589.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3590.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3590.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3590.v
./5_gram_verilog_file_3590.v:30: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_3591.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3591.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3591.v
./5_gram_verilog_file_3591.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3592.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3592.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3592.v
./5_gram_verilog_file_3592.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3593.v
../../../scripts/run_yosys.sh: line 3:  7330 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3594.v
../../../scripts/run_yosys.sh: line 3:  7331 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3595.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3595.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3595.v
./5_gram_verilog_file_3595.v:6: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3596.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3596.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3596.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3596.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Storing AST representation for module `$abstract\module_2'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_2'.
Generating RTLIL representation for module `\module_2'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

End of script. Logfile hash: 998ab0900d, CPU: user 0.01s system 0.02s, MEM: 83.06 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3597.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3597.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3597.v
./5_gram_verilog_file_3597.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3598.v
../../../scripts/run_yosys.sh: line 3:  7336 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3599.v
../../../scripts/run_yosys.sh: line 3:  7337 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3600.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3600.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3600.v
./5_gram_verilog_file_3600.v:35: ERROR: Module port `\id_3' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_3601.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3601.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3601.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3601.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: eb0b8d727a, CPU: user 0.01s system 0.01s, MEM: 81.38 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 51% 2x read_verilog (0 sec), 48% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3602.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3602.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3602.v
./5_gram_verilog_file_3602.v:8: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_3603.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3603.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3603.v
./5_gram_verilog_file_3603.v:21: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3604.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3604.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3604.v
./5_gram_verilog_file_3604.v:15: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3605.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3605.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3605.v
./5_gram_verilog_file_3605.v:12: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3606.v
../../../scripts/run_yosys.sh: line 3:  7345 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3609.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3609.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3609.v
./5_gram_verilog_file_3609.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3607.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3607.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3607.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3607.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).
Warning: Resizing cell port module_1.modCall_1.id_5 from 54 bits to 1 bits.
Warning: Resizing cell port module_1.modCall_1.id_8 from 54 bits to 1 bits.
Warning: Resizing cell port module_1.modCall_1.id_9 from 54 bits to 1 bits.
Warning: Resizing cell port module_1.modCall_1.id_11 from 54 bits to 1 bits.

Warnings: 4 unique messages, 4 total
End of script. Logfile hash: c0068db815, CPU: user 0.01s system 0.02s, MEM: 81.38 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 1x hierarchy (0 sec), 48% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3608.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3608.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3608.v
./5_gram_verilog_file_3608.v:8: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3610.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3610.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3610.v
./5_gram_verilog_file_3610.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3611.v
../../../scripts/run_yosys.sh: line 3:  7351 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3612.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3612.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3612.v
./5_gram_verilog_file_3612.v:39: ERROR: Module port `\id_12' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_3613.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3613.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3613.v
./5_gram_verilog_file_3613.v:10: ERROR: Module port `\id_1' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_3614.v
../../../scripts/run_yosys.sh: line 3:  7354 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3615.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3615.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3615.v
./5_gram_verilog_file_3615.v:56: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3616.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3616.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3616.v
./5_gram_verilog_file_3616.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3617.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3617.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3617.v
./5_gram_verilog_file_3617.v:15: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3618.v
../../../scripts/run_yosys.sh: line 3:  7358 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3619.v
../../../scripts/run_yosys.sh: line 3:  7359 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3620.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3620.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3620.v
./5_gram_verilog_file_3620.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3621.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3621.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3621.v
./5_gram_verilog_file_3621.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3622.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3622.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3622.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3622.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).
Warning: Resizing cell port module_1.modCall_1.id_1 from 40 bits to 1 bits.
Warning: Resizing cell port module_1.modCall_1.id_2 from 32 bits to 1 bits.
Warning: Resizing cell port module_1.modCall_1.id_4 from 32 bits to 1 bits.
Warning: Resizing cell port module_1.modCall_1.id_5 from 32 bits to 1 bits.

Warnings: 4 unique messages, 4 total
End of script. Logfile hash: a582f33eb3, CPU: user 0.00s system 0.02s, MEM: 82.31 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 56% 1x hierarchy (0 sec), 43% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3623.v
../../../scripts/run_yosys.sh: line 3:  7364 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3624.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3624.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3624.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3624.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

End of script. Logfile hash: 7ccfc14dd3, CPU: user 0.01s system 0.01s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 2x read_verilog (0 sec), 49% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3625.v
../../../scripts/run_yosys.sh: line 3:  7367 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3626.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3626.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3626.v
./5_gram_verilog_file_3626.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3627.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3627.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3627.v
./5_gram_verilog_file_3627.v:29: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3628.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3628.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3628.v
./5_gram_verilog_file_3628.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3629.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3629.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3629.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3629.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

End of script. Logfile hash: c320b19dd0, CPU: user 0.01s system 0.01s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 58% 1x hierarchy (0 sec), 40% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3630.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3630.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3630.v
./5_gram_verilog_file_3630.v:73: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3631.v
../../../scripts/run_yosys.sh: line 3:  7374 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3632.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3632.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3632.v
./5_gram_verilog_file_3632.v:9: ERROR: Module port `\id_3' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_3633.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3633.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3633.v
./5_gram_verilog_file_3633.v:10: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3634.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3634.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3634.v
./5_gram_verilog_file_3634.v:20: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3635.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3635.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3635.v
./5_gram_verilog_file_3635.v:22: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3636.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3636.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3636.v
./5_gram_verilog_file_3636.v:31: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3637.v
../../../scripts/run_yosys.sh: line 3:  7380 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3638.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3638.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3638.v
./5_gram_verilog_file_3638.v:7: ERROR: integer/genvar types cannot have packed dimensions.
Analyzing file: ./5_gram_verilog_file_3639.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3639.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3639.v
./5_gram_verilog_file_3639.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3640.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3640.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3640.v
./5_gram_verilog_file_3640.v:6: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3641.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3641.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3641.v
./5_gram_verilog_file_3641.v:17: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3642.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3642.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3642.v
./5_gram_verilog_file_3642.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3643.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3643.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3643.v
./5_gram_verilog_file_3643.v:15: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3644.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3644.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3644.v
./5_gram_verilog_file_3644.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3645.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3645.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3645.v
./5_gram_verilog_file_3645.v:16: ERROR: Module port `\id_2' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_3646.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3646.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3646.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3646.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: cadc2dc5ad, CPU: user 0.01s system 0.02s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 52% 2x read_verilog (0 sec), 46% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3647.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3647.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3647.v
./5_gram_verilog_file_3647.v:33: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_3648.v
../../../scripts/run_yosys.sh: line 3:  7392 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3649.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3649.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3649.v
./5_gram_verilog_file_3649.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3650.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3650.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3650.v
./5_gram_verilog_file_3650.v:30: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3651.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3651.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3651.v
./5_gram_verilog_file_3651.v:6: ERROR: syntax error, unexpected TOK_ID, expecting '.'
Analyzing file: ./5_gram_verilog_file_3652.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3652.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3652.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3652.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Storing AST representation for module `$abstract\module_2'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_2'.
Generating RTLIL representation for module `\module_2'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

End of script. Logfile hash: 329815844c, CPU: user 0.00s system 0.02s, MEM: 81.38 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 2x read_verilog (0 sec), 49% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3653.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3653.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3653.v
./5_gram_verilog_file_3653.v:18: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3654.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3654.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3654.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3654.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 330fef22a4, CPU: user 0.01s system 0.01s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 2x read_verilog (0 sec), 48% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3655.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3655.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3655.v
./5_gram_verilog_file_3655.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3656.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3656.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3656.v
./5_gram_verilog_file_3656.v:32: ERROR: integer/genvar types cannot have packed dimensions.
Analyzing file: ./5_gram_verilog_file_3657.v
../../../scripts/run_yosys.sh: line 3:  7403 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3658.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3658.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3658.v
./5_gram_verilog_file_3658.v:24: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3659.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3659.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3659.v
./5_gram_verilog_file_3659.v:64: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3660.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3660.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3660.v
./5_gram_verilog_file_3660.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3661.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3661.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3661.v
./5_gram_verilog_file_3661.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3662.v
../../../scripts/run_yosys.sh: line 3:  7408 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3663.v
../../../scripts/run_yosys.sh: line 3:  7409 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3664.v
../../../scripts/run_yosys.sh: line 3:  7410 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3665.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3665.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3665.v
./5_gram_verilog_file_3665.v:5: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3666.v
../../../scripts/run_yosys.sh: line 3:  7412 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3667.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3667.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3667.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3667.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Storing AST representation for module `$abstract\module_2'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_2'.
Generating RTLIL representation for module `\module_2'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).
Mapping positional arguments of cell module_2.modCall_1 (module_0).

End of script. Logfile hash: 3dd9d8b467, CPU: user 0.01s system 0.01s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 49% 2x read_verilog (0 sec), 49% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3668.v
../../../scripts/run_yosys.sh: line 3:  7415 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3669.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3669.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3669.v
./5_gram_verilog_file_3669.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3670.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3670.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3670.v
./5_gram_verilog_file_3670.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3671.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3671.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3671.v
./5_gram_verilog_file_3671.v:19: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_3672.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3672.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3672.v
./5_gram_verilog_file_3672.v:8: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3673.v
../../../scripts/run_yosys.sh: line 3:  7420 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3674.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3674.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3674.v
./5_gram_verilog_file_3674.v:13: ERROR: syntax error, unexpected ';', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_3675.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3675.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3675.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3675.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_3675.v:28: Warning: Identifier `\modCall_1.id_1' is implicitly declared.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: c99145fafb, CPU: user 0.01s system 0.02s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 49% 2x read_verilog (0 sec), 49% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3676.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3676.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3676.v
./5_gram_verilog_file_3676.v:7: ERROR: syntax error, unexpected TOK_TO_UNSIGNED
Analyzing file: ./5_gram_verilog_file_3677.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3677.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3677.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3677.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 8793a6ace0, CPU: user 0.01s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 51% 2x read_verilog (0 sec), 46% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3678.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3678.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3678.v
./5_gram_verilog_file_3678.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3679.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3679.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3679.v
./5_gram_verilog_file_3679.v:5: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3680.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3680.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3680.v
./5_gram_verilog_file_3680.v:42: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3681.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3681.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3681.v
./5_gram_verilog_file_3681.v:10: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3682.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3682.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3682.v
./5_gram_verilog_file_3682.v:30: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_3683.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3683.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3683.v
./5_gram_verilog_file_3683.v:36: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_3684.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3684.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3684.v
./5_gram_verilog_file_3684.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3685.v
../../../scripts/run_yosys.sh: line 3:  7434 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3686.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3686.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3686.v
./5_gram_verilog_file_3686.v:11: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3687.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3687.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3687.v
./5_gram_verilog_file_3687.v:38: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3688.v
../../../scripts/run_yosys.sh: line 3:  7437 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3689.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3689.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3689.v
./5_gram_verilog_file_3689.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3690.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3690.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3690.v
./5_gram_verilog_file_3690.v:18: ERROR: Module port `\id_1' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_3691.v
../../../scripts/run_yosys.sh: line 3:  7440 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3692.v
../../../scripts/run_yosys.sh: line 3:  7441 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3693.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3693.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3693.v
./5_gram_verilog_file_3693.v:56: ERROR: Module port `\id_12' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_3694.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3694.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3694.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3694.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
./5_gram_verilog_file_3694.v:30: ERROR: Insufficient number of array indices for id_5.
Analyzing file: ./5_gram_verilog_file_3695.v
../../../scripts/run_yosys.sh: line 3:  7444 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3696.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3696.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3696.v
./5_gram_verilog_file_3696.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3697.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3697.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3697.v
./5_gram_verilog_file_3697.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3698.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3698.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3698.v
./5_gram_verilog_file_3698.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3699.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3699.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3699.v
./5_gram_verilog_file_3699.v:23: ERROR: syntax error, unexpected '=', expecting ',' or ';'
Analyzing file: ./5_gram_verilog_file_3700.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3700.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3700.v
./5_gram_verilog_file_3700.v:5: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3701.v
../../../scripts/run_yosys.sh: line 3:  7450 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3702.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3702.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3702.v
./5_gram_verilog_file_3702.v:46: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3703.v
../../../scripts/run_yosys.sh: line 3:  7452 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3704.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3704.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3704.v
./5_gram_verilog_file_3704.v:67: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';'
Analyzing file: ./5_gram_verilog_file_3705.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3705.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3705.v
./5_gram_verilog_file_3705.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3706.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3706.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3706.v
./5_gram_verilog_file_3706.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3707.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3707.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3707.v
./5_gram_verilog_file_3707.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3708.v
../../../scripts/run_yosys.sh: line 3:  7457 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3709.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3709.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3709.v
./5_gram_verilog_file_3709.v:21: ERROR: Duplicate module port `\access'.
Analyzing file: ./5_gram_verilog_file_3710.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3710.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3710.v
./5_gram_verilog_file_3710.v:51: ERROR: syntax error, unexpected '#'
Analyzing file: ./5_gram_verilog_file_3711.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3711.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3711.v
./5_gram_verilog_file_3711.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3712.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3712.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3712.v
./5_gram_verilog_file_3712.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3713.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3713.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3713.v
./5_gram_verilog_file_3713.v:9: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_3714.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3714.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3714.v
./5_gram_verilog_file_3714.v:4: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_3715.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3715.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3715.v
./5_gram_verilog_file_3715.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3716.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3716.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3716.v
./5_gram_verilog_file_3716.v:14: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3717.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3717.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3717.v
./5_gram_verilog_file_3717.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3718.v
../../../scripts/run_yosys.sh: line 3:  7467 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3719.v
../../../scripts/run_yosys.sh: line 3:  7468 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3720.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3720.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3720.v
./5_gram_verilog_file_3720.v:26: ERROR: syntax error, unexpected ';', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_3721.v
../../../scripts/run_yosys.sh: line 3:  7470 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3722.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3722.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3722.v
./5_gram_verilog_file_3722.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3723.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3723.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3723.v
./5_gram_verilog_file_3723.v:20: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3724.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3724.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3724.v
./5_gram_verilog_file_3724.v:20: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3725.v
../../../scripts/run_yosys.sh: line 3:  7474 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3726.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3726.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3726.v
./5_gram_verilog_file_3726.v:5: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3727.v
../../../scripts/run_yosys.sh: line 3:  7476 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3728.v
../../../scripts/run_yosys.sh: line 3:  7477 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3729.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3729.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3729.v
./5_gram_verilog_file_3729.v:23: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3730.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3730.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3730.v
./5_gram_verilog_file_3730.v:19: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3731.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3731.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3731.v
./5_gram_verilog_file_3731.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3732.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3732.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3732.v
./5_gram_verilog_file_3732.v:70: ERROR: Module port `\id_10' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_3733.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3733.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3733.v
./5_gram_verilog_file_3733.v:31: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3734.v
../../../scripts/run_yosys.sh: line 3:  7483 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3735.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3735.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3735.v
./5_gram_verilog_file_3735.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3736.v
../../../scripts/run_yosys.sh: line 3:  7485 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3737.v
../../../scripts/run_yosys.sh: line 3:  7486 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3738.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3738.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3738.v
./5_gram_verilog_file_3738.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3739.v
../../../scripts/run_yosys.sh: line 3:  7488 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3740.v
../../../scripts/run_yosys.sh: line 3:  7489 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3741.v
../../../scripts/run_yosys.sh: line 3:  7490 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3742.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3742.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3742.v
./5_gram_verilog_file_3742.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3743.v
../../../scripts/run_yosys.sh: line 3:  7492 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3744.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3744.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3744.v
./5_gram_verilog_file_3744.v:58: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3745.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3745.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3745.v
./5_gram_verilog_file_3745.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3746.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3746.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3746.v
./5_gram_verilog_file_3746.v:12: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3747.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3747.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3747.v
./5_gram_verilog_file_3747.v:27: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3748.v
../../../scripts/run_yosys.sh: line 3:  7497 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3749.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3749.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3749.v
./5_gram_verilog_file_3749.v:67: ERROR: Module port `\id_8' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_3750.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3750.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3750.v
./5_gram_verilog_file_3750.v:12: ERROR: syntax error, unexpected TOK_ID, expecting '.'
Analyzing file: ./5_gram_verilog_file_3751.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3751.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3751.v
./5_gram_verilog_file_3751.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3752.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3752.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3752.v
./5_gram_verilog_file_3752.v:9: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3753.v
../../../scripts/run_yosys.sh: line 3:  7502 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3754.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3754.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3754.v
./5_gram_verilog_file_3754.v:43: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3755.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3755.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3755.v
./5_gram_verilog_file_3755.v:80: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';'
Analyzing file: ./5_gram_verilog_file_3756.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3756.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3756.v
./5_gram_verilog_file_3756.v:4: ERROR: Re-definition of module `$abstract\module_0'!
Analyzing file: ./5_gram_verilog_file_3757.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3757.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3757.v
./5_gram_verilog_file_3757.v:18: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3758.v
../../../scripts/run_yosys.sh: line 3:  7507 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3759.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3759.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3759.v
./5_gram_verilog_file_3759.v:8: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3760.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3760.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3760.v
./5_gram_verilog_file_3760.v:37: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3761.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3761.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3761.v
./5_gram_verilog_file_3761.v:32: ERROR: Module port `\id_9' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_3762.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3762.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3762.v
./5_gram_verilog_file_3762.v:28: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3763.v
../../../scripts/run_yosys.sh: line 3:  7512 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3764.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3764.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3764.v
./5_gram_verilog_file_3764.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3765.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3765.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3765.v
./5_gram_verilog_file_3765.v:21: ERROR: integer/genvar types cannot have packed dimensions.
Analyzing file: ./5_gram_verilog_file_3766.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3766.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3766.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3766.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: e472d3d790, CPU: user 0.00s system 0.02s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 57% 1x hierarchy (0 sec), 41% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3767.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3767.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3767.v
./5_gram_verilog_file_3767.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3768.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3768.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3768.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3768.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_3768.v:48: Warning: Ignoring assignment to constant bits:
    old assignment: 25 = { 31'0000000000000000000000000000000 \id_8 }
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: a4ab83425b, CPU: user 0.00s system 0.02s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 53% 2x read_verilog (0 sec), 45% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3769.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3769.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3769.v
./5_gram_verilog_file_3769.v:69: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3770.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3770.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3770.v
./5_gram_verilog_file_3770.v:11: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3771.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3771.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3771.v
./5_gram_verilog_file_3771.v:18: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3772.v
../../../scripts/run_yosys.sh: line 3:  7523 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3773.v
../../../scripts/run_yosys.sh: line 3:  7524 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3774.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3774.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3774.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3774.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
./5_gram_verilog_file_3774.v:42: ERROR: Can't resolve task name `\$clog2'.
Analyzing file: ./5_gram_verilog_file_3775.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3775.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3775.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3775.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
Warning: wire '\id_8' is assigned in a block at ./5_gram_verilog_file_3775.v:42.8-42.16.
Warning: wire '\id_8' is assigned in a block at ./5_gram_verilog_file_3775.v:42.24-42.35.
./5_gram_verilog_file_3775.v:42: ERROR: Left hand side of 1st expression of generate for-loop is not a genvar!
Analyzing file: ./5_gram_verilog_file_3776.v
../../../scripts/run_yosys.sh: line 3:  7527 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3777.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3777.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3777.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3777.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: d4b92efd5b, CPU: user 0.00s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 52% 2x read_verilog (0 sec), 47% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3778.v
../../../scripts/run_yosys.sh: line 3:  7530 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3779.v
../../../scripts/run_yosys.sh: line 3:  7531 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3780.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3780.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3780.v
./5_gram_verilog_file_3780.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3781.v
../../../scripts/run_yosys.sh: line 3:  7533 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3782.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3782.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3782.v
./5_gram_verilog_file_3782.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3783.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3783.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3783.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3783.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_3783.v:37: Warning: Range select out of bounds on signal `\id_10': Setting result bit to undef.
./5_gram_verilog_file_3783.v:37: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = 1'1
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
./5_gram_verilog_file_3783.v:4: Warning: Identifier `\module_1.id_8' is implicitly declared.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: bc75710ace, CPU: user 0.01s system 0.01s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 1x hierarchy (0 sec), 49% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3784.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3784.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3784.v
./5_gram_verilog_file_3784.v:3: ERROR: syntax error, unexpected '[', expecting TOK_ID
Analyzing file: ./5_gram_verilog_file_3785.v
../../../scripts/run_yosys.sh: line 3:  7538 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3786.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3786.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3786.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3786.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 0ee90859a1, CPU: user 0.01s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 1x hierarchy (0 sec), 49% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3787.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3787.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3787.v
./5_gram_verilog_file_3787.v:22: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3788.v
../../../scripts/run_yosys.sh: line 3:  7542 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3789.v
../../../scripts/run_yosys.sh: line 3:  7543 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3790.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3790.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3790.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3790.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_3790.v:28: Warning: Range select out of bounds on signal `\id_1': Setting result bit to undef.
./5_gram_verilog_file_3790.v:28: Warning: Range [-1:-1] select out of bounds on signal `\id_3': Setting 1 LSB bits to undef.
./5_gram_verilog_file_3790.v:28: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = 1'x
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: 1534c4af3b, CPU: user 0.01s system 0.01s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 54% 1x hierarchy (0 sec), 44% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3791.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3791.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3791.v
./5_gram_verilog_file_3791.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3792.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3792.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3792.v
./5_gram_verilog_file_3792.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3793.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3793.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3793.v
./5_gram_verilog_file_3793.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3794.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3794.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3794.v
./5_gram_verilog_file_3794.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3795.v
../../../scripts/run_yosys.sh: line 3:  7550 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3796.v
../../../scripts/run_yosys.sh: line 3:  7551 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3797.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3797.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3797.v
./5_gram_verilog_file_3797.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3798.v
../../../scripts/run_yosys.sh: line 3:  7553 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3799.v
../../../scripts/run_yosys.sh: line 3:  7554 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3800.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3800.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3800.v
./5_gram_verilog_file_3800.v:17: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3801.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3801.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3801.v
./5_gram_verilog_file_3801.v:14: ERROR: syntax error, unexpected '#', expecting TOK_PACKAGESEP or '=' or '.' or '['
Analyzing file: ./5_gram_verilog_file_3802.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3802.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3802.v
./5_gram_verilog_file_3802.v:7: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3803.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3803.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3803.v
./5_gram_verilog_file_3803.v:6: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_3804.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3804.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3804.v
./5_gram_verilog_file_3804.v:10: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3805.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3805.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3805.v
./5_gram_verilog_file_3805.v:23: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3806.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3806.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3806.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3806.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_3806.v:56: Warning: Range [-1:-1] select out of bounds on signal `\id_8': Setting 1 LSB bits to undef.
./5_gram_verilog_file_3806.v:56: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = \id_12
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 6523084e37, CPU: user 0.00s system 0.02s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 51% 1x hierarchy (0 sec), 48% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3807.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3807.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3807.v
./5_gram_verilog_file_3807.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3808.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3808.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3808.v
./5_gram_verilog_file_3808.v:16: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3809.v
../../../scripts/run_yosys.sh: line 3:  7565 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3810.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3810.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3810.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3810.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: c9a7d42f42, CPU: user 0.01s system 0.02s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 52% 2x read_verilog (0 sec), 46% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3811.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3811.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3811.v
./5_gram_verilog_file_3811.v:10: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3812.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3812.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3812.v
./5_gram_verilog_file_3812.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3813.v
../../../scripts/run_yosys.sh: line 3:  7570 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3814.v
../../../scripts/run_yosys.sh: line 3:  7571 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3815.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3815.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3815.v
./5_gram_verilog_file_3815.v:32: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_3816.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3816.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3816.v
./5_gram_verilog_file_3816.v:21: ERROR: syntax error, unexpected TOK_TO_SIGNED
Analyzing file: ./5_gram_verilog_file_3817.v
../../../scripts/run_yosys.sh: line 3:  7574 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3818.v
../../../scripts/run_yosys.sh: line 3:  7575 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3819.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3819.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3819.v
./5_gram_verilog_file_3819.v:32: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3820.v
../../../scripts/run_yosys.sh: line 3:  7577 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3821.v
../../../scripts/run_yosys.sh: line 3:  7578 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3822.v
../../../scripts/run_yosys.sh: line 3:  7579 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3823.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3823.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3823.v
./5_gram_verilog_file_3823.v:75: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_3824.v
../../../scripts/run_yosys.sh: line 3:  7581 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3825.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3825.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3825.v
./5_gram_verilog_file_3825.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3826.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3826.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3826.v
./5_gram_verilog_file_3826.v:9: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3827.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3827.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3827.v
./5_gram_verilog_file_3827.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3828.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3828.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3828.v
./5_gram_verilog_file_3828.v:11: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3829.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3829.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3829.v
./5_gram_verilog_file_3829.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3830.v
../../../scripts/run_yosys.sh: line 3:  7587 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3831.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3831.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3831.v
./5_gram_verilog_file_3831.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3832.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3832.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3832.v
./5_gram_verilog_file_3832.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3833.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3833.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3833.v
./5_gram_verilog_file_3833.v:16: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3834.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3834.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3834.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3834.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

End of script. Logfile hash: ac5e05cf72, CPU: user 0.00s system 0.02s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 2x read_verilog (0 sec), 48% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3835.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3835.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3835.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3835.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
./5_gram_verilog_file_3835.v:0: ERROR: While loops are only allowed in constant functions!
Analyzing file: ./5_gram_verilog_file_3836.v
../../../scripts/run_yosys.sh: line 3:  7594 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3837.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3837.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3837.v
./5_gram_verilog_file_3837.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3838.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3838.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3838.v
./5_gram_verilog_file_3838.v:30: ERROR: syntax error, unexpected TOK_REAL
Analyzing file: ./5_gram_verilog_file_3839.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3839.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3839.v
./5_gram_verilog_file_3839.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3840.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3840.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3840.v
./5_gram_verilog_file_3840.v:24: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3841.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3841.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3841.v
./5_gram_verilog_file_3841.v:13: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3842.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3842.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3842.v
./5_gram_verilog_file_3842.v:7: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3843.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3843.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3843.v
./5_gram_verilog_file_3843.v:23: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3844.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3844.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3844.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3844.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

End of script. Logfile hash: 79fe9ec83a, CPU: user 0.02s system 0.01s, MEM: 82.88 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 66% 1x hierarchy (0 sec), 33% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3845.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3845.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3845.v
./5_gram_verilog_file_3845.v:9: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_3846.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3846.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3846.v
./5_gram_verilog_file_3846.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3847.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3847.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3847.v
./5_gram_verilog_file_3847.v:11: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3848.v
../../../scripts/run_yosys.sh: line 3:  7607 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3849.v
../../../scripts/run_yosys.sh: line 3:  7608 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3850.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3850.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3850.v
./5_gram_verilog_file_3850.v:6: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_3851.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3851.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3851.v
./5_gram_verilog_file_3851.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3852.v
../../../scripts/run_yosys.sh: line 3:  7611 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3853.v
../../../scripts/run_yosys.sh: line 3:  7612 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3854.v
../../../scripts/run_yosys.sh: line 3:  7613 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3855.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3855.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3855.v
./5_gram_verilog_file_3855.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3856.v
../../../scripts/run_yosys.sh: line 3:  7615 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3857.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3857.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3857.v
./5_gram_verilog_file_3857.v:26: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3858.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3858.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3858.v
./5_gram_verilog_file_3858.v:19: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3859.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3859.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3859.v
./5_gram_verilog_file_3859.v:19: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3860.v
../../../scripts/run_yosys.sh: line 3:  7619 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3861.v
../../../scripts/run_yosys.sh: line 3:  7620 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3862.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3862.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3862.v
./5_gram_verilog_file_3862.v:21: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3863.v
../../../scripts/run_yosys.sh: line 3:  7622 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3864.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3864.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3864.v
./5_gram_verilog_file_3864.v:37: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3865.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3865.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3865.v
./5_gram_verilog_file_3865.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3866.v
../../../scripts/run_yosys.sh: line 3:  7625 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3867.v
../../../scripts/run_yosys.sh: line 3:  7626 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3868.v
../../../scripts/run_yosys.sh: line 3:  7627 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3869.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3869.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3869.v
./5_gram_verilog_file_3869.v:7: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3870.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3870.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3870.v
./5_gram_verilog_file_3870.v:17: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3871.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3871.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3871.v
./5_gram_verilog_file_3871.v:12: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3872.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3872.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3872.v
./5_gram_verilog_file_3872.v:21: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3873.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3873.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3873.v
./5_gram_verilog_file_3873.v:12: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3874.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3874.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3874.v
./5_gram_verilog_file_3874.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3875.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3875.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3875.v
./5_gram_verilog_file_3875.v:17: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3876.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3876.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3876.v
./5_gram_verilog_file_3876.v:42: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3877.v
../../../scripts/run_yosys.sh: line 3:  7636 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3878.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3878.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3878.v
./5_gram_verilog_file_3878.v:34: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3879.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3879.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3879.v
./5_gram_verilog_file_3879.v:14: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3880.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3880.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3880.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3880.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_3880.v:40: Warning: Identifier `\modCall_1.id_2' is implicitly declared.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 73abff71c8, CPU: user 0.00s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 1x hierarchy (0 sec), 48% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3881.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3881.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3881.v
./5_gram_verilog_file_3881.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3882.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3882.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3882.v
./5_gram_verilog_file_3882.v:6: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3883.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3883.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3883.v
./5_gram_verilog_file_3883.v:20: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3884.v
../../../scripts/run_yosys.sh: line 3:  7644 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3885.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3885.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3885.v
./5_gram_verilog_file_3885.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3886.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3886.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3886.v
./5_gram_verilog_file_3886.v:77: ERROR: Module port `\id_1' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_3887.v
../../../scripts/run_yosys.sh: line 3:  7647 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3888.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3888.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3888.v
./5_gram_verilog_file_3888.v:7: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3889.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3889.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3889.v
./5_gram_verilog_file_3889.v:4: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3890.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3890.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3890.v
./5_gram_verilog_file_3890.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3891.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3891.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3891.v
./5_gram_verilog_file_3891.v:39: ERROR: Module port `\id_3' is not declared in module header.
Analyzing file: ./5_gram_verilog_file_3892.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3892.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3892.v
./5_gram_verilog_file_3892.v:13: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3893.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3893.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3893.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3893.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: abd3bf593d, CPU: user 0.00s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 2x read_verilog (0 sec), 48% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3894.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3894.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3894.v
./5_gram_verilog_file_3894.v:56: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3895.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3895.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3895.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3895.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 098418824c, CPU: user 0.01s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 2x read_verilog (0 sec), 49% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3896.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3896.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3896.v
./5_gram_verilog_file_3896.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3897.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3897.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3897.v
./5_gram_verilog_file_3897.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3898.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3898.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3898.v
./5_gram_verilog_file_3898.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3899.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3899.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3899.v
./5_gram_verilog_file_3899.v:32: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3900.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3900.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3900.v
./5_gram_verilog_file_3900.v:15: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3901.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3901.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3901.v
./5_gram_verilog_file_3901.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3902.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3902.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3902.v
./5_gram_verilog_file_3902.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3903.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3903.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3903.v
./5_gram_verilog_file_3903.v:27: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3904.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3904.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3904.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3904.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: a580be4987, CPU: user 0.01s system 0.01s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 56% 1x hierarchy (0 sec), 43% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3905.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3905.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3905.v
./5_gram_verilog_file_3905.v:10: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3906.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3906.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3906.v
./5_gram_verilog_file_3906.v:7: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3907.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3907.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3907.v
./5_gram_verilog_file_3907.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3908.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3908.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3908.v
./5_gram_verilog_file_3908.v:16: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3909.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3909.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3909.v
./5_gram_verilog_file_3909.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3910.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3910.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3910.v
./5_gram_verilog_file_3910.v:5: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3911.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3911.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3911.v
./5_gram_verilog_file_3911.v:16: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3912.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3912.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3912.v
./5_gram_verilog_file_3912.v:19: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3913.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3913.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3913.v
./5_gram_verilog_file_3913.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3914.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3914.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3914.v
./5_gram_verilog_file_3914.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3915.v
../../../scripts/run_yosys.sh: line 3:  7678 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3916.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3916.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3916.v
./5_gram_verilog_file_3916.v:5: ERROR: Assignments within expressions are only permitted within procedures.
Analyzing file: ./5_gram_verilog_file_3917.v
../../../scripts/run_yosys.sh: line 3:  7680 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3918.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3918.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3918.v
./5_gram_verilog_file_3918.v:3: ERROR: syntax error, unexpected ';', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_3919.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3919.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3919.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3919.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: f6125cb966, CPU: user 0.01s system 0.02s, MEM: 82.12 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 54% 1x hierarchy (0 sec), 45% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3920.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3920.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3920.v
./5_gram_verilog_file_3920.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3921.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3921.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3921.v
./5_gram_verilog_file_3921.v:22: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_3922.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3922.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3922.v
./5_gram_verilog_file_3922.v:8: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3923.v
../../../scripts/run_yosys.sh: line 3:  7687 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3924.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3924.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3924.v
./5_gram_verilog_file_3924.v:29: ERROR: syntax error, unexpected TOK_FINAL
Analyzing file: ./5_gram_verilog_file_3925.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3925.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3925.v
./5_gram_verilog_file_3925.v:7: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3926.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3926.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3926.v
./5_gram_verilog_file_3926.v:41: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_3927.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3927.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3927.v
./5_gram_verilog_file_3927.v:10: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3928.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3928.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3928.v
./5_gram_verilog_file_3928.v:50: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_3929.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3929.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3929.v
./5_gram_verilog_file_3929.v:28: ERROR: Re-definition of module `$abstract\module_0'!
Analyzing file: ./5_gram_verilog_file_3930.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3930.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3930.v
./5_gram_verilog_file_3930.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3931.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3931.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3931.v
./5_gram_verilog_file_3931.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3932.v
../../../scripts/run_yosys.sh: line 3:  7696 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3933.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3933.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3933.v
./5_gram_verilog_file_3933.v:36: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3934.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3934.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3934.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3934.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: bf51df0652, CPU: user 0.01s system 0.02s, MEM: 81.94 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 56% 1x hierarchy (0 sec), 43% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3935.v
../../../scripts/run_yosys.sh: line 3:  7700 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3936.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3936.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3936.v
./5_gram_verilog_file_3936.v:32: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_3937.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3937.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3937.v
./5_gram_verilog_file_3937.v:17: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3938.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3938.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3938.v
./5_gram_verilog_file_3938.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3939.v
../../../scripts/run_yosys.sh: line 3:  7704 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3940.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3940.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3940.v
./5_gram_verilog_file_3940.v:6: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3941.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3941.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3941.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3941.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_3941.v:30: Warning: Identifier `\modCall_1.id_1' is implicitly declared.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 852100bfdc, CPU: user 0.01s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 56% 1x hierarchy (0 sec), 43% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3942.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3942.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3942.v
./5_gram_verilog_file_3942.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3943.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3943.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3943.v
./5_gram_verilog_file_3943.v:93: ERROR: syntax error, unexpected ':'
Analyzing file: ./5_gram_verilog_file_3944.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3944.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3944.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3944.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: 3538c9bfed, CPU: user 0.02s system 0.01s, MEM: 82.69 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 60% 1x hierarchy (0 sec), 39% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3945.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3945.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3945.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3945.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: d597b225a6, CPU: user 0.01s system 0.02s, MEM: 82.31 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 49% 2x read_verilog (0 sec), 49% 1x hierarchy (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3946.v
../../../scripts/run_yosys.sh: line 3:  7714 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3947.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3947.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3947.v
./5_gram_verilog_file_3947.v:3: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3948.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3948.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3948.v
./5_gram_verilog_file_3948.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3949.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3949.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3949.v
./5_gram_verilog_file_3949.v:6: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3950.v
../../../scripts/run_yosys.sh: line 3:  7718 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3951.v
../../../scripts/run_yosys.sh: line 3:  7719 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3952.v
../../../scripts/run_yosys.sh: line 3:  7720 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3953.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3953.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3953.v
./5_gram_verilog_file_3953.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3954.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3954.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3954.v
./5_gram_verilog_file_3954.v:18: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3955.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3955.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3955.v
./5_gram_verilog_file_3955.v:15: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3956.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3956.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3956.v
./5_gram_verilog_file_3956.v:30: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_3957.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3957.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3957.v
./5_gram_verilog_file_3957.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3958.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3958.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3958.v
./5_gram_verilog_file_3958.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3959.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3959.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3959.v
./5_gram_verilog_file_3959.v:11: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3960.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3960.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3960.v
./5_gram_verilog_file_3960.v:53: ERROR: syntax error, unexpected '=', expecting '(' or '['
Analyzing file: ./5_gram_verilog_file_3961.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3961.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3961.v
./5_gram_verilog_file_3961.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3962.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3962.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3962.v
./5_gram_verilog_file_3962.v:29: ERROR: syntax error, unexpected '@'
Analyzing file: ./5_gram_verilog_file_3963.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3963.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3963.v
./5_gram_verilog_file_3963.v:93: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3964.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3964.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3964.v
./5_gram_verilog_file_3964.v:8: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3965.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3965.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3965.v
./5_gram_verilog_file_3965.v:9: ERROR: Assignments within expressions are only permitted within procedures.
Analyzing file: ./5_gram_verilog_file_3966.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3966.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3966.v
./5_gram_verilog_file_3966.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3967.v
../../../scripts/run_yosys.sh: line 3:  7735 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3968.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3968.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3968.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3968.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

End of script. Logfile hash: e67dc82642, CPU: user 0.00s system 0.02s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 52% 1x hierarchy (0 sec), 47% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3969.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3969.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3969.v
./5_gram_verilog_file_3969.v:22: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3970.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3970.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3970.v
./5_gram_verilog_file_3970.v:32: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_3971.v
../../../scripts/run_yosys.sh: line 3:  7740 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3972.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3972.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3972.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3972.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.
./5_gram_verilog_file_3972.v:12: Warning: Identifier `\module_0' is implicitly declared.
Mapping positional arguments of cell module_1.modCall_1 (module_0).

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 5fc6514923, CPU: user 0.01s system 0.02s, MEM: 81.56 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 50% 1x hierarchy (0 sec), 48% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3973.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3973.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3973.v
./5_gram_verilog_file_3973.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3974.v
../../../scripts/run_yosys.sh: line 3:  7744 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3975.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3975.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3975.v
./5_gram_verilog_file_3975.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3976.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3976.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3976.v
./5_gram_verilog_file_3976.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3977.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3977.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3977.v
./5_gram_verilog_file_3977.v:23: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_3978.v
../../../scripts/run_yosys.sh: line 3:  7748 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3979.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3979.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3979.v
./5_gram_verilog_file_3979.v:5: ERROR: syntax error, unexpected '?'
Analyzing file: ./5_gram_verilog_file_3980.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3980.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3980.v
./5_gram_verilog_file_3980.v:27: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3981.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3981.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3981.v
./5_gram_verilog_file_3981.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3982.v
../../../scripts/run_yosys.sh: line 3:  7752 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3983.v
../../../scripts/run_yosys.sh: line 3:  7753 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3984.v
../../../scripts/run_yosys.sh: line 3:  7754 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3985.v
../../../scripts/run_yosys.sh: line 3:  7755 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3986.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3986.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3986.v
./5_gram_verilog_file_3986.v:33: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3987.v
../../../scripts/run_yosys.sh: line 3:  7757 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3988.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3988.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3988.v
./5_gram_verilog_file_3988.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3989.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3989.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3989.v
./5_gram_verilog_file_3989.v:44: ERROR: integer/genvar types cannot have packed dimensions.
Analyzing file: ./5_gram_verilog_file_3990.v
../../../scripts/run_yosys.sh: line 3:  7760 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3991.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3991.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3991.v
./5_gram_verilog_file_3991.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3992.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3992.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3992.v
./5_gram_verilog_file_3992.v:5: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3993.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3993.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3993.v
./5_gram_verilog_file_3993.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3994.v
../../../scripts/run_yosys.sh: line 3:  7764 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3995.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3995.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3995.v
./5_gram_verilog_file_3995.v:3: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_3996.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3996.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3996.v
Parsing SystemVerilog input from `./5_gram_verilog_file_3996.v' to AST representation.
Storing AST representation for module `$abstract\module_0'.
Storing AST representation for module `$abstract\module_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\module_1'.
Generating RTLIL representation for module `\module_1'.
./5_gram_verilog_file_3996.v:38: Warning: Range select [0:-1] out of bounds on signal `\id_14': Setting all 2 result bits to undef.
./5_gram_verilog_file_3996.v:38: Warning: Ignoring assignment to constant bits:
    old assignment: 2'x = $ternary$./5_gram_verilog_file_3996.v:38$2_Y [1:0]
    new assignment: { } = { }.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_0'.
Generating RTLIL representation for module `\module_0'.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: e0ad815763, CPU: user 0.00s system 0.02s, MEM: 81.75 MB peak
Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 53% 1x hierarchy (0 sec), 46% 2x read_verilog (0 sec), ...
Analyzing file: ./5_gram_verilog_file_3997.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3997.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3997.v
./5_gram_verilog_file_3997.v:7: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_3998.v
../../../scripts/run_yosys.sh: line 3:  7769 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_3999.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_3999.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_3999.v
./5_gram_verilog_file_3999.v:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_4000.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_4000.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_4000.v
./5_gram_verilog_file_4000.v:7: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_4001.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_4001.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_4001.v
./5_gram_verilog_file_4001.v:4: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_4002.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_4002.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_4002.v
./5_gram_verilog_file_4002.v:4: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_4003.v
../../../scripts/run_yosys.sh: line 3:  7774 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_4004.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_4004.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_4004.v
./5_gram_verilog_file_4004.v:5: ERROR: syntax error, unexpected TOK_SUPPLY1
Analyzing file: ./5_gram_verilog_file_4005.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_4005.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_4005.v
./5_gram_verilog_file_4005.v:41: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['
Analyzing file: ./5_gram_verilog_file_4006.v
../../../scripts/run_yosys.sh: line 3:  7777 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./5_gram_verilog_file_4007.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_4007.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_4007.v
./5_gram_verilog_file_4007.v:26: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
Analyzing file: ./5_gram_verilog_file_4008.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_4008.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_4008.v
./5_gram_verilog_file_4008.v:38: ERROR: syntax error, unexpected TOK_SUPPLY0
Analyzing file: ./5_gram_verilog_file_4009.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+17 (git sha1 05cd1e294, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./5_gram_verilog_file_4009.v ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./5_gram_verilog_file_4009.v
./5_gram_verilog_file_4009.v:12: ERROR: syntax error, unexpected TOK_ID
Analyzing file: ./5_gram_verilog_file_4010.v
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
AddressSanitizer:DEADLYSIGNAL
