{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524058471535 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524058471539 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 18 15:34:31 2018 " "Processing started: Wed Apr 18 15:34:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524058471539 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524058471539 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524058471539 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524058472326 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524058472326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontrom.v 1 1 " "Found 1 design units, including 1 entities, in source file fontrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 fontRom " "Found entity 1: fontRom" {  } { { "fontRom.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/fontRom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524058483189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524058483189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/LFSR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524058483195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524058483195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_golden_top " "Found entity 1: DE1_SOC_golden_top" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/DE1_SOC_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524058483197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524058483197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/vgaController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524058483217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524058483217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll100mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file pll100mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll100mhz " "Found entity 1: pll100mhz" {  } { { "pll100mhz.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/pll100mhz.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524058483220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524058483220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll100mhz/pll100mhz_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll100mhz/pll100mhz_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll100mhz_0002 " "Found entity 1: pll100mhz_0002" {  } { { "pll100mhz/pll100mhz_0002.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/pll100mhz/pll100mhz_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524058483239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524058483239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll65mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file pll65mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll65mhz " "Found entity 1: pll65mhz" {  } { { "pll65mhz.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/pll65mhz.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524058483242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524058483242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll65mhz/pll65mhz_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll65mhz/pll65mhz_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll65mhz_0002 " "Found entity 1: pll65mhz_0002" {  } { { "pll65mhz/pll65mhz_0002.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/pll65mhz/pll65mhz_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524058483261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524058483261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "textram.v 1 1 " "Found 1 design units, including 1 entities, in source file textram.v" { { "Info" "ISGN_ENTITY_NAME" "1 textRam " "Found entity 1: textRam" {  } { { "textRam.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/textRam.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524058483263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524058483263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll33mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file pll33mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll33mhz " "Found entity 1: pll33mhz" {  } { { "pll33mhz.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/pll33mhz.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524058483265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524058483265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll33mhz/pll33mhz_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll33mhz/pll33mhz_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll33mhz_0002 " "Found entity 1: pll33mhz_0002" {  } { { "pll33mhz/pll33mhz_0002.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/pll33mhz/pll33mhz_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524058483289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524058483289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file image_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_memory " "Found entity 1: image_memory" {  } { { "image_memory.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/image_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524058483292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524058483292 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOC_golden_top " "Elaborating entity \"DE1_SOC_golden_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524058483667 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pixelout DE1_SOC_golden_top.v(282) " "Verilog HDL warning at DE1_SOC_golden_top.v(282): object pixelout used but never assigned" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/DE1_SOC_golden_top.v" 282 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1524058483691 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r DE1_SOC_golden_top.v(283) " "Verilog HDL or VHDL warning at DE1_SOC_golden_top.v(283): object \"r\" assigned a value but never read" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/DE1_SOC_golden_top.v" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524058483691 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "g DE1_SOC_golden_top.v(284) " "Verilog HDL or VHDL warning at DE1_SOC_golden_top.v(284): object \"g\" assigned a value but never read" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/DE1_SOC_golden_top.v" 284 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524058483691 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b DE1_SOC_golden_top.v(285) " "Verilog HDL or VHDL warning at DE1_SOC_golden_top.v(285): object \"b\" assigned a value but never read" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/DE1_SOC_golden_top.v" 285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524058483691 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE1_SOC_golden_top.v(100) " "Output port \"DRAM_ADDR\" at DE1_SOC_golden_top.v(100) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/DE1_SOC_golden_top.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524058483716 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE1_SOC_golden_top.v(101) " "Output port \"DRAM_BA\" at DE1_SOC_golden_top.v(101) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/DE1_SOC_golden_top.v" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524058483716 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE1_SOC_golden_top.v(133) " "Output port \"HEX0\" at DE1_SOC_golden_top.v(133) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/DE1_SOC_golden_top.v" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524058483716 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE1_SOC_golden_top.v(134) " "Output port \"HEX1\" at DE1_SOC_golden_top.v(134) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/DE1_SOC_golden_top.v" 134 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524058483716 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE1_SOC_golden_top.v(135) " "Output port \"HEX2\" at DE1_SOC_golden_top.v(135) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/DE1_SOC_golden_top.v" 135 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524058483716 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE1_SOC_golden_top.v(136) " "Output port \"HEX3\" at DE1_SOC_golden_top.v(136) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/DE1_SOC_golden_top.v" 136 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524058483716 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE1_SOC_golden_top.v(137) " "Output port \"HEX4\" at DE1_SOC_golden_top.v(137) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/DE1_SOC_golden_top.v" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524058483716 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE1_SOC_golden_top.v(138) " "Output port \"HEX5\" at DE1_SOC_golden_top.v(138) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/DE1_SOC_golden_top.v" 138 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524058483716 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SOC_golden_top.v(210) " "Output port \"LEDR\" at DE1_SOC_golden_top.v(210) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/DE1_SOC_golden_top.v" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524058483717 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST DE1_SOC_golden_top.v(59) " "Output port \"ADC_CONVST\" at DE1_SOC_golden_top.v(59) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/DE1_SOC_golden_top.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524058483717 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE1_SOC_golden_top.v(60) " "Output port \"ADC_DIN\" at DE1_SOC_golden_top.v(60) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/DE1_SOC_golden_top.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524058483717 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE1_SOC_golden_top.v(62) " "Output port \"ADC_SCLK\" at DE1_SOC_golden_top.v(62) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/DE1_SOC_golden_top.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524058483717 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE1_SOC_golden_top.v(72) " "Output port \"AUD_DACDAT\" at DE1_SOC_golden_top.v(72) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/DE1_SOC_golden_top.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524058483717 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE1_SOC_golden_top.v(74) " "Output port \"AUD_XCK\" at DE1_SOC_golden_top.v(74) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/DE1_SOC_golden_top.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524058483717 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE1_SOC_golden_top.v(102) " "Output port \"DRAM_CAS_N\" at DE1_SOC_golden_top.v(102) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/DE1_SOC_golden_top.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524058483717 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE1_SOC_golden_top.v(103) " "Output port \"DRAM_CKE\" at DE1_SOC_golden_top.v(103) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/DE1_SOC_golden_top.v" 103 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524058483717 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE1_SOC_golden_top.v(104) " "Output port \"DRAM_CLK\" at DE1_SOC_golden_top.v(104) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/DE1_SOC_golden_top.v" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524058483717 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE1_SOC_golden_top.v(105) " "Output port \"DRAM_CS_N\" at DE1_SOC_golden_top.v(105) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/DE1_SOC_golden_top.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524058483718 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE1_SOC_golden_top.v(107) " "Output port \"DRAM_LDQM\" at DE1_SOC_golden_top.v(107) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/DE1_SOC_golden_top.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524058483718 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE1_SOC_golden_top.v(108) " "Output port \"DRAM_RAS_N\" at DE1_SOC_golden_top.v(108) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/DE1_SOC_golden_top.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524058483718 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE1_SOC_golden_top.v(109) " "Output port \"DRAM_UDQM\" at DE1_SOC_golden_top.v(109) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/DE1_SOC_golden_top.v" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524058483718 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE1_SOC_golden_top.v(110) " "Output port \"DRAM_WE_N\" at DE1_SOC_golden_top.v(110) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/DE1_SOC_golden_top.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524058483718 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL DE1_SOC_golden_top.v(115) " "Output port \"FAN_CTRL\" at DE1_SOC_golden_top.v(115) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/DE1_SOC_golden_top.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524058483718 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK DE1_SOC_golden_top.v(120) " "Output port \"FPGA_I2C_SCLK\" at DE1_SOC_golden_top.v(120) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/DE1_SOC_golden_top.v" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524058483718 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE1_SOC_golden_top.v(200) " "Output port \"IRDA_TXD\" at DE1_SOC_golden_top.v(200) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/DE1_SOC_golden_top.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524058483718 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE1_SOC_golden_top.v(231) " "Output port \"TD_RESET_N\" at DE1_SOC_golden_top.v(231) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/DE1_SOC_golden_top.v" 231 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524058483718 "|DE1_SOC_golden_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vgaController:vga " "Elaborating entity \"vgaController\" for hierarchy \"vgaController:vga\"" {  } { { "DE1_SOC_golden_top.v" "vga" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/DE1_SOC_golden_top.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524058483761 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vgaController.v(77) " "Verilog HDL assignment warning at vgaController.v(77): truncated value with size 32 to match size of target (12)" {  } { { "vgaController.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/vgaController.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524058483845 "|DE1_SOC_golden_top|vgaController:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vgaController.v(79) " "Verilog HDL assignment warning at vgaController.v(79): truncated value with size 32 to match size of target (1)" {  } { { "vgaController.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/vgaController.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524058483845 "|DE1_SOC_golden_top|vgaController:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vgaController.v(80) " "Verilog HDL assignment warning at vgaController.v(80): truncated value with size 32 to match size of target (1)" {  } { { "vgaController.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/vgaController.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524058483845 "|DE1_SOC_golden_top|vgaController:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vgaController.v(89) " "Verilog HDL assignment warning at vgaController.v(89): truncated value with size 32 to match size of target (11)" {  } { { "vgaController.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/vgaController.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524058483845 "|DE1_SOC_golden_top|vgaController:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vgaController.v(91) " "Verilog HDL assignment warning at vgaController.v(91): truncated value with size 32 to match size of target (1)" {  } { { "vgaController.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/vgaController.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524058483845 "|DE1_SOC_golden_top|vgaController:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vgaController.v(92) " "Verilog HDL assignment warning at vgaController.v(92): truncated value with size 32 to match size of target (1)" {  } { { "vgaController.v" "" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/vgaController.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524058483847 "|DE1_SOC_golden_top|vgaController:vga"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "pll pllmhz " "Node instance \"pll\" instantiates undefined entity \"pllmhz\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DE1_SOC_golden_top.v" "pll" { Text "D:/Documenten/School/UHasselt/SoC/quartus_projects/lab5VGA/DE1_SOC_golden_top.v" 307 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1524058483865 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 37 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "701 " "Peak virtual memory: 701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524058484261 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 18 15:34:44 2018 " "Processing ended: Wed Apr 18 15:34:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524058484261 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524058484261 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524058484261 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524058484261 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 37 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 37 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524058484912 ""}
