INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/ip/fifo_16_out/sim/fifo_16_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_16_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/ip/fifo_256_ddr/sim/fifo_256_ddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_256_ddr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/fifo_256to16_series.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_256to16_series
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sim_1/new/fifo_256to16_series_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_256to16_series_tb
