// Seed: 2902692409
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1
    , id_40,
    input supply0 id_2,
    output supply0 id_3,
    output supply0 id_4,
    input wor id_5,
    output wire id_6,
    output tri1 id_7,
    output wand id_8,
    output tri0 id_9,
    input wand id_10,
    input wand id_11,
    input wire id_12,
    output wor id_13,
    input supply0 id_14,
    output wand id_15,
    input tri1 id_16,
    output tri1 id_17
    , id_41,
    input tri id_18,
    input supply1 id_19,
    input wire id_20,
    input uwire id_21,
    input wire id_22,
    input tri0 id_23,
    input tri0 id_24,
    input supply1 id_25,
    input wand id_26,
    input wor id_27,
    output wire id_28
    , id_42,
    input wor id_29,
    input tri id_30,
    input supply0 id_31,
    input tri0 id_32,
    input supply1 id_33,
    input tri id_34,
    output tri1 id_35,
    output tri0 id_36,
    input wor id_37,
    output supply1 id_38
);
  wire id_43;
  module_0(
      id_41, id_41, id_43, id_41
  );
  assign id_28 = 1'h0 ? 1 : id_19 == id_20 ? 1 : 1;
endmodule
