#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Fri Jun 26 19:47:52 2015
# Process ID: 5956
# Log file: C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/system_top.vds
# Journal file: C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source system_top.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config  -id {BD 41-1348}  -new_severity {INFO} 
# set_msg_config  -id {BD 41-1343}  -new_severity {INFO} 
# set_msg_config  -id {BD 41-1306}  -new_severity {INFO} 
# set_msg_config  -id {IP_Flow 19-1687}  -new_severity {INFO} 
# set_msg_config  -id {filemgmt 20-1763}  -new_severity {INFO} 
# set_msg_config  -id {BD 41-1276}  -severity {CRITICAL WARNING}  -new_severity {ERROR} 
# create_project -in_memory -part xc7z020clg484-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.cache/wt [current_project]
# set_property parent.project_path C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# set_property board_part em.avnet.com:zed:part0:1.1 [current_project]
# set_property ip_repo_paths {
#   c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/library
#   c:/Xilinx/Projects/threshold_IP_hls
#   C:/Xilinx/Projects/attention_detect/grayScale_IP_hls/grayScale_IP/solution1/impl/ip
# } [current_project]
# add_files C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/system.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Projects/threshold_IP_hls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Projects/attention_detect/grayScale_IP_hls/grayScale_IP/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 279.945 ; gain = 91.820
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_clkgen_v1_0/eb15edc8/axi_clkgen_constr.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/dce0d057/axi_spdif_tx_constr.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/axi_i2s_adi_constr.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0_board.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0_1/system_axi_vdma_0_0.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0_1/system_axi_vdma_0_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0_1/system_axi_vdma_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_1/system_xbar_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_vdma_img_process_0/system_axi_vdma_img_process_0.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_vdma_img_process_0/system_axi_vdma_img_process_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_vdma_img_process_0/system_axi_vdma_img_process_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/constraints/toThreshold_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/constraints/toGray_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_2/system_auto_us_2_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_2/system_auto_us_2_clocks.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_3/system_auto_us_3_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_3/system_auto_us_3_clocks.xdc]
# set_property used_in_implementation false [get_files -all C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/system_ooc.xdc]
# set_property is_locked true [get_files C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/system.bd]
# read_verilog -library xil_defaultlib {
#   C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/imports/hdl/system_wrapper.v
#   C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/library/common/ad_iobuf.v
#   C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/system_top.v
# }
# read_xdc C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/common/zed/zed_system_constr.xdc
# set_property used_in_implementation false [get_files C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/common/zed/zed_system_constr.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file system_top.hwdef }
# synth_design -top system_top -part xc7z020clg484-1
Command: synth_design -top system_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.02' and will expire in -118 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:48 ; elapsed = 00:01:54 . Memory (MB): peak = 355.145 ; gain = 193.082
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function gpo_bit_used does not always return a value [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/iic_pkg.vhd:208]
INFO: [Synth 8-638] synthesizing module 'system_top' [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/system_top.v:42]
INFO: [Synth 8-638] synthesizing module 'ad_iobuf' [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/library/common/ad_iobuf.v:42]
INFO: [Synth 8-256] done synthesizing module 'ad_iobuf' (1#1) [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/library/common/ad_iobuf.v:42]
INFO: [Synth 8-638] synthesizing module 'ad_iobuf__parameterized0' [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/library/common/ad_iobuf.v:42]
INFO: [Synth 8-256] done synthesizing module 'ad_iobuf__parameterized0' (1#1) [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/library/common/ad_iobuf.v:42]
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/imports/hdl/system_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12928]
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (2#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12928]
INFO: [Synth 8-638] synthesizing module 'system' [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:3043]
INFO: [Synth 8-638] synthesizing module 'GND' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-256] done synthesizing module 'GND' (3#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-256] done synthesizing module 'VCC' (4#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-638] synthesizing module 'system_axi_cpu_interconnect_0' [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:4811]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_I5GH1N' [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:417]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_I5GH1N' (5#1) [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:417]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UBGIXM' [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:549]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UBGIXM' (6#1) [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:549]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1J5P44O' [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:681]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1J5P44O' (7#1) [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:681]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_T17W6X' [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:806]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_T17W6X' (8#1) [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:806]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_15FU5SC' [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:938]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_15FU5SC' (9#1) [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:938]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_GFBASD' [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:1070]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_GFBASD' (10#1) [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:1070]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_59JXRJ' [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:1202]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_59JXRJ' (11#1) [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:1202]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_1GBLMBI' [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:1334]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_1GBLMBI' (12#1) [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:1334]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_E05M9W' [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:1459]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_E05M9W' (13#1) [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:1459]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_17AVPN9' [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:1591]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_17AVPN9' (14#1) [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:1591]
INFO: [Synth 8-638] synthesizing module 'm10_couplers_imp_1J5SI6G' [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:1716]
INFO: [Synth 8-256] done synthesizing module 'm10_couplers_imp_1J5SI6G' (15#1) [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:1716]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_WZLZH6' [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:2180]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (16#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (17#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (17#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (17#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (17#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (18#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (19#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' (20#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' (21#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' (22#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' (23#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' (24#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' (25#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' (25#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' (26#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' (27#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' (28#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' (28#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' (28#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' (29#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (29#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (29#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (29#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (29#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (29#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (29#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (29#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s' (30#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (31#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_0' (32#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_WZLZH6' (33#1) [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:2180]
INFO: [Synth 8-638] synthesizing module 'system_xbar_0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' (34#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_carry_and' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_carry_and' (35#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static' (36#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' (36#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' (36#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' (36#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' (36#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized4' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized4' (36#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized5' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized5' (36#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized6' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized6' (36#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized7' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized7' (36#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized8' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized8' (36#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized9' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized9' (36#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder' (37#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter' (38#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' (38#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc' (39#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' (39#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' (39#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' (39#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' (39#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave' (40#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' (41#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar' (42#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_0' (43#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:57]
WARNING: [Synth 8-350] instance 'xbar' of module 'system_xbar_0' requires 40 connections, but only 38 given [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:6447]
INFO: [Synth 8-256] done synthesizing module 'system_axi_cpu_interconnect_0' (44#1) [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:4811]
INFO: [Synth 8-638] synthesizing module 'system_axi_hdmi_clkgen_0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/synth/system_axi_hdmi_clkgen_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_clkgen' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_clkgen_v1_0/eb15edc8/axi_clkgen.v:39]
INFO: [Synth 8-638] synthesizing module 'up_axi' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_clkgen_v1_0/common/up_axi.v:42]
INFO: [Synth 8-256] done synthesizing module 'up_axi' (45#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_clkgen_v1_0/common/up_axi.v:42]
INFO: [Synth 8-638] synthesizing module 'up_clkgen' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_clkgen_v1_0/common/up_clkgen.v:40]
INFO: [Synth 8-638] synthesizing module 'ad_rst' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_clkgen_v1_0/common/ad_rst.v:42]
INFO: [Synth 8-256] done synthesizing module 'ad_rst' (46#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_clkgen_v1_0/common/ad_rst.v:42]
INFO: [Synth 8-256] done synthesizing module 'up_clkgen' (47#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_clkgen_v1_0/common/up_clkgen.v:40]
INFO: [Synth 8-638] synthesizing module 'ad_mmcm_drp' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_clkgen_v1_0/common/ad_mmcm_drp.v:41]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15990]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (48#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15990]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (49#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'ad_mmcm_drp' (50#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_clkgen_v1_0/common/ad_mmcm_drp.v:41]
INFO: [Synth 8-256] done synthesizing module 'axi_clkgen' (51#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_clkgen_v1_0/eb15edc8/axi_clkgen.v:39]
INFO: [Synth 8-256] done synthesizing module 'system_axi_hdmi_clkgen_0' (52#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/synth/system_axi_hdmi_clkgen_0.v:56]
WARNING: [Synth 8-350] instance 'axi_hdmi_clkgen' of module 'system_axi_hdmi_clkgen_0' requires 22 connections, but only 21 given [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:4010]
INFO: [Synth 8-638] synthesizing module 'system_axi_hdmi_core_0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/synth/system_axi_hdmi_core_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_hdmi_tx' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx.v:40]
INFO: [Synth 8-638] synthesizing module 'up_hdmi_tx' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/up_hdmi_tx.v:42]
INFO: [Synth 8-638] synthesizing module 'up_xfer_cntrl' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/up_xfer_cntrl.v:42]
INFO: [Synth 8-256] done synthesizing module 'up_xfer_cntrl' (53#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/up_xfer_cntrl.v:42]
INFO: [Synth 8-638] synthesizing module 'up_xfer_status' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/up_xfer_status.v:42]
INFO: [Synth 8-256] done synthesizing module 'up_xfer_status' (54#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/up_xfer_status.v:42]
INFO: [Synth 8-638] synthesizing module 'up_clock_mon' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/up_clock_mon.v:42]
INFO: [Synth 8-256] done synthesizing module 'up_clock_mon' (55#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/up_clock_mon.v:42]
INFO: [Synth 8-638] synthesizing module 'up_xfer_status__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/up_xfer_status.v:42]
INFO: [Synth 8-256] done synthesizing module 'up_xfer_status__parameterized0' (55#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/up_xfer_status.v:42]
INFO: [Synth 8-256] done synthesizing module 'up_hdmi_tx' (56#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/up_hdmi_tx.v:42]
INFO: [Synth 8-638] synthesizing module 'axi_hdmi_tx_vdma' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_vdma.v:41]
INFO: [Synth 8-256] done synthesizing module 'axi_hdmi_tx_vdma' (57#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_vdma.v:41]
INFO: [Synth 8-638] synthesizing module 'axi_hdmi_tx_core' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_core.v:41]
INFO: [Synth 8-638] synthesizing module 'ad_mem' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_mem.v:42]
INFO: [Synth 8-256] done synthesizing module 'ad_mem' (58#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_mem.v:42]
INFO: [Synth 8-638] synthesizing module 'ad_csc_RGB2CrYCb' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_RGB2CrYCb.v:46]
INFO: [Synth 8-638] synthesizing module 'ad_csc_1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1.v:41]
INFO: [Synth 8-638] synthesizing module 'ad_csc_1_mul' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:44]
INFO: [Synth 8-638] synthesizing module 'MULT_MACRO' [C:/Xilinx/Vivado/2014.4/data/verilog/src/unimacro/MULT_MACRO.v:23]
INFO: [Synth 8-638] synthesizing module 'DSP48E' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:2361]
INFO: [Synth 8-256] done synthesizing module 'DSP48E' (59#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:2361]
INFO: [Synth 8-256] done synthesizing module 'MULT_MACRO' (60#1) [C:/Xilinx/Vivado/2014.4/data/verilog/src/unimacro/MULT_MACRO.v:23]
INFO: [Synth 8-256] done synthesizing module 'ad_csc_1_mul' (61#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:44]
INFO: [Synth 8-638] synthesizing module 'ad_csc_1_mul__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:44]
INFO: [Synth 8-256] done synthesizing module 'ad_csc_1_mul__parameterized0' (61#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:44]
INFO: [Synth 8-638] synthesizing module 'ad_csc_1_add' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_add.v:45]
INFO: [Synth 8-256] done synthesizing module 'ad_csc_1_add' (62#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_add.v:45]
INFO: [Synth 8-256] done synthesizing module 'ad_csc_1' (63#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1.v:41]
INFO: [Synth 8-638] synthesizing module 'ad_csc_1__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1.v:41]
INFO: [Synth 8-638] synthesizing module 'ad_csc_1_add__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_add.v:45]
INFO: [Synth 8-256] done synthesizing module 'ad_csc_1_add__parameterized0' (63#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_add.v:45]
INFO: [Synth 8-256] done synthesizing module 'ad_csc_1__parameterized0' (63#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1.v:41]
INFO: [Synth 8-256] done synthesizing module 'ad_csc_RGB2CrYCb' (64#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_RGB2CrYCb.v:46]
INFO: [Synth 8-638] synthesizing module 'ad_ss_444to422' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_ss_444to422.v:41]
INFO: [Synth 8-256] done synthesizing module 'ad_ss_444to422' (65#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_ss_444to422.v:41]
INFO: [Synth 8-638] synthesizing module 'axi_hdmi_tx_es' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_es.v:41]
INFO: [Synth 8-256] done synthesizing module 'axi_hdmi_tx_es' (66#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_es.v:41]
INFO: [Synth 8-256] done synthesizing module 'axi_hdmi_tx_core' (67#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_core.v:41]
INFO: [Synth 8-638] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:20624]
INFO: [Synth 8-256] done synthesizing module 'ODDR' (68#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:20624]
INFO: [Synth 8-256] done synthesizing module 'axi_hdmi_tx' (69#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx.v:40]
INFO: [Synth 8-256] done synthesizing module 'system_axi_hdmi_core_0' (70#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/synth/system_axi_hdmi_core_0.v:56]
WARNING: [Synth 8-350] instance 'axi_hdmi_core' of module 'system_axi_hdmi_core_0' requires 42 connections, but only 33 given [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:4032]
INFO: [Synth 8-638] synthesizing module 'system_axi_hdmi_dma_0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/synth/system_axi_hdmi_dma_0.vhd:107]
INFO: [Synth 8-3491] module 'axi_vdma' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma.vhd:154' bound to instance 'U0' of component 'axi_vdma' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/synth/system_axi_hdmi_dma_0.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_vdma__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma.vhd:592]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_rst_module' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_rst_module.vhd:258]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_rst_module.vhd:315]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_rst_module.vhd:316]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_rst_module.vhd:318]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reset' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reset.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reset' (71#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reset.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_rst_module' (72#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_rst_module.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_if' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_if.vhd:329]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_if.vhd:383]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_if.vhd:384]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_if.vhd:385]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_if.vhd:386]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_if.vhd:387]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_if.vhd:388]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_if.vhd:389]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_if.vhd:390]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_if.vhd:391]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_if.vhd:392]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_lite_if' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_lite_if.vhd:249]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_lite_if.vhd:333]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_lite_if.vhd:334]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_lite_if.vhd:338]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_lite_if.vhd:339]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_lite_if.vhd:343]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_lite_if.vhd:344]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_lite_if.vhd:377]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_lite_if.vhd:378]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_lite_if' (73#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_lite_if.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_if' (74#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_if.vhd:329]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_intrpt' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_intrpt' (75#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_module.vhd:350]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_register.vhd:294]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register' (76#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_register.vhd:294]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_regdirect.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect' (77#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_regdirect.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_mux.vhd:293]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_mux.vhd:328]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux' (78#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_mux.vhd:293]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module' (79#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_module.vhd:350]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_mngr.vhd:432]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm' (80#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if' (81#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sts_mngr' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_sts_mngr.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sts_mngr' (82#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_sts_mngr.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vidreg_module' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_vidreg_module.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vregister' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_vregister.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vregister' (83#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_vregister.vhd:190]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vaddrreg_mux' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_vaddrreg_mux.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vaddrreg_mux' (84#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_vaddrreg_mux.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vidreg_module' (85#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_vidreg_module.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mux' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_genlock_mux.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mux' (86#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_genlock_mux.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder' (87#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder__parameterized0' (87#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr' (88#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-4471] merging register 'DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[4:0]' into 'DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4:0]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_mngr.vhd:826]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr' (89#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_mngr.vhd:432]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen' (90#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vid_cdc' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:207]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:230]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:231]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:232]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:233]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:235]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vid_cdc' (91#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:207]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sof_gen' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_sof_gen.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sof_gen' (92#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_sof_gen.vhd:159]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mm2s_linebuf' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:305]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:386]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:387]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:410]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:411]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:1525]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:1526]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sfifo' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_sfifo.vhd:127]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12298]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12299]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12301]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12302]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12304]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12305]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (93#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (94#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6579]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (95#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16919]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16980]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (96#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (97#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (98#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (99#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (100#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (101#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized0' (102#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory' (103#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (104#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7539]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7551]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7551]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7551]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7551]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare' (105#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (106#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10958]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11282]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11367]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (107#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-638] synthesizing module 'dc_ss_fwft' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10723]
INFO: [Synth 8-638] synthesizing module 'updn_cntr' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr' (108#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'dc_ss_fwft' (109#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10723]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (110#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (111#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (112#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (113#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (114#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (115#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (116#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth' (117#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0' (118#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sfifo' (119#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_sfifo.vhd:127]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_skid_buf.vhd:200]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_skid_buf.vhd:201]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_skid_buf.vhd:204]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_skid_buf.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf' (120#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mm2s_linebuf' (121#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:305]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover.vhd:527]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (122#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (123#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (124#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (125#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (126#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (127#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (127#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (127#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (127#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (127#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (128#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (129#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (130#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (130#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_pcc.vhd:2400]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (131#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:341]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:347]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (131#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (131#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (131#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (131#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (132#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (133#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (133#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (133#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (133#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (133#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (134#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (135#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_omit_wrap' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_omit_wrap.vhd:302]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_omit_wrap' (136#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_omit_wrap.vhd:302]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (137#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover.vhd:527]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma__parameterized0' (138#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'system_axi_hdmi_dma_0' (139#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/synth/system_axi_hdmi_dma_0.vhd:107]
WARNING: [Synth 8-350] instance 'axi_hdmi_dma' of module 'system_axi_hdmi_dma_0' requires 43 connections, but only 41 given [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:4066]
INFO: [Synth 8-638] synthesizing module 'system_axi_hp0_interconnect_0' [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:6488]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_372X83' [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:2014]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (139#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (139#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5427]
INFO: [Synth 8-256] done synthesizing module 'dmem' (140#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (140#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (140#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized0' (140#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized0' (140#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10958]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11282]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11367]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized0' (140#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (140#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (140#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized0' (140#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (140#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (140#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (140#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (140#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized0' (140#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized0' (140#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen' (141#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo' (142#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' (143#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' (144#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
WARNING: [Synth 8-3848] Net M_AXI_WID in module/entity axi_protocol_converter_v2_1_axi3_conv does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:171]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' (145#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' (145#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_1' (146#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_372X83' (147#1) [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:2014]
INFO: [Synth 8-256] done synthesizing module 'system_axi_hp0_interconnect_0' (148#1) [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:6488]
INFO: [Synth 8-638] synthesizing module 'system_axi_i2s_adi_0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/synth/system_axi_i2s_adi_0.vhd:103]
INFO: [Synth 8-3491] module 'axi_i2s_adi' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/axi_i2s_adi.vhd:18' bound to instance 'U0' of component 'axi_i2s_adi' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/synth/system_axi_i2s_adi_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_i2s_adi__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/axi_i2s_adi.vhd:108]
INFO: [Synth 8-638] synthesizing module 'pl330_dma_fifo' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/common/pl330_dma_fifo.vhd:46]
INFO: [Synth 8-638] synthesizing module 'dma_fifo' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/common/dma_fifo.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'dma_fifo' (149#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/common/dma_fifo.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'pl330_dma_fifo' (150#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/common/pl330_dma_fifo.vhd:46]
INFO: [Synth 8-638] synthesizing module 'pl330_dma_fifo__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/common/pl330_dma_fifo.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'pl330_dma_fifo__parameterized0' (150#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/common/pl330_dma_fifo.vhd:46]
INFO: [Synth 8-638] synthesizing module 'i2s_controller' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/i2s_controller.vhd:83]
INFO: [Synth 8-638] synthesizing module 'fifo_synchronizer' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/fifo_synchronizer.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'fifo_synchronizer' (151#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/fifo_synchronizer.vhd:62]
INFO: [Synth 8-638] synthesizing module 'i2s_clkgen' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/i2s_clkgen.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'i2s_clkgen' (152#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/i2s_clkgen.vhd:61]
INFO: [Synth 8-638] synthesizing module 'i2s_tx' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/i2s_tx.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'i2s_tx' (153#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/i2s_tx.vhd:63]
INFO: [Synth 8-638] synthesizing module 'i2s_rx' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/i2s_rx.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'i2s_rx' (154#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/i2s_rx.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'i2s_controller' (155#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/i2s_controller.vhd:83]
INFO: [Synth 8-638] synthesizing module 'axi_ctrlif' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/common/axi_ctrlif.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'axi_ctrlif' (156#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/common/axi_ctrlif.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'axi_i2s_adi__parameterized0' (157#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/axi_i2s_adi.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'system_axi_i2s_adi_0' (158#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/synth/system_axi_i2s_adi_0.vhd:103]
INFO: [Synth 8-638] synthesizing module 'system_axi_iic_fmc_0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/synth/system_axi_iic_fmc_0.vhd:91]
INFO: [Synth 8-3491] module 'axi_iic' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/axi_iic.vhd:146' bound to instance 'U0' of component 'axi_iic' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/synth/system_axi_iic_fmc_0.vhd:174]
INFO: [Synth 8-638] synthesizing module 'axi_iic__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/axi_iic.vhd:217]
INFO: [Synth 8-638] synthesizing module 'iic' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/iic.vhd:221]
INFO: [Synth 8-638] synthesizing module 'axi_ipif_ssp1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/axi_ipif_ssp1.vhd:212]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (159#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (159#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (159#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (159#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (159#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (159#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (159#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (159#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (159#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (159#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (159#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (159#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (159#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (159#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (159#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (159#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (159#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (159#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (159#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (159#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (159#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (159#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized21' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized21' (159#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized22' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized22' (159#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized23' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized23' (159#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized24' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized24' (159#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized25' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized25' (159#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized26' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized26' (159#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized27' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized27' (159#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized28' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized28' (159#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized29' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized29' (159#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized30' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized30' (159#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized31' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized31' (159#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized32' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized32' (159#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized33' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized33' (159#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized34' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized34' (159#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized35' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized35' (159#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (160#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:445]
INFO: [Synth 8-4512] found unpartitioned construct node [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:416]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (161#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (162#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/interrupt_control_v3_1/61569263/hdl/src/vhdl/interrupt_control.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (163#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/interrupt_control_v3_1/61569263/hdl/src/vhdl/interrupt_control.vhd:259]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/soft_reset.vhd:141]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/soft_reset.vhd:272]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/soft_reset.vhd:272]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/soft_reset.vhd:272]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/soft_reset.vhd:272]
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/soft_reset.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (164#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/soft_reset.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'axi_ipif_ssp1' (165#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/axi_ipif_ssp1.vhd:212]
INFO: [Synth 8-638] synthesizing module 'reg_interface' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/reg_interface.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'reg_interface' (166#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/reg_interface.vhd:269]
INFO: [Synth 8-638] synthesizing module 'filter' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/filter.vhd:134]
INFO: [Synth 8-63] RTL assertion: "axi_iic configured for SCL inertial delay of 0 clocks." [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/filter.vhd:158]
INFO: [Synth 8-638] synthesizing module 'debounce' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/debounce.vhd:141]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:449]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:480]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:489]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:499]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:509]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:519]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (167#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'debounce' (168#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/debounce.vhd:141]
INFO: [Synth 8-63] RTL assertion: "axi_iic configured for SDA inertial delay of 0 clocks." [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/filter.vhd:184]
INFO: [Synth 8-256] done synthesizing module 'filter' (169#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/filter.vhd:134]
INFO: [Synth 8-638] synthesizing module 'iic_control' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/iic_control.vhd:216]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_upcnt_n' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/upcnt_n.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_upcnt_n' (170#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/upcnt_n.vhd:127]
INFO: [Synth 8-638] synthesizing module 'shift8' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/shift8.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'shift8' (171#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/shift8.vhd:124]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_upcnt_n__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/upcnt_n.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_upcnt_n__parameterized0' (171#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/upcnt_n.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'iic_control' (172#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/iic_control.vhd:216]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:132]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3001' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:226]
INFO: [Synth 8-638] synthesizing module 'FDR' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3001]
INFO: [Synth 8-256] done synthesizing module 'FDR' (173#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3001]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (174#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-638] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (175#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (176#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (177#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (178#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:132]
INFO: [Synth 8-638] synthesizing module 'dynamic_master' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/dynamic_master.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'dynamic_master' (179#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/dynamic_master.vhd:146]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:132]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3001' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:226]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO__parameterized0' (179#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'iic' (180#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/iic.vhd:221]
INFO: [Synth 8-256] done synthesizing module 'axi_iic__parameterized0' (181#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/axi_iic.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'system_axi_iic_fmc_0' (182#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/synth/system_axi_iic_fmc_0.vhd:91]
WARNING: [Synth 8-350] instance 'axi_iic_fmc' of module 'system_axi_iic_fmc_0' requires 27 connections, but only 26 given [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:4186]
INFO: [Synth 8-638] synthesizing module 'system_axi_iic_main_0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:91]
INFO: [Synth 8-3491] module 'axi_iic' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/axi_iic.vhd:146' bound to instance 'U0' of component 'axi_iic' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'system_axi_iic_main_0' (183#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:91]
WARNING: [Synth 8-350] instance 'axi_iic_main' of module 'system_axi_iic_main_0' requires 27 connections, but only 26 given [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:4213]
INFO: [Synth 8-638] synthesizing module 'system_axi_interconnect_0_0' [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:6658]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_17H3QMN' [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:12]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_2/synth/system_auto_pc_2.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi3_conv__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (183#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (183#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (183#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (183#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (183#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (183#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized1' (183#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized1' (183#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' (183#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' (183#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized2' (183#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized1' (183#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized2' (183#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized2' (183#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized2' (183#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized2' (183#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized2' (183#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized2' (183#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized1' (183#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized1' (183#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized0' (183#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv' (184#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b_downsizer' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b_downsizer' (185#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized1' (185#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv__parameterized0' (185#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi3_conv__parameterized0' (185#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized1' (185#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_2' (186#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_2/synth/system_auto_pc_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_17H3QMN' (187#1) [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:12]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1BHDUE6' [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:1848]
INFO: [Synth 8-638] synthesizing module 'system_auto_us_0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_0/synth/system_auto_us_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' (187#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' (187#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' (187#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' (187#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' (187#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' (187#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' (187#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' (187#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_command_fifo' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_command_fifo' (188#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer' (189#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_r_upsizer' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_r_upsizer' (190#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' (190#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' (190#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' (190#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' (190#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' (190#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer' (191#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top' (192#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'system_auto_us_0' (193#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_0/synth/system_auto_us_0.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'system_auto_us_0' requires 34 connections, but only 33 given [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:1978]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1BHDUE6' (194#1) [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:1848]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1GSTQN' [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:2485]
INFO: [Synth 8-638] synthesizing module 'system_auto_us_1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_1/synth/system_auto_us_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' (194#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized0' (194#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_w_upsizer' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_w_upsizer' (195#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_dwidth_converter_v2_1_axi_upsizer__parameterized0 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:210]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer__parameterized0' (195#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized0' (195#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'system_auto_us_1' (196#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_1/synth/system_auto_us_1.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'system_auto_us_1' requires 40 connections, but only 39 given [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:2639]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1GSTQN' (197#1) [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:2485]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_CCK41P' [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:2681]
INFO: [Synth 8-638] synthesizing module 'system_auto_us_2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_2/synth/system_auto_us_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_auto_us_2' (198#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_2/synth/system_auto_us_2.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'system_auto_us_2' requires 40 connections, but only 39 given [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:2835]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_CCK41P' (199#1) [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:2681]
INFO: [Synth 8-638] synthesizing module 's03_couplers_imp_10BMNSC' [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:2877]
INFO: [Synth 8-638] synthesizing module 'system_auto_us_3' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_3/synth/system_auto_us_3.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_auto_us_3' (200#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_3/synth/system_auto_us_3.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'system_auto_us_3' requires 34 connections, but only 33 given [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:3007]
INFO: [Synth 8-256] done synthesizing module 's03_couplers_imp_10BMNSC' (201#1) [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:2877]
INFO: [Synth 8-638] synthesizing module 'system_xbar_1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_1/synth/system_xbar_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized10' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized10' (201#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' (201#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' (201#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34670]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (202#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34670]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' (203#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' (204#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor' (205#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized4' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized4' (205#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' (205#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' (206#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router' (207#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized1' (207#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized2' (207#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized1' (207#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized2' (207#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' (207#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' (207#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized5' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized5' (207#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux' (208#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' (208#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized4' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized3' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized3' (208#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' (208#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized16' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized16' (208#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized17' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized17' (208#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized3' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized3' (208#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized4' (208#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized3' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized3' (208#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' (208#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' (208#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' (208#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized6' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized6' (208#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized7' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized7' (208#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '4' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:276]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter' (209#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized0' (209#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar' (210#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized0' (210#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_1' (211#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_1/synth/system_xbar_1.v:57]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_awready' does not match port width (4) of module 'system_xbar_1' [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:7480]
WARNING: [Synth 8-689] width (6) of port connection 's_axi_bresp' does not match port width (8) of module 'system_xbar_1' [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:7484]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_bvalid' does not match port width (4) of module 'system_xbar_1' [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:7485]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_wready' does not match port width (4) of module 'system_xbar_1' [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:7493]
WARNING: [Synth 8-350] instance 'xbar' of module 'system_xbar_1' requires 78 connections, but only 76 given [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:7419]
INFO: [Synth 8-256] done synthesizing module 'system_axi_interconnect_0_0' (212#1) [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:6658]
INFO: [Synth 8-638] synthesizing module 'system_axi_spdif_tx_core_0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/synth/system_axi_spdif_tx_core_0.vhd:91]
INFO: [Synth 8-3491] module 'axi_spdif_tx' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/dce0d057/axi_spdif_tx.vhd:50' bound to instance 'U0' of component 'axi_spdif_tx' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/synth/system_axi_spdif_tx_core_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'axi_spdif_tx__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/dce0d057/axi_spdif_tx.vhd:108]
INFO: [Synth 8-638] synthesizing module 'pl330_dma_fifo__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/common/pl330_dma_fifo.vhd:46]
INFO: [Synth 8-638] synthesizing module 'dma_fifo__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/common/dma_fifo.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'dma_fifo__parameterized0' (212#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/common/dma_fifo.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'pl330_dma_fifo__parameterized1' (212#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/common/pl330_dma_fifo.vhd:46]
INFO: [Synth 8-3491] module 'tx_encoder' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/dce0d057/tx_encoder.vhd:56' bound to instance 'TENC' of component 'tx_encoder' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/dce0d057/axi_spdif_tx.vhd:233]
INFO: [Synth 8-638] synthesizing module 'tx_encoder__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/dce0d057/tx_encoder.vhd:77]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/dce0d057/tx_encoder.vhd:254]
INFO: [Synth 8-256] done synthesizing module 'tx_encoder__parameterized0' (213#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/dce0d057/tx_encoder.vhd:77]
INFO: [Synth 8-638] synthesizing module 'axi_ctrlif__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/common/axi_ctrlif.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'axi_ctrlif__parameterized0' (213#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/common/axi_ctrlif.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'axi_spdif_tx__parameterized0' (214#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/dce0d057/axi_spdif_tx.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'system_axi_spdif_tx_core_0' (215#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/synth/system_axi_spdif_tx_core_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'system_axi_vdma_0_0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0_1/synth/system_axi_vdma_0_0.vhd:131]
INFO: [Synth 8-3491] module 'axi_vdma' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma.vhd:154' bound to instance 'U0' of component 'axi_vdma' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0_1/synth/system_axi_vdma_0_0.vhd:374]
INFO: [Synth 8-638] synthesizing module 'axi_vdma__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma.vhd:592]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_rst_module__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_rst_module.vhd:258]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_rst_module.vhd:396]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_rst_module.vhd:397]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_rst_module.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_rst_module__parameterized0' (215#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_rst_module.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_if__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_if.vhd:329]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_lite_if__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_lite_if.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_lite_if__parameterized0' (215#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_lite_if.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_if__parameterized0' (215#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_if.vhd:329]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_intrpt__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_intrpt__parameterized0' (215#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mm2s_axis_dwidth_converter' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_mm2s_axis_dwidth_converter.vhd:197]
INFO: [Synth 8-3491] module 'axi_vdma_v6_2_axis_dwidth_converter_v1_0_axis_dwidth_converter' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/verilog/axi_vdma_v6_2_axis_dwidth_converter_v1_0_axis_dwidth_converter.v:66' bound to instance 'MM2S_AXIS_DWIDTH_CONVERTER_I' of component 'axi_vdma_v6_2_axis_dwidth_converter_v1_0_axis_dwidth_converter' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_mm2s_axis_dwidth_converter.vhd:288]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_v6_2_axis_dwidth_converter_v1_0_axis_dwidth_converter__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/verilog/axi_vdma_v6_2_axis_dwidth_converter_v1_0_axis_dwidth_converter.v:66]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_v6_2_axis_register_slice_v1_0_axis_register_slice' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/verilog/axi_vdma_v6_2_axis_register_slice_v1_0_axis_register_slice.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_v6_2_axis_infrastructure_v1_0_util_axis2vector' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/verilog/axi_vdma_v6_2_axis_infrastructure_v1_0_util_axis2vector.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_v6_2_axis_infrastructure_v1_0_util_axis2vector' (216#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/verilog/axi_vdma_v6_2_axis_infrastructure_v1_0_util_axis2vector.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_v6_2_axis_register_slice_v1_0_axisc_register_slice' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/verilog/axi_vdma_v6_2_axis_register_slice_v1_0_axisc_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_v6_2_axis_register_slice_v1_0_axisc_register_slice' (217#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/verilog/axi_vdma_v6_2_axis_register_slice_v1_0_axisc_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_v6_2_axis_infrastructure_v1_0_util_vector2axis' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/verilog/axi_vdma_v6_2_axis_infrastructure_v1_0_util_vector2axis.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_v6_2_axis_infrastructure_v1_0_util_vector2axis' (218#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/verilog/axi_vdma_v6_2_axis_infrastructure_v1_0_util_vector2axis.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_v6_2_axis_register_slice_v1_0_axis_register_slice' (219#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/verilog/axi_vdma_v6_2_axis_register_slice_v1_0_axis_register_slice.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_v6_2_axis_dwidth_converter_v1_0_axisc_upsizer' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/verilog/axi_vdma_v6_2_axis_dwidth_converter_v1_0_axisc_upsizer.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_v6_2_axis_dwidth_converter_v1_0_axisc_upsizer' (220#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/verilog/axi_vdma_v6_2_axis_dwidth_converter_v1_0_axisc_upsizer.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_v6_2_axis_dwidth_converter_v1_0_axisc_downsizer' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/verilog/axi_vdma_v6_2_axis_dwidth_converter_v1_0_axisc_downsizer.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_v6_2_axis_dwidth_converter_v1_0_axisc_downsizer' (221#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/verilog/axi_vdma_v6_2_axis_dwidth_converter_v1_0_axisc_downsizer.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_v6_2_axis_register_slice_v1_0_axis_register_slice__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/verilog/axi_vdma_v6_2_axis_register_slice_v1_0_axis_register_slice.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_v6_2_axis_infrastructure_v1_0_util_axis2vector__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/verilog/axi_vdma_v6_2_axis_infrastructure_v1_0_util_axis2vector.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_v6_2_axis_infrastructure_v1_0_util_axis2vector__parameterized0' (221#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/verilog/axi_vdma_v6_2_axis_infrastructure_v1_0_util_axis2vector.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_v6_2_axis_register_slice_v1_0_axisc_register_slice__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/verilog/axi_vdma_v6_2_axis_register_slice_v1_0_axisc_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_v6_2_axis_register_slice_v1_0_axisc_register_slice__parameterized0' (221#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/verilog/axi_vdma_v6_2_axis_register_slice_v1_0_axisc_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_v6_2_axis_infrastructure_v1_0_util_vector2axis__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/verilog/axi_vdma_v6_2_axis_infrastructure_v1_0_util_vector2axis.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_v6_2_axis_infrastructure_v1_0_util_vector2axis__parameterized0' (221#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/verilog/axi_vdma_v6_2_axis_infrastructure_v1_0_util_vector2axis.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_v6_2_axis_register_slice_v1_0_axis_register_slice__parameterized0' (221#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/verilog/axi_vdma_v6_2_axis_register_slice_v1_0_axis_register_slice.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_v6_2_axis_dwidth_converter_v1_0_axis_dwidth_converter__parameterized0' (222#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/verilog/axi_vdma_v6_2_axis_dwidth_converter_v1_0_axis_dwidth_converter.v:66]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mm2s_axis_dwidth_converter' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_mm2s_axis_dwidth_converter.vhd:197]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_module.vhd:350]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_register.vhd:294]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register__parameterized0' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_register.vhd:294]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module__parameterized0' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_module.vhd:350]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_mngr.vhd:432]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm__parameterized0' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if__parameterized0' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mux__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_genlock_mux.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mux__parameterized0' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_genlock_mux.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr__parameterized0' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-4471] merging register 'DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[4:0]' into 'DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4:0]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_mngr.vhd:826]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr__parameterized0' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_mngr.vhd:432]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen__parameterized0' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vid_cdc__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vid_cdc__parameterized0' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:207]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mm2s_linebuf__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:305]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sfifo__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_sfifo.vhd:127]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized3' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized3' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized3' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized3' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized3' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized3' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized3' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6579]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16919]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16980]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized2' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized3' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized3' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized3' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized3' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized3' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized3' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized3' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sfifo__parameterized0' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_sfifo.vhd:127]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf__parameterized0' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mm2s_linebuf__parameterized0' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:305]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf__parameterized1' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_module.vhd:350]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_register.vhd:294]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register__parameterized1' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_register.vhd:294]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_regdirect.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect__parameterized0' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_regdirect.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_mux.vhd:293]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux__parameterized0' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_mux.vhd:293]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module__parameterized1' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_module.vhd:350]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_mngr.vhd:432]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm__parameterized1' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if__parameterized1' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr__parameterized1' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr__parameterized1' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_mngr.vhd:432]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen__parameterized1' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_s2mm_linebuf' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:300]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:366]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:367]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:374]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:375]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sfifo__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_sfifo.vhd:127]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized4' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized4' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized4' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized4' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized4' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized4' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized4' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6579]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized4' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized1' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:15990]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16033]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized1' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized1' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized1' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized4' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized4' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized4' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized4' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized4' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized4' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized4' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized4' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sfifo__parameterized1' (223#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_sfifo.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_s2mm_linebuf' (224#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:300]
INFO: [Synth 8-638] synthesizing module 'axi_datamover__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover.vhd:527]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized1' (224#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized2' (224#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_pcc.vhd:2400]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc__parameterized0' (224#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux__parameterized0' (224#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (224#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (224#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (224#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (224#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl__parameterized0' (224#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap__parameterized0' (224#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (224#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (224#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (224#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (224#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (224#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (224#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (224#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (224#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (224#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (224#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (224#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (224#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (224#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (224#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (225#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ibttcc.vhd:769]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ibttcc.vhd:770]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (226#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized7' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized7' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized7' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized7' (226#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized7' (226#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized7' (226#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (226#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:429]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:152]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:153]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:155]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:177]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:178]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:179]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (227#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (228#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized3' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized3' (228#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (229#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized8' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized8' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (229#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized8' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized8' (229#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized8' (229#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized8' (229#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (229#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-4471] merging register 'sig_fifo_mssai_reg[0:0]' into 'sig_next_strt_offset_reg[0:0]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:767]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (230#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:757]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (231#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_stbs_set.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set' (232#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_stbs_set.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized5' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized5' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized5' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized5' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized1' (232#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized5' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized5' (232#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized5' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized2' (232#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized5' (232#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized1' (232#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized1' (232#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized1' (232#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'dc_ss' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15775]
INFO: [Synth 8-638] synthesizing module 'updn_cntr__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr__parameterized0' (232#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'dc_ss' (233#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15775]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10192]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags' (234#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10192]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized1' (234#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized1' (234#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized1' (234#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15254]
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags' (235#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15254]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized1' (235#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized5' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized5' (235#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized5' (235#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized5' (235#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized5' (235#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized5' (235#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (236#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (237#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized6' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized6' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized6' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized6' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized6' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized6' (237#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized6' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6579]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized6' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized2' (237#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:15990]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16033]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' (237#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized2' (237#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' (237#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized2' (237#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized2' (237#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized2' (237#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized6' (237#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized6' (237#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized2' (237#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized2' (237#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized2' (237#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'dc_ss__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15775]
INFO: [Synth 8-638] synthesizing module 'updn_cntr__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr__parameterized1' (237#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'dc_ss__parameterized0' (237#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15775]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10192]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags__parameterized0' (237#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10192]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized2' (237#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized2' (237#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized2' (237#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized2' (237#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized6' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized6' (237#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized6' (237#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized6' (237#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized6' (237#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized6' (237#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (237#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (237#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_stbs_set.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set__parameterized0' (237#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_stbs_set.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:138]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:139]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:141]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (238#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (239#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (239#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized9' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized9' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized9' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized9' (239#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized9' (239#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized9' (239#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (239#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (240#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:150]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:151]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:153]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:154]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (241#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (242#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (243#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover__parameterized0' (243#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover.vhd:527]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma__parameterized2' (243#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'system_axi_vdma_0_0' (244#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0_1/synth/system_axi_vdma_0_0.vhd:131]
WARNING: [Synth 8-350] instance 'axi_vdma_img_process' of module 'system_axi_vdma_0_0' requires 67 connections, but only 63 given [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:4380]
INFO: [Synth 8-638] synthesizing module 'system_axi_vdma_img_process_0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_vdma_img_process_0/synth/system_axi_vdma_img_process_0.vhd:131]
INFO: [Synth 8-3491] module 'axi_vdma' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma.vhd:154' bound to instance 'U0' of component 'axi_vdma' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_vdma_img_process_0/synth/system_axi_vdma_img_process_0.vhd:374]
INFO: [Synth 8-256] done synthesizing module 'system_axi_vdma_img_process_0' (245#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_vdma_img_process_0/synth/system_axi_vdma_img_process_0.vhd:131]
WARNING: [Synth 8-350] instance 'axi_vdma_img_process1' of module 'system_axi_vdma_img_process_0' requires 67 connections, but only 63 given [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:4444]
INFO: [Synth 8-638] synthesizing module 'system_sys_audio_clkgen_0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.v:69]
INFO: [Synth 8-638] synthesizing module 'system_sys_audio_clkgen_0_clk_wiz' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_clk_wiz.v:67]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10250]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (246#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10250]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized0' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15990]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized0' (246#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15990]
INFO: [Synth 8-256] done synthesizing module 'system_sys_audio_clkgen_0_clk_wiz' (247#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_clk_wiz.v:67]
INFO: [Synth 8-256] done synthesizing module 'system_sys_audio_clkgen_0' (248#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.v:69]
INFO: [Synth 8-638] synthesizing module 'system_sys_concat_intc_0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (249#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'system_sys_concat_intc_0' (250#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_sys_i2c_mixer_0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_i2c_mixer_0/synth/system_sys_i2c_mixer_0.vhd:73]
INFO: [Synth 8-3491] module 'util_i2c_mixer' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/util_i2c_mixer_v1_0/b46739a5/util_i2c_mixer.vhd:14' bound to instance 'U0' of component 'util_i2c_mixer' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_i2c_mixer_0/synth/system_sys_i2c_mixer_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'util_i2c_mixer__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/util_i2c_mixer_v1_0/b46739a5/util_i2c_mixer.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'util_i2c_mixer__parameterized0' (251#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/util_i2c_mixer_v1_0/b46739a5/util_i2c_mixer.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'system_sys_i2c_mixer_0' (252#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_i2c_mixer_0/synth/system_sys_i2c_mixer_0.vhd:73]
INFO: [Synth 8-638] synthesizing module 'system_sys_logic_inv_0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_logic_inv_0/synth/system_sys_logic_inv_0.vhd:66]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_logic_inv_0/synth/system_sys_logic_inv_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized0' (253#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'system_sys_logic_inv_0' (254#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_logic_inv_0/synth/system_sys_logic_inv_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'system_sys_ps7_0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:154]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2232]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (255#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2233]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2234]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2236]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2237]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2238]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2239]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2240]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2241]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2242]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2243]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2244]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2245]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
INFO: [Synth 8-256] done synthesizing module 'PS7' (256#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:215]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:216]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:232]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:246]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:247]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:261]
WARNING: [Synth 8-3848] Net PJTAG_TDO in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:298]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1304]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1305]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:407]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1054]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1063]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1062]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1072]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1071]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (257#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:154]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:775]
INFO: [Synth 8-256] done synthesizing module 'system_sys_ps7_0' (258#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:57]
WARNING: [Synth 8-689] width (2) of port connection 'S_AXI_HP1_ARID' does not match port width (6) of module 'system_sys_ps7_0' [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:4695]
WARNING: [Synth 8-689] width (2) of port connection 'S_AXI_HP1_AWID' does not match port width (6) of module 'system_sys_ps7_0' [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:4706]
WARNING: [Synth 8-689] width (2) of port connection 'S_AXI_HP1_WID' does not match port width (6) of module 'system_sys_ps7_0' [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:4726]
WARNING: [Synth 8-350] instance 'sys_ps7' of module 'system_sys_ps7_0' requires 223 connections, but only 186 given [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:4546]
INFO: [Synth 8-638] synthesizing module 'system_sys_rstgen_0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (259#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:449]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:480]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:489]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:499]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:509]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:519]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (259#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (260#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset_v5_0_upcnt_n' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset_v5_0_upcnt_n' (261#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence' (262#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized0' (263#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'system_sys_rstgen_0' (264#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
WARNING: [Synth 8-350] instance 'sys_rstgen' of module 'system_sys_rstgen_0' requires 10 connections, but only 7 given [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:4733]
INFO: [Synth 8-638] synthesizing module 'system_toGray_1_1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_toGray_1_1/synth/system_toGray_1_1.v:56]
INFO: [Synth 8-638] synthesizing module 'togray_top' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/togray_top.v:9]
INFO: [Synth 8-638] synthesizing module 'toGray' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray.v:12]
INFO: [Synth 8-638] synthesizing module 'toGray_Block_proc' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Block_proc.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Block_proc.v:68]
INFO: [Synth 8-256] done synthesizing module 'toGray_Block_proc' (265#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Block_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'toGray_AXIvideo2Mat' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_AXIvideo2Mat.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_AXIvideo2Mat.v:102]
INFO: [Synth 8-256] done synthesizing module 'toGray_AXIvideo2Mat' (266#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_AXIvideo2Mat.v:10]
INFO: [Synth 8-638] synthesizing module 'toGray_CvtColor' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_CvtColor.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_CvtColor.v:88]
INFO: [Synth 8-256] done synthesizing module 'toGray_CvtColor' (267#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_CvtColor.v:10]
INFO: [Synth 8-638] synthesizing module 'toGray_Equalize' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize.v:126]
INFO: [Synth 8-638] synthesizing module 'toGray_Equalize_hls_lut_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize_hls_lut_V.v:49]
INFO: [Synth 8-638] synthesizing module 'toGray_Equalize_hls_lut_V_ram' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize_hls_lut_V.v:9]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize_hls_lut_V.v:22]
INFO: [Synth 8-3876] $readmem data file './toGray_Equalize_hls_lut_V_ram.dat' is read successfully [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize_hls_lut_V.v:25]
INFO: [Synth 8-256] done synthesizing module 'toGray_Equalize_hls_lut_V_ram' (268#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize_hls_lut_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'toGray_Equalize_hls_lut_V' (269#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize_hls_lut_V.v:49]
INFO: [Synth 8-638] synthesizing module 'toGray_Equalize_hist_out_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize_hist_out_V.v:62]
INFO: [Synth 8-638] synthesizing module 'toGray_Equalize_hist_out_V_ram' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize_hist_out_V.v:9]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize_hist_out_V.v:26]
INFO: [Synth 8-256] done synthesizing module 'toGray_Equalize_hist_out_V_ram' (270#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize_hist_out_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'toGray_Equalize_hist_out_V' (271#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize_hist_out_V.v:62]
INFO: [Synth 8-638] synthesizing module 'toGray_fmul_32ns_32ns_32_4_max_dsp' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_fmul_32ns_32ns_32_4_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'toGray_ap_fmul_2_max_dsp_32' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/ip/toGray_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:84893' bound to instance 'U0' of component 'floating_point_v7_0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/ip/toGray_ap_fmul_2_max_dsp_32.vhd:195]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83233' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85018]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv' (272#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_mult' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49392]
INFO: [Synth 8-638] synthesizing module 'fix_mult' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:47243]
INFO: [Synth 8-638] synthesizing module 'fix_mult_dsp48e1_sgl' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:45311]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' (272#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay' (273#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' (273#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized0' (273#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' (273#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized1' (273#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' (273#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized2' (273#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized3' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' (273#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized3' (273#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized4' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' (273#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized4' (273#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized5' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' (273#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized5' (273#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32422]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper' (274#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized6' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' (274#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized6' (274#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32422]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized0' (274#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'fix_mult_dsp48e1_sgl' (275#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:45311]
INFO: [Synth 8-256] done synthesizing module 'fix_mult' (276#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:47243]
INFO: [Synth 8-638] synthesizing module 'flt_mult_exp' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:48650]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized7' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' (276#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized7' (276#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'carry_chain' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized8' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' (276#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized8' (276#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain' (277#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'special_detect' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized9' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized9' (277#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized0' (277#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im' (278#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized10' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' (278#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized10' (278#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'special_detect' (279#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized11' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized11' (279#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized12' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' (279#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized12' (279#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized13' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' (279#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized13' (279#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized14' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' (279#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized14' (279#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized15' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' (279#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized15' (279#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized16' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' (279#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized16' (279#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized17' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' (279#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized17' (279#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized18' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' (279#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized18' (279#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized19' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' (279#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized19' (279#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_exp' (280#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:48650]
INFO: [Synth 8-638] synthesizing module 'flt_mult_round' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:48347]
INFO: [Synth 8-638] synthesizing module 'flt_round_dsp_opt_full' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:47527]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized20' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' (280#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized20' (280#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized21' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' (280#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized21' (280#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32422]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized1' (280#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'flt_round_dsp_opt_full' (281#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:47527]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_round' (282#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:48347]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30795]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat' (283#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30795]
INFO: [Synth 8-256] done synthesizing module 'flt_mult' (284#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49392]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized0' (285#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized0' (286#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'toGray_ap_fmul_2_max_dsp_32' (287#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/ip/toGray_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'toGray_fmul_32ns_32ns_32_4_max_dsp' (288#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_fmul_32ns_32ns_32_4_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'toGray_fdiv_32ns_32ns_32_16' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_fdiv_32ns_32ns_32_16.v:11]
INFO: [Synth 8-638] synthesizing module 'toGray_ap_fdiv_14_no_dsp_32' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/ip/toGray_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:84893' bound to instance 'U0' of component 'floating_point_v7_0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/ip/toGray_ap_fdiv_14_no_dsp_32.vhd:195]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83233' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85018]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized42' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized42' (288#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_div' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:44347]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43258]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized22' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized44' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized44' (288#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized22' (288#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43001]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized23' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized46' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized46' (288#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized23' (288#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized1' (288#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub' (289#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43001]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized24' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized48' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized48' (289#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized24' (289#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized25' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized50' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized50' (289#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized25' (289#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43001]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized26' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized26' (289#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized27' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized27' (289#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized28' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized52' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized52' (289#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized28' (289#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized2' (289#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized0' (289#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43001]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized29' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized54' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized54' (289#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized29' (289#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant' (290#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43258]
INFO: [Synth 8-638] synthesizing module 'flt_div_exp' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43645]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized30' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized56' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized56' (290#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized30' (290#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized31' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized31' (290#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized0' (290#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized32' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized58' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized58' (290#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized32' (290#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized33' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized33' (290#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized34' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized60' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized60' (290#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized34' (290#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized35' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized62' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized62' (290#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized35' (290#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized36' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized64' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized64' (290#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized36' (290#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized37' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized66' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized66' (290#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized37' (290#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized38' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized38' (290#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_div_exp' (291#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43645]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-63] RTL assertion: "******************************************************  renorm_and_round_logic.vhd :    FULL_MANT_RND1_DEL is using fast_input    which will be faster, but create more FFs.******************************************************" [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34927]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized39' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized68' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized68' (291#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized39' (291#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized40' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized70' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized70' (291#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized40' (291#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized41' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized72' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized72' (291#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized41' (291#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized42' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized74' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized74' (291#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized42' (291#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_round_bit' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34355]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized3' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized43' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized43' (291#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized3' (291#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_round_bit' (292#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34355]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized4' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized44' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized76' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized76' (292#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized44' (292#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized4' (292#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized5' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized5' (292#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized6' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized45' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized45' (292#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized6' (292#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic' (293#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30795]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat__parameterized0' (293#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30795]
INFO: [Synth 8-256] done synthesizing module 'flt_div' (294#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:44347]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized2' (294#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized2' (294#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'toGray_ap_fdiv_14_no_dsp_32' (295#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/ip/toGray_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'toGray_fdiv_32ns_32ns_32_16' (296#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_fdiv_32ns_32ns_32_16.v:11]
INFO: [Synth 8-638] synthesizing module 'toGray_uitofp_21ns_32_6' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_uitofp_21ns_32_6.v:11]
INFO: [Synth 8-638] synthesizing module 'toGray_ap_uitofp_4_no_dsp_21' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/ip/toGray_ap_uitofp_4_no_dsp_21.vhd:70]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized4' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized4' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized77' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized77' (296#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'fix_to_flt_conv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:39074]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized7' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized46' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized79' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized79' (296#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized46' (296#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized47' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized81' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized81' (296#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized47' (296#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized7' (296#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized48' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized48' (296#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31387]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized8' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized8' (296#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'mux4' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-256] done synthesizing module 'mux4' (297#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized49' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized83' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized83' (297#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized49' (297#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized0' (297#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode' (298#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31387]
INFO: [Synth 8-638] synthesizing module 'norm_zero_det' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:29118]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized50' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized85' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized85' (298#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized50' (298#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'norm_zero_det' (299#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:29118]
INFO: [Synth 8-638] synthesizing module 'shift_msb_first' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:29890]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:29980]
INFO: [Synth 8-256] done synthesizing module 'shift_msb_first' (300#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:29890]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized51' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized51' (300#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized9' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized52' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized87' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized87' (300#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized52' (300#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized9' (300#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized10' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized10' (300#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net EXP_OUT in module/entity renorm_and_round_logic__parameterized0 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34795]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic__parameterized0' (300#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-638] synthesizing module 'fix_to_flt_conv_exp' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:38766]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized53' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized89' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized89' (300#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized53' (300#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized54' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized54' (300#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'fix_to_flt_conv_exp' (301#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:38766]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op' (302#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
INFO: [Synth 8-256] done synthesizing module 'fix_to_flt_conv' (303#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:39074]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized4 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized4 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized4' (303#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized4' (303#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'toGray_ap_uitofp_4_no_dsp_21' (304#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/ip/toGray_ap_uitofp_4_no_dsp_21.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'toGray_uitofp_21ns_32_6' (305#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_uitofp_21ns_32_6.v:11]
INFO: [Synth 8-638] synthesizing module 'toGray_sitofp_32ns_32_6' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_sitofp_32ns_32_6.v:11]
INFO: [Synth 8-638] synthesizing module 'toGray_ap_sitofp_4_no_dsp_32' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/ip/toGray_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'toGray_ap_sitofp_4_no_dsp_32' (306#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/ip/toGray_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'toGray_sitofp_32ns_32_6' (307#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_sitofp_32ns_32_6.v:11]
INFO: [Synth 8-638] synthesizing module 'toGray_fpext_32ns_64_1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_fpext_32ns_64_1.v:11]
INFO: [Synth 8-638] synthesizing module 'toGray_ap_fpext_0_no_dsp_32' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/ip/toGray_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized6' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized6' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized90' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized90' (307#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_to_flt_conv' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:40779]
INFO: [Synth 8-638] synthesizing module 'flt_to_flt_conv_exp' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:40285]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized11' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized11' (307#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized0 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized0' (307#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized1' (307#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-256] done synthesizing module 'flt_to_flt_conv_exp' (308#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:40285]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op__parameterized0' (308#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
INFO: [Synth 8-256] done synthesizing module 'flt_to_flt_conv' (309#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:40779]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized55' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized92' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized92' (309#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized55' (309#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized6 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized6 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized6' (309#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized6' (309#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'toGray_ap_fpext_0_no_dsp_32' (310#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/ip/toGray_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'toGray_fpext_32ns_64_1' (311#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_fpext_32ns_64_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'toGray_Equalize' (312#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize.v:10]
INFO: [Synth 8-638] synthesizing module 'toGray_Mat2AXIvideo_8_1080_1920_0_s' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Mat2AXIvideo_8_1080_1920_0_s.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Mat2AXIvideo_8_1080_1920_0_s.v:79]
INFO: [Synth 8-256] done synthesizing module 'toGray_Mat2AXIvideo_8_1080_1920_0_s' (313#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Mat2AXIvideo_8_1080_1920_0_s.v:10]
INFO: [Synth 8-638] synthesizing module 'FIFO_toGray_inMat_rows_V_channel' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_inMat_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toGray_inMat_rows_V_channel_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_inMat_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toGray_inMat_rows_V_channel_shiftReg' (314#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_inMat_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toGray_inMat_rows_V_channel' (315#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_inMat_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toGray_inMat_rows_V_channel1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_inMat_rows_V_channel1.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toGray_inMat_rows_V_channel1_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_inMat_rows_V_channel1.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toGray_inMat_rows_V_channel1_shiftReg' (316#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_inMat_rows_V_channel1.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toGray_inMat_rows_V_channel1' (317#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_inMat_rows_V_channel1.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toGray_inMat_cols_V_channel' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_inMat_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toGray_inMat_cols_V_channel_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_inMat_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toGray_inMat_cols_V_channel_shiftReg' (318#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_inMat_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toGray_inMat_cols_V_channel' (319#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_inMat_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toGray_inMat_cols_V_channel1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_inMat_cols_V_channel1.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toGray_inMat_cols_V_channel1_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_inMat_cols_V_channel1.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toGray_inMat_cols_V_channel1_shiftReg' (320#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_inMat_cols_V_channel1.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toGray_inMat_cols_V_channel1' (321#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_inMat_cols_V_channel1.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toGray_grayMat_rows_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_grayMat_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toGray_grayMat_rows_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_grayMat_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toGray_grayMat_rows_V_shiftReg' (322#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_grayMat_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toGray_grayMat_rows_V' (323#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_grayMat_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toGray_grayMat_cols_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_grayMat_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toGray_grayMat_cols_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_grayMat_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toGray_grayMat_cols_V_shiftReg' (324#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_grayMat_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toGray_grayMat_cols_V' (325#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_grayMat_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toGray_outMat_rows_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_outMat_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toGray_outMat_rows_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_outMat_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toGray_outMat_rows_V_shiftReg' (326#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_outMat_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toGray_outMat_rows_V' (327#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_outMat_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toGray_outMat_cols_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_outMat_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toGray_outMat_cols_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_outMat_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toGray_outMat_cols_V_shiftReg' (328#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_outMat_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toGray_outMat_cols_V' (329#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_outMat_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toGray_inMat_data_stream_0_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_inMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toGray_inMat_data_stream_0_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_inMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toGray_inMat_data_stream_0_V_shiftReg' (330#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_inMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toGray_inMat_data_stream_0_V' (331#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_inMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toGray_inMat_data_stream_1_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_inMat_data_stream_1_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toGray_inMat_data_stream_1_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_inMat_data_stream_1_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toGray_inMat_data_stream_1_V_shiftReg' (332#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_inMat_data_stream_1_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toGray_inMat_data_stream_1_V' (333#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_inMat_data_stream_1_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toGray_inMat_data_stream_2_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_inMat_data_stream_2_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toGray_inMat_data_stream_2_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_inMat_data_stream_2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toGray_inMat_data_stream_2_V_shiftReg' (334#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_inMat_data_stream_2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toGray_inMat_data_stream_2_V' (335#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_inMat_data_stream_2_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toGray_grayMat_data_stream_0_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_grayMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toGray_grayMat_data_stream_0_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_grayMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toGray_grayMat_data_stream_0_V_shiftReg' (336#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_grayMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toGray_grayMat_data_stream_0_V' (337#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_grayMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toGray_outMat_data_stream_0_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_outMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toGray_outMat_data_stream_0_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_outMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toGray_outMat_data_stream_0_V_shiftReg' (338#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_outMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toGray_outMat_data_stream_0_V' (339#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/FIFO_toGray_outMat_data_stream_0_V.v:45]
INFO: [Synth 8-256] done synthesizing module 'toGray' (340#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray.v:12]
INFO: [Synth 8-638] synthesizing module 'toGray_CONTROL_if' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_CONTROL_if.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_CONTROL_if.v:209]
INFO: [Synth 8-256] done synthesizing module 'toGray_CONTROL_if' (341#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_CONTROL_if.v:9]
INFO: [Synth 8-638] synthesizing module 'toGray_ap_rst_n_if' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_ap_rst_n_if.v:10]
INFO: [Synth 8-256] done synthesizing module 'toGray_ap_rst_n_if' (342#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_ap_rst_n_if.v:10]
INFO: [Synth 8-256] done synthesizing module 'togray_top' (343#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/togray_top.v:9]
INFO: [Synth 8-256] done synthesizing module 'system_toGray_1_1' (344#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_toGray_1_1/synth/system_toGray_1_1.v:56]
WARNING: [Synth 8-350] instance 'toGray_1' of module 'system_toGray_1_1' requires 38 connections, but only 33 given [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:4741]
INFO: [Synth 8-638] synthesizing module 'system_toThreshold_0_0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_toThreshold_0_0/synth/system_toThreshold_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'tothreshold_top' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/tothreshold_top.v:9]
INFO: [Synth 8-638] synthesizing module 'toThreshold' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold.v:12]
INFO: [Synth 8-638] synthesizing module 'toThreshold_Block_proc' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Block_proc.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Block_proc.v:122]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_Block_proc' (345#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Block_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'toThreshold_AXIvideo2Mat' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_AXIvideo2Mat.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_AXIvideo2Mat.v:102]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_AXIvideo2Mat' (346#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_AXIvideo2Mat.v:10]
INFO: [Synth 8-638] synthesizing module 'toThreshold_CvtColor' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_CvtColor.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_CvtColor.v:88]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_CvtColor' (347#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_CvtColor.v:10]
INFO: [Synth 8-638] synthesizing module 'toThreshold_Threshold_1080_1920_0_0_s' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Threshold_1080_1920_0_0_s.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Threshold_1080_1920_0_0_s.v:73]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_Threshold_1080_1920_0_0_s' (348#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Threshold_1080_1920_0_0_s.v:10]
INFO: [Synth 8-638] synthesizing module 'toThreshold_Dilate_0_0_1080_1920_s' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Dilate_0_0_1080_1920_s.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Dilate_0_0_1080_1920_s.v:82]
INFO: [Synth 8-638] synthesizing module 'toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0.v:54]
INFO: [Synth 8-638] synthesizing module 'toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0.v:9]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0.v:24]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram' (349#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0' (350#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0.v:54]
INFO: [Synth 8-638] synthesizing module 'toThreshold_borderInterpolate' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_borderInterpolate.v:10]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_borderInterpolate' (351#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_borderInterpolate.v:10]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_Dilate_0_0_1080_1920_s' (352#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Dilate_0_0_1080_1920_s.v:10]
INFO: [Synth 8-638] synthesizing module 'toThreshold_GaussianBlur' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_GaussianBlur.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_GaussianBlur.v:59]
INFO: [Synth 8-638] synthesizing module 'toThreshold_Filter2D' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:96]
INFO: [Synth 8-4472] Detected and applied attribute use_dsp48 = no [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:316]
INFO: [Synth 8-4472] Detected and applied attribute use_dsp48 = no [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:337]
INFO: [Synth 8-4472] Detected and applied attribute use_dsp48 = no [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:347]
INFO: [Synth 8-4472] Detected and applied attribute use_dsp48 = no [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:616]
INFO: [Synth 8-4472] Detected and applied attribute use_dsp48 = no [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:641]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_Filter2D' (353#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:10]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_GaussianBlur' (354#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_GaussianBlur.v:10]
INFO: [Synth 8-638] synthesizing module 'toThreshold_Duplicate_1080_1920_0_0_s' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Duplicate_1080_1920_0_0_s.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Duplicate_1080_1920_0_0_s.v:81]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_Duplicate_1080_1920_0_0_s' (355#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Duplicate_1080_1920_0_0_s.v:10]
INFO: [Synth 8-638] synthesizing module 'toThreshold_Sobel' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Sobel.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Sobel.v:71]
INFO: [Synth 8-638] synthesizing module 'toThreshold_Filter2D_1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D_1.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D_1.v:128]
INFO: [Synth 8-4472] Detected and applied attribute use_dsp48 = no [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D_1.v:677]
INFO: [Synth 8-4472] Detected and applied attribute use_dsp48 = no [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D_1.v:695]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_Filter2D_1' (356#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_Sobel' (357#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Sobel.v:10]
INFO: [Synth 8-638] synthesizing module 'toThreshold_Sobel_1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Sobel_1.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Sobel_1.v:69]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_Sobel_1' (358#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Sobel_1.v:10]
INFO: [Synth 8-638] synthesizing module 'toThreshold_Loop_GradientLoop_proc' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Loop_GradientLoop_proc.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Loop_GradientLoop_proc.v:103]
INFO: [Synth 8-638] synthesizing module 'toThreshold_dsub_64ns_64ns_64_5_full_dsp' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_dsub_64ns_64ns_64_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'toThreshold_ap_dsub_3_full_dsp_64' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/ip/toThreshold_ap_dsub_3_full_dsp_64.vhd:72]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized8' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized8' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized93' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized93' (358#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_add' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:55913]
INFO: [Synth 8-638] synthesizing module 'flt_add_logic' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:50836]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized56' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized95' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized95' (358#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized56' (358#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'align_add' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:37218]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized57' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized97' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized97' (358#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized57' (358#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized58' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized99' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized99' (358#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized58' (358#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'alignment' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:36185]
INFO: [Synth 8-638] synthesizing module 'zero_det_sel' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:29489]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized12' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized59' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized59' (358#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized12' (358#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized1' (358#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-256] done synthesizing module 'zero_det_sel' (359#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:29489]
INFO: [Synth 8-638] synthesizing module 'shift_msb_first__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:29890]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:29980]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized60' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized101' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized101' (359#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized60' (359#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'shift_msb_first__parameterized0' (359#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:29890]
INFO: [Synth 8-256] done synthesizing module 'alignment' (360#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:36185]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized61' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized61' (360#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'addsub' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34128]
INFO: [Synth 8-638] synthesizing module 'addsub_dsp' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:33688]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized62' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized103' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized103' (360#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized62' (360#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized2' (360#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized3' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized3' (360#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized63' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized105' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized105' (360#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized63' (360#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized64' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized64' (360#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized13' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized65' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized107' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized107' (360#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized65' (360#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized13' (360#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized66' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized109' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized109' (360#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized66' (360#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'addsub_dsp' (361#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:33688]
INFO: [Synth 8-256] done synthesizing module 'addsub' (362#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34128]
INFO: [Synth 8-3936] Found unconnected internal register 'abs_dist_mux_reg' and it is trimmed from '12' to '11' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:37363]
INFO: [Synth 8-3936] Found unconnected internal register 'abs_dist_int_mux_reg' and it is trimmed from '12' to '11' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:37359]
INFO: [Synth 8-256] done synthesizing module 'align_add' (363#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:37218]
INFO: [Synth 8-638] synthesizing module 'norm_and_round_logic' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:35912]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31387]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized14' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized14' (363#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized15' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized67' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized111' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized111' (363#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized67' (363#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized15' (363#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized1' (363#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized2' (363#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized3' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized3' (363#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode__parameterized0' (363#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31387]
INFO: [Synth 8-638] synthesizing module 'shift_msb_first__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:29890]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:29980]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized68' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized113' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized113' (363#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized68' (363#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'shift_msb_first__parameterized1' (363#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:29890]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized69' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized115' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized115' (363#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized69' (363#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized70' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized117' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized117' (363#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized70' (363#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized71' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized71' (363#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_round_bit__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34355]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized16' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized72' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized72' (363#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized16' (363#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_round_bit__parameterized0' (363#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34355]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized4' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized4' (363#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized17' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized73' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized119' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized119' (363#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized73' (363#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized17' (363#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic__parameterized1' (363#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-256] done synthesizing module 'norm_and_round_logic' (364#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:35912]
INFO: [Synth 8-638] synthesizing module 'flt_add_exp' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49775]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized18' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized18' (364#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized2 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized2' (364#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized2' (364#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_compare' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28590]
INFO: [Synth 8-638] synthesizing module 'compare_gt' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27894]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized19' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized74' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized74' (364#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized19' (364#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'compare_gt' (365#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27894]
INFO: [Synth 8-638] synthesizing module 'compare_eq' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28437]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized20' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized75' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized121' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized121' (365#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized75' (365#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized20' (365#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'compare_eq' (366#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28437]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_compare' (367#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28590]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized76' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized123' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized123' (367#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized76' (367#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized77' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized125' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized125' (367#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized77' (367#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized78' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized127' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized127' (367#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized78' (367#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized79' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized129' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized129' (367#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized79' (367#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized80' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized80' (367#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized21' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized21' (367#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized81' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized131' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized131' (367#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized81' (367#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized82' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized133' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized133' (367#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized82' (367#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized83' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized83' (367#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized84' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized84' (367#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net ZERO_ALIGN in module/entity flt_add_exp does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49765]
INFO: [Synth 8-256] done synthesizing module 'flt_add_exp' (368#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49775]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op__parameterized1' (368#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
WARNING: [Synth 8-3848] Net a_zeros_det_mux in module/entity flt_add_logic does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:50959]
WARNING: [Synth 8-3848] Net b_zeros_det_mux in module/entity flt_add_logic does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:50960]
INFO: [Synth 8-256] done synthesizing module 'flt_add_logic' (369#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:50836]
INFO: [Synth 8-256] done synthesizing module 'flt_add' (370#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:55913]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized8 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized8 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized8' (370#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized8' (370#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_ap_dsub_3_full_dsp_64' (371#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/ip/toThreshold_ap_dsub_3_full_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_dsub_64ns_64ns_64_5_full_dsp' (372#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_dsub_64ns_64ns_64_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'toThreshold_dadd_64ns_64ns_64_5_full_dsp' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_dadd_64ns_64ns_64_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'toThreshold_ap_dadd_3_full_dsp_64' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/ip/toThreshold_ap_dadd_3_full_dsp_64.vhd:72]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized10' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized10' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'flt_add__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:55913]
INFO: [Synth 8-256] done synthesizing module 'flt_add__parameterized0' (372#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:55913]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized10 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized10 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized10' (372#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized10' (372#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_ap_dadd_3_full_dsp_64' (373#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/ip/toThreshold_ap_dadd_3_full_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_dadd_64ns_64ns_64_5_full_dsp' (374#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_dadd_64ns_64ns_64_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'toThreshold_dmul_64ns_64ns_64_6_max_dsp' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_dmul_64ns_64ns_64_6_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'toThreshold_ap_dmul_4_max_dsp_64' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/ip/toThreshold_ap_dmul_4_max_dsp_64.vhd:72]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized12' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized12' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'flt_mult__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49392]
INFO: [Synth 8-638] synthesizing module 'fix_mult__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:47243]
INFO: [Synth 8-638] synthesizing module 'fix_mult_dsp48e1_dbl' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:45540]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized5' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized5' (374#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized6' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized6' (374#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized7' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized7' (374#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized8' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized8' (374#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized9' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized85' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized85' (374#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized9' (374#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized10' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized10' (374#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized11' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized11' (374#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized12' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized12' (374#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized86' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized135' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized135' (374#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized86' (374#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized13' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized13' (374#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized14' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized14' (374#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'fix_mult_dsp48e1_dbl' (375#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:45540]
INFO: [Synth 8-256] done synthesizing module 'fix_mult__parameterized0' (375#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:47243]
INFO: [Synth 8-638] synthesizing module 'flt_mult_exp__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:48650]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized22' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized22' (375#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized3' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized3' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized23' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized23' (375#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized3 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized3' (375#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized3' (375#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized87' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized87' (375#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized88' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized137' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized137' (375#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized88' (375#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized89' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized139' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized139' (375#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized89' (375#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized90' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized141' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized141' (375#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized90' (375#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized91' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized143' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized143' (375#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized91' (375#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_exp__parameterized0' (375#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:48650]
INFO: [Synth 8-638] synthesizing module 'flt_mult_round__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:48347]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized92' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized145' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized145' (375#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized92' (375#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-63] RTL assertion: "******************************************************  renorm_and_round_logic.vhd :    FULL_MANT_RND1_DEL is using fast_input    which will be faster, but create more FFs.******************************************************" [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34927]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic__parameterized2' (375#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_round__parameterized0' (375#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:48347]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30795]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat__parameterized1' (375#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30795]
INFO: [Synth 8-256] done synthesizing module 'flt_mult__parameterized0' (375#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49392]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized12 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized12 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized12' (375#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized12' (375#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_ap_dmul_4_max_dsp_64' (376#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/ip/toThreshold_ap_dmul_4_max_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_dmul_64ns_64ns_64_6_max_dsp' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_dmul_64ns_64ns_64_6_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'toThreshold_ddiv_64ns_64ns_64_31' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_ddiv_64ns_64ns_64_31.v:11]
INFO: [Synth 8-638] synthesizing module 'toThreshold_ap_ddiv_29_no_dsp_64' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/ip/toThreshold_ap_ddiv_29_no_dsp_64.vhd:72]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized14' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized14' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized146' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized146' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_div__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:44347]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43258]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized93' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized148' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized148' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized93' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43001]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized24' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized24' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized1' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43001]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43001]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized25' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized94' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized150' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized150' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized94' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized95' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized152' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized152' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized95' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized25' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized2' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43001]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized96' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized154' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized154' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized96' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant__parameterized0' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43258]
INFO: [Synth 8-638] synthesizing module 'flt_div_exp__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43645]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized97' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized156' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized156' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized97' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized4' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized4' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized98' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized158' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized158' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized98' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized99' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized99' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized100' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized160' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized160' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized100' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized101' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized162' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized162' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized101' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized102' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized164' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized164' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized102' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized103' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized166' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized166' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized103' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized104' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized104' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_div_exp__parameterized0' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43645]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic__parameterized3' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-63] RTL assertion: "******************************************************  renorm_and_round_logic.vhd :    FULL_MANT_RND1_DEL is using fast_input    which will be faster, but create more FFs.******************************************************" [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34927]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized26' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized105' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized168' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized168' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized105' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized26' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized27' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized106' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized170' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized170' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized106' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized27' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized28' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized28' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic__parameterized3' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30795]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat__parameterized2' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30795]
INFO: [Synth 8-256] done synthesizing module 'flt_div__parameterized0' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:44347]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized14 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized14 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized14' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized14' (377#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_ap_ddiv_29_no_dsp_64' (378#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/ip/toThreshold_ap_ddiv_29_no_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_ddiv_64ns_64ns_64_31' (379#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_ddiv_64ns_64ns_64_31.v:11]
INFO: [Synth 8-638] synthesizing module 'toThreshold_dcmp_64ns_64ns_1_1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_dcmp_64ns_64ns_1_1.v:11]
INFO: [Synth 8-638] synthesizing module 'toThreshold_ap_dcmp_0_no_dsp_64' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/ip/toThreshold_ap_dcmp_0_no_dsp_64.vhd:72]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized16' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized16' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'fp_cmp' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:41159]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized4' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized4 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized4' (379#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'compare_ne_im' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28266]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_ne_im does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28261]
INFO: [Synth 8-256] done synthesizing module 'compare_ne_im' (380#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28266]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized5' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized29' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized107' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized107' (380#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized29' (380#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized5 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized5' (380#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'compare_eq__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28437]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized30' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized108' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized172' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized172' (380#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized108' (380#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized30' (380#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'compare_eq__parameterized0' (380#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28437]
INFO: [Synth 8-638] synthesizing module 'compare_gt__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27894]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized31' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized109' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized109' (380#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized31' (380#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'compare_gt__parameterized0' (380#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27894]
INFO: [Synth 8-256] done synthesizing module 'fp_cmp' (381#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:41159]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized16 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized16 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized16' (381#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized16' (381#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_ap_dcmp_0_no_dsp_64' (382#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/ip/toThreshold_ap_dcmp_0_no_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_dcmp_64ns_64ns_1_1' (383#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_dcmp_64ns_64ns_1_1.v:11]
INFO: [Synth 8-638] synthesizing module 'toThreshold_uitodp_8ns_64_6' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_uitodp_8ns_64_6.v:11]
INFO: [Synth 8-638] synthesizing module 'toThreshold_ap_uitodp_4_no_dsp_8' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/ip/toThreshold_ap_uitodp_4_no_dsp_8.vhd:70]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized18' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized18' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'fix_to_flt_conv__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:39074]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode__parameterized1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31387]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode__parameterized1' (383#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31387]
INFO: [Synth 8-638] synthesizing module 'shift_msb_first__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:29890]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:29980]
INFO: [Synth 8-256] done synthesizing module 'shift_msb_first__parameterized2' (383#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:29890]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic__parameterized4' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized32' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized110' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized110' (383#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized32' (383#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized33' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized111' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized174' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized174' (383#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized111' (383#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized33' (383#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net EXP_OUT in module/entity renorm_and_round_logic__parameterized4 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34795]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic__parameterized4' (383#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-638] synthesizing module 'fix_to_flt_conv_exp__parameterized0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:38766]
INFO: [Synth 8-256] done synthesizing module 'fix_to_flt_conv_exp__parameterized0' (383#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:38766]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op__parameterized2' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op__parameterized2' (383#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
INFO: [Synth 8-256] done synthesizing module 'fix_to_flt_conv__parameterized0' (383#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:39074]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized18 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized18 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized18' (383#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized18' (383#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_ap_uitodp_4_no_dsp_8' (384#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/ip/toThreshold_ap_uitodp_4_no_dsp_8.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_uitodp_8ns_64_6' (385#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_uitodp_8ns_64_6.v:11]
INFO: [Synth 8-638] synthesizing module 'toThreshold_sitodp_32ns_64_6' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_sitodp_32ns_64_6.v:11]
INFO: [Synth 8-638] synthesizing module 'toThreshold_ap_sitodp_4_no_dsp_32' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/ip/toThreshold_ap_sitodp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_ap_sitodp_4_no_dsp_32' (386#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/ip/toThreshold_ap_sitodp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_sitodp_32ns_64_6' (387#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_sitodp_32ns_64_6.v:11]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_Loop_GradientLoop_proc' (388#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Loop_GradientLoop_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'toThreshold_Loop_LineBufferLoop_proc' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Loop_LineBufferLoop_proc.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Loop_LineBufferLoop_proc.v:92]
INFO: [Common 17-14] Message 'Synth 8-4472' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'toThreshold_Loop_LineBufferLoop_proc_lineBuffer_val_0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Loop_LineBufferLoop_proc_lineBuffer_val_0.v:66]
INFO: [Synth 8-638] synthesizing module 'toThreshold_Loop_LineBufferLoop_proc_lineBuffer_val_0_ram' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Loop_LineBufferLoop_proc_lineBuffer_val_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_Loop_LineBufferLoop_proc_lineBuffer_val_0_ram' (389#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Loop_LineBufferLoop_proc_lineBuffer_val_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_Loop_LineBufferLoop_proc_lineBuffer_val_0' (390#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Loop_LineBufferLoop_proc_lineBuffer_val_0.v:66]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_Loop_LineBufferLoop_proc' (391#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Loop_LineBufferLoop_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'toThreshold_Dilate_0_0_1080_1920_1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Dilate_0_0_1080_1920_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_Dilate_0_0_1080_1920_1' (392#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Dilate_0_0_1080_1920_1.v:10]
INFO: [Synth 8-638] synthesizing module 'toThreshold_Mat2AXIvideo_8_1080_1920_0_s' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Mat2AXIvideo_8_1080_1920_0_s.v:10]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_Mat2AXIvideo_8_1080_1920_0_s' (393#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Mat2AXIvideo_8_1080_1920_0_s.v:10]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_inMat_rows_V_channel' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_inMat_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_inMat_rows_V_channel_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_inMat_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_inMat_rows_V_channel_shiftReg' (394#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_inMat_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_inMat_rows_V_channel' (395#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_inMat_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_inMat_rows_V_channel1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_inMat_rows_V_channel1.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_inMat_rows_V_channel1_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_inMat_rows_V_channel1.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_inMat_rows_V_channel1_shiftReg' (396#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_inMat_rows_V_channel1.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_inMat_rows_V_channel1' (397#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_inMat_rows_V_channel1.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_inMat_cols_V_channel' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_inMat_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_inMat_cols_V_channel_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_inMat_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_inMat_cols_V_channel_shiftReg' (398#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_inMat_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_inMat_cols_V_channel' (399#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_inMat_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_inMat_cols_V_channel1' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_inMat_cols_V_channel1.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_inMat_cols_V_channel1_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_inMat_cols_V_channel1.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_inMat_cols_V_channel1_shiftReg' (400#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_inMat_cols_V_channel1.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_inMat_cols_V_channel1' (401#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_inMat_cols_V_channel1.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_grayMat_rows_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_grayMat_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_grayMat_rows_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_grayMat_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_grayMat_rows_V_shiftReg' (402#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_grayMat_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_grayMat_rows_V' (403#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_grayMat_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_grayMat_cols_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_grayMat_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_grayMat_cols_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_grayMat_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_grayMat_cols_V_shiftReg' (404#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_grayMat_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_grayMat_cols_V' (405#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_grayMat_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_dilateMat_rows_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_dilateMat_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_dilateMat_rows_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_dilateMat_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_dilateMat_rows_V_shiftReg' (406#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_dilateMat_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_dilateMat_rows_V' (407#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_dilateMat_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_dilateMat_rows_V_channel' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_dilateMat_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_dilateMat_rows_V_channel_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_dilateMat_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_dilateMat_rows_V_channel_shiftReg' (408#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_dilateMat_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_dilateMat_rows_V_channel' (409#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_dilateMat_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_dilateMat_cols_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_dilateMat_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_dilateMat_cols_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_dilateMat_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_dilateMat_cols_V_shiftReg' (410#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_dilateMat_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_dilateMat_cols_V' (411#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_dilateMat_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_dilateMat_cols_V_channel' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_dilateMat_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_dilateMat_cols_V_channel_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_dilateMat_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_dilateMat_cols_V_channel_shiftReg' (412#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_dilateMat_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_dilateMat_cols_V_channel' (413#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_dilateMat_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_threshMat_rows_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_threshMat_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_threshMat_rows_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_threshMat_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_threshMat_rows_V_shiftReg' (414#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_threshMat_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_threshMat_rows_V' (415#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_threshMat_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_threshMat_cols_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_threshMat_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_threshMat_cols_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_threshMat_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_threshMat_cols_V_shiftReg' (416#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_threshMat_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_threshMat_cols_V' (417#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_threshMat_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blurMat_rows_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blurMat_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blurMat_rows_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blurMat_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blurMat_rows_V_shiftReg' (418#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blurMat_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blurMat_rows_V' (419#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blurMat_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blurMat_cols_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blurMat_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blurMat_cols_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blurMat_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blurMat_cols_V_shiftReg' (420#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blurMat_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blurMat_cols_V' (421#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blurMat_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelxMat_rows_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelxMat_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelxMat_rows_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelxMat_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelxMat_rows_V_shiftReg' (422#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelxMat_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelxMat_rows_V' (423#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelxMat_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelxMat_rows_V_channel' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelxMat_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelxMat_rows_V_channel_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelxMat_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelxMat_rows_V_channel_shiftReg' (424#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelxMat_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelxMat_rows_V_channel' (425#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelxMat_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelxMat_cols_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelxMat_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelxMat_cols_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelxMat_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelxMat_cols_V_shiftReg' (426#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelxMat_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelxMat_cols_V' (427#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelxMat_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelxMat_cols_V_channel' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelxMat_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelxMat_cols_V_channel_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelxMat_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelxMat_cols_V_channel_shiftReg' (428#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelxMat_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelxMat_cols_V_channel' (429#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelxMat_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelyMat_rows_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelyMat_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelyMat_rows_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelyMat_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelyMat_rows_V_shiftReg' (430#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelyMat_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelyMat_rows_V' (431#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelyMat_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelyMat_rows_V_channel' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelyMat_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelyMat_rows_V_channel_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelyMat_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelyMat_rows_V_channel_shiftReg' (432#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelyMat_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelyMat_rows_V_channel' (433#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelyMat_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelyMat_cols_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelyMat_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelyMat_cols_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelyMat_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelyMat_cols_V_shiftReg' (434#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelyMat_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelyMat_cols_V' (435#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelyMat_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelyMat_cols_V_channel' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelyMat_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelyMat_cols_V_channel_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelyMat_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelyMat_cols_V_channel_shiftReg' (436#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelyMat_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelyMat_cols_V_channel' (437#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelyMat_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_nmsupressionMat_rows_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_nmsupressionMat_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_nmsupressionMat_rows_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_nmsupressionMat_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_nmsupressionMat_rows_V_shiftReg' (438#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_nmsupressionMat_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_nmsupressionMat_rows_V' (439#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_nmsupressionMat_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_nmsupressionMat_cols_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_nmsupressionMat_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_nmsupressionMat_cols_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_nmsupressionMat_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_nmsupressionMat_cols_V_shiftReg' (440#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_nmsupressionMat_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_nmsupressionMat_cols_V' (441#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_nmsupressionMat_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_outMat_rows_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_outMat_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_outMat_rows_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_outMat_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_outMat_rows_V_shiftReg' (442#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_outMat_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_outMat_rows_V' (443#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_outMat_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_outMat_cols_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_outMat_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_outMat_cols_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_outMat_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_outMat_cols_V_shiftReg' (444#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_outMat_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_outMat_cols_V' (445#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_outMat_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_inMat_data_stream_0_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_inMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_inMat_data_stream_0_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_inMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_inMat_data_stream_0_V_shiftReg' (446#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_inMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_inMat_data_stream_0_V' (447#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_inMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_inMat_data_stream_1_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_inMat_data_stream_1_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_inMat_data_stream_1_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_inMat_data_stream_1_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_inMat_data_stream_1_V_shiftReg' (448#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_inMat_data_stream_1_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_inMat_data_stream_1_V' (449#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_inMat_data_stream_1_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_inMat_data_stream_2_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_inMat_data_stream_2_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_inMat_data_stream_2_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_inMat_data_stream_2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_inMat_data_stream_2_V_shiftReg' (450#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_inMat_data_stream_2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_inMat_data_stream_2_V' (451#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_inMat_data_stream_2_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_grayMat_data_stream_0_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_grayMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_grayMat_data_stream_0_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_grayMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_grayMat_data_stream_0_V_shiftReg' (452#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_grayMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_grayMat_data_stream_0_V' (453#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_grayMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_dilateMat_data_stream_0_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_dilateMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_dilateMat_data_stream_0_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_dilateMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_dilateMat_data_stream_0_V_shiftReg' (454#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_dilateMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_dilateMat_data_stream_0_V' (455#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_dilateMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_threshMat_data_stream_0_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_threshMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_threshMat_data_stream_0_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_threshMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_threshMat_data_stream_0_V_shiftReg' (456#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_threshMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_threshMat_data_stream_0_V' (457#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_threshMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blurMat_data_stream_0_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blurMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blurMat_data_stream_0_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blurMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blurMat_data_stream_0_V_shiftReg' (458#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blurMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blurMat_data_stream_0_V' (459#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blurMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelxMat_data_stream_0_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelxMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelxMat_data_stream_0_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelxMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelxMat_data_stream_0_V_shiftReg' (460#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelxMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelxMat_data_stream_0_V' (461#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelxMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelyMat_data_stream_0_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelyMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelyMat_data_stream_0_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelyMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelyMat_data_stream_0_V_shiftReg' (462#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelyMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelyMat_data_stream_0_V' (463#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_blursobelyMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_sobelxMat_data_stream_0_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_sobelxMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_sobelxMat_data_stream_0_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_sobelxMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_sobelxMat_data_stream_0_V_shiftReg' (464#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_sobelxMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_sobelxMat_data_stream_0_V' (465#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_sobelxMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_sobelyMat_data_stream_0_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_sobelyMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_sobelyMat_data_stream_0_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_sobelyMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_sobelyMat_data_stream_0_V_shiftReg' (466#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_sobelyMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_sobelyMat_data_stream_0_V' (467#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_sobelyMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_absvalueMat_data_stream_0_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_absvalueMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_absvalueMat_data_stream_0_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_absvalueMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_absvalueMat_data_stream_0_V_shiftReg' (468#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_absvalueMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_absvalueMat_data_stream_0_V' (469#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_absvalueMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_angleMat_data_stream_0_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_angleMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_angleMat_data_stream_0_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_angleMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_angleMat_data_stream_0_V_shiftReg' (470#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_angleMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_angleMat_data_stream_0_V' (471#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_angleMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_nmsupressionMat_data_stream_0' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_nmsupressionMat_data_stream_0.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_nmsupressionMat_data_stream_0_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_nmsupressionMat_data_stream_0.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_nmsupressionMat_data_stream_0_shiftReg' (472#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_nmsupressionMat_data_stream_0.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_nmsupressionMat_data_stream_0' (473#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_nmsupressionMat_data_stream_0.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_outMat_data_stream_0_V' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_outMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_outMat_data_stream_0_V_shiftReg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_outMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_outMat_data_stream_0_V_shiftReg' (474#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_outMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_outMat_data_stream_0_V' (475#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/FIFO_toThreshold_outMat_data_stream_0_V.v:45]
INFO: [Synth 8-256] done synthesizing module 'toThreshold' (476#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold.v:12]
INFO: [Synth 8-638] synthesizing module 'toThreshold_CONTROL_if' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_CONTROL_if.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_CONTROL_if.v:209]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_CONTROL_if' (477#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_CONTROL_if.v:9]
INFO: [Synth 8-638] synthesizing module 'toThreshold_ap_rst_n_if' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_ap_rst_n_if.v:10]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_ap_rst_n_if' (478#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_ap_rst_n_if.v:10]
INFO: [Synth 8-256] done synthesizing module 'tothreshold_top' (479#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/tothreshold_top.v:9]
INFO: [Synth 8-256] done synthesizing module 'system_toThreshold_0_0' (480#1) [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_toThreshold_0_0/synth/system_toThreshold_0_0.v:56]
WARNING: [Synth 8-350] instance 'toThreshold_0' of module 'system_toThreshold_0_0' requires 38 connections, but only 33 given [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:4775]
INFO: [Synth 8-256] done synthesizing module 'system' (481#1) [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:3043]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (482#1) [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/imports/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'i_system_wrapper' of module 'system_wrapper' requires 75 connections, but only 57 given [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/system_top.v:175]
INFO: [Synth 8-256] done synthesizing module 'system_top' (483#1) [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/system_top.v:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:15:41 ; elapsed = 00:15:53 . Memory (MB): peak = 860.930 ; gain = 698.867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[62] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[26] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[70] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[69] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[68] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[67] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[61] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[60] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[59] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[52] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[51] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[50] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[44] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[43] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[42] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[41] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[34] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[33] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[32] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[31] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[25] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[24] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[23] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[16] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[15] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[14] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[7] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[6] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[5] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[70] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[69] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[68] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[67] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[62] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[61] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[60] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[59] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[52] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[51] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[50] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[44] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[43] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[42] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[41] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[34] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[33] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[32] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[31] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[26] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[25] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[24] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[23] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[16] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[15] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[14] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[7] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[6] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[5] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[34] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[33] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[32] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[31] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[30] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[29] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[25] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[24] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[23] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[22] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[21] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[20] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[16] to constant 0 [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/c92452ce/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:15:45 ; elapsed = 00:15:57 . Memory (MB): peak = 860.930 ; gain = 698.867
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4484 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst/clkin1_ibufg' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_clk_wiz.v:78]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'i_system_wrapper/system_i/toGray_1/inst/toGray_U/toGray_Equalize_U0/toGray_fdiv_32ns_32ns_32_16_U21/toGray_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_A' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43763]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'i_system_wrapper/system_i/toGray_1/inst/toGray_U/toGray_Equalize_U0/toGray_fdiv_32ns_32ns_32_16_U21/toGray_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_B' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43778]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_A' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43763]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_B' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43778]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U83/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Finished Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main'
Finished Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main'
Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Finished Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Finished Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Finished Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_fmc'
Finished Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_fmc'
Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0_1/system_axi_vdma_0_0.xdc] for cell 'i_system_wrapper/system_i/axi_vdma_img_process/U0'
Finished Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0_1/system_axi_vdma_0_0.xdc] for cell 'i_system_wrapper/system_i/axi_vdma_img_process/U0'
Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_vdma_img_process_0/system_axi_vdma_img_process_0.xdc] for cell 'i_system_wrapper/system_i/axi_vdma_img_process1/U0'
Finished Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_vdma_img_process_0/system_axi_vdma_img_process_0.xdc] for cell 'i_system_wrapper/system_i/axi_vdma_img_process1/U0'
Parsing XDC File [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/common/zed/zed_system_constr.xdc]
Finished Parsing XDC File [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/common/zed/zed_system_constr.xdc]
Parsing XDC File [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_clkgen_v1_0/eb15edc8/axi_clkgen_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen'
Finished Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_clkgen_v1_0/eb15edc8/axi_clkgen_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen'
Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core'
Finished Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Finished Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/dce0d057/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core'
Finished Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/dce0d057/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core'
Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/axi_i2s_adi_constr.xdc] for cell 'i_system_wrapper/system_i/axi_i2s_adi'
Finished Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/axi_i2s_adi_constr.xdc] for cell 'i_system_wrapper/system_i/axi_i2s_adi'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/axi_i2s_adi_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0_1/system_axi_vdma_0_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_vdma_img_process/U0'
Finished Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0_1/system_axi_vdma_0_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_vdma_img_process/U0'
Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_vdma_img_process_0/system_axi_vdma_img_process_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_vdma_img_process1/U0'
Finished Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_vdma_img_process_0/system_axi_vdma_img_process_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_vdma_img_process1/U0'
Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_interconnect_img_process/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_interconnect_img_process/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_interconnect_img_process/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_interconnect_img_process/s01_couplers/auto_us/inst'
Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_2/system_auto_us_2_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_interconnect_img_process/s02_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_2/system_auto_us_2_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_interconnect_img_process/s02_couplers/auto_us/inst'
Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_3/system_auto_us_3_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_interconnect_img_process/s03_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_3/system_auto_us_3_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_interconnect_img_process/s03_couplers/auto_us/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 167 instances were transformed.
  DSP48E => DSP48E1: 9 instances
  FDE => FDRE: 79 instances
  FDR => FDRE: 42 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 10 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  MUXCY_L => MUXCY: 24 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1302.477 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:16:30 ; elapsed = 00:16:43 . Memory (MB): peak = 1302.477 ; gain = 1140.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:16:30 ; elapsed = 00:16:43 . Memory (MB): peak = 1302.477 ; gain = 1140.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IOB = TRUE for hdmi_vsync. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/common/zed/zed_system_constr.xdc, line 6).
Applied set_property IOB = TRUE for hdmi_hsync. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/common/zed/zed_system_constr.xdc, line 7).
Applied set_property IOB = TRUE for hdmi_data_e. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/common/zed/zed_system_constr.xdc, line 8).
Applied set_property IOB = TRUE for hdmi_data[0]. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/common/zed/zed_system_constr.xdc, line 9).
Applied set_property IOB = TRUE for hdmi_data[1]. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/common/zed/zed_system_constr.xdc, line 10).
Applied set_property IOB = TRUE for hdmi_data[2]. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/common/zed/zed_system_constr.xdc, line 11).
Applied set_property IOB = TRUE for hdmi_data[3]. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/common/zed/zed_system_constr.xdc, line 12).
Applied set_property IOB = TRUE for hdmi_data[4]. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/common/zed/zed_system_constr.xdc, line 13).
Applied set_property IOB = TRUE for hdmi_data[5]. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/common/zed/zed_system_constr.xdc, line 14).
Applied set_property IOB = TRUE for hdmi_data[6]. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/common/zed/zed_system_constr.xdc, line 15).
Applied set_property IOB = TRUE for hdmi_data[7]. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/common/zed/zed_system_constr.xdc, line 16).
Applied set_property IOB = TRUE for hdmi_data[8]. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/common/zed/zed_system_constr.xdc, line 17).
Applied set_property IOB = TRUE for hdmi_data[9]. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/common/zed/zed_system_constr.xdc, line 18).
Applied set_property IOB = TRUE for hdmi_data[10]. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/common/zed/zed_system_constr.xdc, line 19).
Applied set_property IOB = TRUE for hdmi_data[11]. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/common/zed/zed_system_constr.xdc, line 20).
Applied set_property IOB = TRUE for hdmi_data[12]. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/common/zed/zed_system_constr.xdc, line 21).
Applied set_property IOB = TRUE for hdmi_data[13]. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/common/zed/zed_system_constr.xdc, line 22).
Applied set_property IOB = TRUE for hdmi_data[14]. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/common/zed/zed_system_constr.xdc, line 23).
Applied set_property IOB = TRUE for hdmi_data[15]. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/common/zed/zed_system_constr.xdc, line 24).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 5).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps7. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 8).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_iic_main. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 11).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_i2c_mixer. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 14).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_concat_intc. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_rstgen. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 20).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_logic_inv. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 23).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hdmi_clkgen. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 26).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hdmi_core. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 29).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hdmi_dma. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 32).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_audio_clkgen. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 35).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_spdif_tx_core. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 38).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_i2s_adi. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 41).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_iic_fmc. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 44).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 47).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/xbar. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 50).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 53).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_vdma_img_process. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 56).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_interconnect_img_process. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 59).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_interconnect_img_process/xbar. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 62).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_vdma_img_process1. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 65).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/toThreshold_0. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 68).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/toGray_1. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 71).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 74).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 77).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_interconnect_img_process/m00_couplers/auto_pc. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 80).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_interconnect_img_process/s00_couplers/auto_us. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 83).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_interconnect_img_process/s01_couplers/auto_us. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_interconnect_img_process/s02_couplers/auto_us. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 89).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_interconnect_img_process/s03_couplers/auto_us. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 92).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps7/inst. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 95).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hdmi_dma/U0. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 117).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_audio_clkgen/inst. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 125).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_vdma_img_process/U0. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 146).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_vdma_img_process1/U0. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 156).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_interconnect_img_process/s00_couplers/auto_us/inst. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 176).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_interconnect_img_process/s01_couplers/auto_us/inst. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 181).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_interconnect_img_process/s02_couplers/auto_us/inst. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 186).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_interconnect_img_process/s03_couplers/auto_us/inst. (constraint file  C:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/synth_1/dont_touch.xdc, line 191).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m1_reg. (constraint file  c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m2_reg. (constraint file  c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_toggle_m1_reg. (constraint file  c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_toggle_m2_reg. (constraint file  c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/up_count_toggle_m1_reg. (constraint file  c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/up_count_toggle_m2_reg. (constraint file  c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_fs_toggle_m1_reg. (constraint file  c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_fs_toggle_m2_reg. (constraint file  c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/cdc_sync_stage1_tick_counter_reg. (constraint file  c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/dce0d057/axi_spdif_tx_constr.xdc, line 1).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/cdc_sync_stage2_tick_counter_reg. (constraint file  c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/dce0d057/axi_spdif_tx_constr.xdc, line 1).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/cdc_sync_stage1_tick_reg. (constraint file  c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/cdc_sync_stage2_tick_reg. (constraint file  c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/\rx_gen.rx_sync /cdc_sync_stage1_tick_reg. (constraint file  c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/\rx_gen.rx_sync /cdc_sync_stage2_tick_reg. (constraint file  c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/cdc_sync_stage1_tick_reg. (constraint file  c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/cdc_sync_stage2_tick_reg. (constraint file  c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/axi_i2s_adi_constr.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:16:33 ; elapsed = 00:16:46 . Memory (MB): peak = 1302.477 ; gain = 1140.414
---------------------------------------------------------------------------------
ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in11" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in10" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in9" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in8" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in7" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in6" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in5" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in4" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in11" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in10" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in9" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in8" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in7" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in6" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in5" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in4" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in11" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in10" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in9" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in8" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in7" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in6" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in5" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in4" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
ROM "up_count_toggle" won't be mapped to RAM because it is too sparse.
ROM "data_p" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "data_p" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "ch1_ioc_irq_set_i" won't be mapped to RAM because it is too sparse.
ROM "ch1_delay_zero" won't be mapped to RAM because it is too sparse.
ROM "ch1_dly_fast_incr" won't be mapped to RAM because it is too sparse.
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse.
ROM "sig_xfer_len_eq_0_im2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse.
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:609]
ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm'
ROM "sts_idle" won't be mapped to RAM because it is too sparse.
ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'cmnd_pending_reg' into 's_axis_cmd_tvalid_reg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:334]
ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse.
ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "channel_sync" won't be mapped to RAM because it is too sparse.
ROM "S_AXI_ARREADY" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "S_AXI_AWREADY" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "S_AXI_BVALID" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "drtype" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "drtype" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "I2S_RESET_REG" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "I2S_CONTROL_REG" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "I2S_CLK_CONTROL_REG" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "PERIOD_LEN_REG" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'scl_state_reg' in module 'iic_control'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'iic_control'
ROM "dtc_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "scl_cout" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "AckDataState" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "aas_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "read_cs" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "decode_address0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "decode_address1" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "decode_address2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "decode_address3" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "decode_address4" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'bufctrl_reg' in module 'tx_encoder__parameterized0'
ROM "inv_preamble" won't be mapped to RAM because it is too sparse.
ROM "next_bit" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "channel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "bufctrl" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "S_AXI_ARREADY" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "S_AXI_AWREADY" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "S_AXI_BVALID" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "drtype" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "ch1_ioc_irq_set_i" won't be mapped to RAM because it is too sparse.
ROM "ch1_delay_zero" won't be mapped to RAM because it is too sparse.
ROM "ch2_ioc_irq_set_i" won't be mapped to RAM because it is too sparse.
ROM "ch2_delay_zero" won't be mapped to RAM because it is too sparse.
ROM "ch1_dly_fast_incr" won't be mapped to RAM because it is too sparse.
ROM "ch2_dly_fast_incr" won't be mapped to RAM because it is too sparse.
ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse.
ROM "sig_xfer_len_eq_0_im2" won't be mapped to RAM because it is too sparse.
ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse.
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:609]
ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_statcnt_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "sig_statcnt_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "sig_addr_aligned" won't be mapped to RAM because it is too sparse.
ROM "sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse.
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'sig_sstrb_stop_mask_reg[0:0]' into 'sig_stop_request_reg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:230]
ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse.
ROM "sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse.
ROM "SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "sig_dbc_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "lsig_offset_cntr_eq_max" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm__parameterized0'
ROM "sts_idle" won't be mapped to RAM because it is too sparse.
ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'cmnd_pending_reg' into 's_axis_cmd_tvalid_reg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:334]
ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse.
ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm__parameterized1'
ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'cmnd_pending_reg' into 's_axis_cmd_tvalid_reg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:334]
ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse.
ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse.
ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_vdma_v6_2_axis_dwidth_converter_v1_0_axisc_upsizer'
ROM "r0_reg_sel0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "r0_reg_sel0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'sig_sstrb_stop_mask_reg[0:0]' into 'sig_stop_request_reg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_skid_buf.vhd:258]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:222]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(18) 
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'data_0_V_5_fu_144_reg[20:0]' into 'data_0_V_4_fu_140_reg[20:0]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize.v:1182]
INFO: [Synth 8-4471] merging register 'rows_cast6_reg_1254_reg[23:12]' into 'cols_cast7_reg_1249_reg[23:12]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize.v:2048]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_5_reg_1331_pp1_it1_reg[63:9]' into 'tmp_5_reg_1331_reg[63:9]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize.v:2095]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_5_reg_1331_pp1_it2_reg[63:9]' into 'tmp_5_reg_1331_reg[63:9]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize.v:2096]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_5_reg_1331_pp1_it3_reg[63:9]' into 'tmp_5_reg_1331_reg[63:9]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize.v:2097]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_5_reg_1331_pp1_it4_reg[63:9]' into 'tmp_5_reg_1331_reg[63:9]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize.v:2098]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_5_reg_1331_pp1_it5_reg[63:9]' into 'tmp_5_reg_1331_reg[63:9]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize.v:2099]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_5_reg_1331_pp1_it6_reg[63:9]' into 'tmp_5_reg_1331_reg[63:9]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize.v:2100]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_5_reg_1331_pp1_it7_reg[63:9]' into 'tmp_5_reg_1331_reg[63:9]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize.v:2101]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_5_reg_1331_pp1_it8_reg[63:9]' into 'tmp_5_reg_1331_reg[63:9]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize.v:2102]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_5_reg_1331_pp1_it9_reg[63:9]' into 'tmp_5_reg_1331_reg[63:9]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize.v:2103]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_5_reg_1331_pp1_it10_reg[63:9]' into 'tmp_5_reg_1331_reg[63:9]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize.v:2104]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_5_reg_1331_pp1_it11_reg[63:9]' into 'tmp_5_reg_1331_reg[63:9]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize.v:2105]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_5_reg_1331_pp1_it12_reg[63:9]' into 'tmp_5_reg_1331_reg[63:9]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize.v:2106]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_5_reg_1331_pp1_it13_reg[63:9]' into 'tmp_5_reg_1331_reg[63:9]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize.v:2107]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_5_reg_1331_pp1_it14_reg[63:9]' into 'tmp_5_reg_1331_reg[63:9]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize.v:2108]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_5_reg_1331_pp1_it15_reg[63:9]' into 'tmp_5_reg_1331_reg[63:9]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize.v:2109]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_23_reg_1406_reg' and it is trimmed from '11' to '6' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize.v:922]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_5_reg_1331_pp1_it15_reg' and it is trimmed from '9' to '8' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize.v:1061]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "exitcond4_fu_342_p2" won't be mapped to RAM because it is too sparse.
ROM "exitcond_fu_477_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_4_i_fu_581_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(18) 
ROM "tmp_8_i_fu_597_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_i_i_fu_517_p2" won't be mapped to RAM because it is too sparse.
ROM "Range1_all_zeros_1_fu_878_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(18) 
ROM "icmp_fu_657_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_28_i_fu_872_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_26_i_fu_866_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(18) 
ROM "tmp_10_fu_402_p2" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_11_fu_121_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "tmp_2_fu_89_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "tmp_5_fu_103_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "tmp_7_fu_109_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_11_fu_121_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "tmp_2_fu_89_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "tmp_5_fu_103_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "tmp_7_fu_109_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'tmp_125_reg_1210_reg[1:0]' into 'tmp_126_reg_1221_reg[1:0]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Dilate_0_0_1080_1920_s.v:634]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_1_addr_reg_1293_reg[10:0]' into 'k_buf_0_val_0_addr_reg_1287_reg[10:0]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Dilate_0_0_1080_1920_s.v:793]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_2_addr_reg_1299_reg[10:0]' into 'k_buf_0_val_0_addr_reg_1287_reg[10:0]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Dilate_0_0_1080_1920_s.v:794]
INFO: [Synth 8-4471] merging register 'ref_cast_reg_1182_reg[11:11]' into 'tmp_93_cast_reg_1166_reg[11:11]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Dilate_0_0_1080_1920_s.v:1332]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_reg_1272_reg' and it is trimmed from '15' to '11' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Dilate_0_0_1080_1920_s.v:899]
WARNING: [Synth 8-3936] Found unconnected internal register 'ref_reg_1177_reg' and it is trimmed from '11' to '2' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Dilate_0_0_1080_1920_s.v:764]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "sel_tmp10_fu_756_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp2_fu_845_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp_fu_832_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp14_fu_788_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp18_fu_674_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp16_fu_661_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp10_fu_756_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp2_fu_845_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp_fu_832_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp14_fu_788_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp18_fu_674_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp16_fu_661_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'tmp_66_reg_2909_reg[2:0]' into 'tmp_68_reg_2925_reg[2:0]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:1136]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_1_addr_reg_3021_reg[10:0]' into 'k_buf_0_val_0_addr_reg_3015_reg[10:0]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:1387]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_2_addr_reg_3027_reg[10:0]' into 'k_buf_0_val_0_addr_reg_3015_reg[10:0]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:1388]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_3_addr_reg_3033_reg[10:0]' into 'k_buf_0_val_0_addr_reg_3015_reg[10:0]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:1389]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_4_addr_reg_3039_reg[10:0]' into 'k_buf_0_val_0_addr_reg_3015_reg[10:0]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:1390]
INFO: [Synth 8-4471] merging register 'ref_cast_reg_2886_reg[11:11]' into 'tmp_123_cast_reg_2865_reg[11:11]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:2539]
INFO: [Synth 8-4471] merging register 'ImagLoc_y_cast_cast_reg_2915_reg[12:12]' into 'tmp_123_cast_reg_2865_reg[11:11]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:2283]
INFO: [Synth 8-4471] merging register 'p_Val2_14_0_1_cast_reg_3189_reg[17:17]' into 'tmp_123_cast_reg_2865_reg[11:11]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:2388]
INFO: [Synth 8-4471] merging register 'p_Val2_14_0_2_cast_reg_3224_reg[18:18]' into 'tmp_123_cast_reg_2865_reg[11:11]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:2494]
INFO: [Synth 8-4471] merging register 'tmp23_cast_reg_3244_reg[19:19]' into 'tmp_123_cast_reg_2865_reg[11:11]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:2498]
INFO: [Synth 8-4471] merging register 'tmp27_cast_reg_3249_reg[18:18]' into 'tmp_123_cast_reg_2865_reg[11:11]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:2583]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8_reg[18:18]' into 'tmp_123_cast_reg_2865_reg[11:11]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:2584]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9_reg[18:18]' into 'tmp_123_cast_reg_2865_reg[11:11]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:2503]
INFO: [Synth 8-4471] merging register 'tmp26_cast_reg_3269_reg[18:18]' into 'tmp_123_cast_reg_2865_reg[11:11]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:2504]
INFO: [Synth 8-4471] merging register 'p_Val2_14_1_2_cast_reg_3294_reg[20:20]' into 'tmp_123_cast_reg_2865_reg[11:11]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:2519]
INFO: [Synth 8-4471] merging register 'tmp6_cast_reg_3299_reg[18:18]' into 'tmp_123_cast_reg_2865_reg[11:11]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:2521]
INFO: [Synth 8-4471] merging register 'tmp5_cast_reg_3319_reg[20:19]' into 'tmp2_cast_reg_3259_reg[18:17]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:2394]
INFO: [Synth 8-4471] merging register 'tmp20_cast_reg_3324_reg[21:20]' into 'tmp2_cast_reg_3259_reg[18:17]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:2493]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:2394]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:2392]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:2394]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:2392]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_reg_3000_reg' and it is trimmed from '15' to '11' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:1853]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_neg228_i_reg_2870_reg' and it is trimmed from '12' to '3' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:1345]
WARNING: [Synth 8-3936] Found unconnected internal register 'ref_reg_2881_reg' and it is trimmed from '11' to '3' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:1357]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:2394]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:2392]
INFO: [Synth 8-4471] merging register 'p_neg228_i_reg_2870_reg[2:0]' into 'tmp_61_reg_2875_reg[2:0]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:1345]
INFO: [Synth 8-4471] merging register 'tmp_81_reg_2992_reg[2:0]' into 'col_assign_reg_2984_reg[2:0]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:1288]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_81_reg_2992_pp0_it1_reg[2:0]' into 'ap_reg_ppstg_col_assign_reg_2984_pp0_it1_reg[2:0]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:1270]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_81_reg_2992_pp0_it2_reg[2:0]' into 'ap_reg_ppstg_col_assign_reg_2984_pp0_it2_reg[2:0]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:1249]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_81_reg_2992_pp0_it3_reg[2:0]' into 'ap_reg_ppstg_col_assign_reg_2984_pp0_it3_reg[2:0]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:1250]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "sel_tmp10_fu_1392_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp7_fu_1379_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp3_fu_1366_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp8_fu_1699_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp6_fu_1686_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp4_fu_1673_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp_fu_1660_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp17_fu_1450_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp15_fu_1437_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp13_fu_1424_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp24_fu_1508_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp22_fu_1495_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp20_fu_1482_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp31_fu_1566_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp29_fu_1553_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp27_fu_1540_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp35_fu_1033_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp34_fu_1020_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp33_fu_1007_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp32_fu_994_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp10_fu_1392_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp7_fu_1379_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp3_fu_1366_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp8_fu_1699_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp6_fu_1686_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp4_fu_1673_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp_fu_1660_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp17_fu_1450_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp15_fu_1437_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp13_fu_1424_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp24_fu_1508_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp22_fu_1495_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp20_fu_1482_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp31_fu_1566_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp29_fu_1553_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp27_fu_1540_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp35_fu_1033_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp34_fu_1020_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp33_fu_1007_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp32_fu_994_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "p_Val2_11_1_4_reg_3279" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "p_Val2_11_4_1_reg_3234" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "p_Val2_11_3_1_reg_3194" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'tmp_96_reg_3272_reg[2:0]' into 'tmp_97_reg_3288_reg[2:0]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D_1.v:1145]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_1_addr_reg_3384_reg[10:0]' into 'k_buf_0_val_0_addr_reg_3378_reg[10:0]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D_1.v:1363]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_2_addr_reg_3390_reg[10:0]' into 'k_buf_0_val_0_addr_reg_3378_reg[10:0]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D_1.v:1364]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_3_addr_reg_3396_reg[10:0]' into 'k_buf_0_val_0_addr_reg_3378_reg[10:0]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D_1.v:1365]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_4_addr_reg_3402_reg[10:0]' into 'k_buf_0_val_0_addr_reg_3378_reg[10:0]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D_1.v:1366]
INFO: [Synth 8-4471] merging register 'ref_cast_reg_3149_reg[11:11]' into 'tmp_146_cast_reg_3128_reg[11:11]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D_1.v:2334]
INFO: [Synth 8-4471] merging register 'ImagLoc_y_cast_cast_reg_3278_reg[12:12]' into 'tmp_146_cast_reg_3128_reg[11:11]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D_1.v:2041]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D_1.v:2145]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D_1.v:2287]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D_1.v:2291]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D_1.v:2145]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D_1.v:2287]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D_1.v:2291]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_reg_3363_reg' and it is trimmed from '15' to '11' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D_1.v:1587]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_neg228_i_reg_3133_reg' and it is trimmed from '12' to '3' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D_1.v:1179]
WARNING: [Synth 8-3936] Found unconnected internal register 'ref_reg_3144_reg' and it is trimmed from '11' to '3' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D_1.v:1191]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D_1.v:2145]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D_1.v:2287]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D_1.v:2291]
INFO: [Synth 8-4471] merging register 'p_neg228_i_reg_3133_reg[2:0]' into 'tmp_91_reg_3138_reg[2:0]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D_1.v:1179]
INFO: [Synth 8-4471] merging register 'tmp_108_reg_3355_reg[2:0]' into 'col_assign_reg_3347_reg[2:0]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D_1.v:1288]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_108_reg_3355_pp0_it1_reg[2:0]' into 'ap_reg_ppstg_col_assign_reg_3347_pp0_it1_reg[2:0]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D_1.v:1267]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_108_reg_3355_pp0_it2_reg[2:0]' into 'ap_reg_ppstg_col_assign_reg_3347_pp0_it2_reg[2:0]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D_1.v:1238]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_108_reg_3355_pp0_it3_reg[2:0]' into 'ap_reg_ppstg_col_assign_reg_3347_pp0_it3_reg[2:0]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D_1.v:1239]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "sel_tmp38_fu_1624_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp36_fu_1611_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp34_fu_1598_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp6_fu_1931_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp4_fu_1918_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp2_fu_1905_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp_fu_1892_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp46_fu_1682_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp44_fu_1669_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp42_fu_1656_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp53_fu_1740_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp51_fu_1727_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp49_fu_1714_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp60_fu_1798_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp58_fu_1785_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp56_fu_1772_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp65_fu_1265_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp63_fu_1252_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp62_fu_1239_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp61_fu_1226_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp38_fu_1624_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp36_fu_1611_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp34_fu_1598_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp6_fu_1931_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp4_fu_1918_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp2_fu_1905_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp_fu_1892_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp46_fu_1682_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp44_fu_1669_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp42_fu_1656_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp53_fu_1740_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp51_fu_1727_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp49_fu_1714_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp60_fu_1798_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp58_fu_1785_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp56_fu_1772_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp65_fu_1265_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp63_fu_1252_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp62_fu_1239_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp61_fu_1226_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse.
ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(18) 
ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(18) 
ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "op_tdata" won't be mapped to RAM because it is too sparse.
WARNING: [Synth 8-3936] Found unconnected internal register 'abs_value_to_int_reg_644_reg' and it is trimmed from '64' to '63' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Loop_GradientLoop_proc.v:1313]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "notrhs1_fu_488_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(18) 
ROM "tmp_5_fu_287_p2" won't be mapped to RAM because it is too sparse.
ROM "notrhs_fu_328_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(18) 
INFO: [Synth 8-4471] merging register 'lineBuffer_val_0_addr_1_reg_769_reg[12:12]' into 'tmp_36_trn1_cast1_reg_754_reg[11:11]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Loop_LineBufferLoop_proc.v:990]
INFO: [Synth 8-4471] merging register 'filterMask_1_1_1_reg_785_reg[31:8]' into 'filterMask_0_0_1_reg_726_reg[31:8]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Loop_LineBufferLoop_proc.v:952]
INFO: [Synth 8-4471] merging register 'filterMask_0_1_2_reg_791_reg[31:8]' into 'filterMask_0_0_1_reg_726_reg[31:8]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Loop_LineBufferLoop_proc.v:954]
INFO: [Synth 8-4471] merging register 'filterMask_2_1_1_reg_797_reg[31:8]' into 'filterMask_0_0_1_reg_726_reg[31:8]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Loop_LineBufferLoop_proc.v:956]
INFO: [Synth 8-4471] merging register 'angle_value_1_fu_88_reg[31:8]' into 'filterMask_0_0_1_reg_726_reg[31:8]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Loop_LineBufferLoop_proc.v:967]
INFO: [Synth 8-4471] merging register 'filterMask_2_1_fu_92_reg[31:8]' into 'filterMask_0_0_1_reg_726_reg[31:8]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Loop_LineBufferLoop_proc.v:969]
INFO: [Synth 8-4471] merging register 'filterMask_2_0_fu_96_reg[31:8]' into 'filterMask_0_0_1_reg_726_reg[31:8]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Loop_LineBufferLoop_proc.v:955]
INFO: [Synth 8-4471] merging register 'filterMask_0_0_fu_100_reg[31:8]' into 'filterMask_0_0_1_reg_726_reg[31:8]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Loop_LineBufferLoop_proc.v:951]
INFO: [Synth 8-4471] merging register 'filterMask_0_1_fu_104_reg[31:8]' into 'filterMask_0_0_1_reg_726_reg[31:8]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Loop_LineBufferLoop_proc.v:998]
INFO: [Synth 8-4471] merging register 'filterMask_1_1_fu_108_reg[31:8]' into 'filterMask_0_0_1_reg_726_reg[31:8]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Loop_LineBufferLoop_proc.v:951]
INFO: [Synth 8-4471] merging register 'filterMask_1_0_fu_112_reg[31:8]' into 'filterMask_0_0_1_reg_726_reg[31:8]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Loop_LineBufferLoop_proc.v:953]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "tmp_41_fu_414_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_38_fu_387_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_49_fu_484_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_45_fu_449_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
INFO: [Synth 8-4471] merging register 'tmp_140_reg_1210_reg[1:0]' into 'tmp_141_reg_1221_reg[1:0]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Dilate_0_0_1080_1920_1.v:634]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_1_addr_reg_1293_reg[10:0]' into 'k_buf_0_val_0_addr_reg_1287_reg[10:0]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Dilate_0_0_1080_1920_1.v:793]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_2_addr_reg_1299_reg[10:0]' into 'k_buf_0_val_0_addr_reg_1287_reg[10:0]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Dilate_0_0_1080_1920_1.v:794]
INFO: [Synth 8-4471] merging register 'ref_cast_reg_1182_reg[11:11]' into 'tmp_93_cast_reg_1166_reg[11:11]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Dilate_0_0_1080_1920_1.v:1310]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_reg_1272_reg' and it is trimmed from '15' to '11' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Dilate_0_0_1080_1920_1.v:907]
WARNING: [Synth 8-3936] Found unconnected internal register 'ref_reg_1177_reg' and it is trimmed from '11' to '2' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Dilate_0_0_1080_1920_1.v:764]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "sel_tmp10_fu_756_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp2_fu_845_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp_fu_832_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp14_fu_788_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp18_fu_674_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp16_fu_661_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp10_fu_756_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp2_fu_845_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp_fu_832_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp14_fu_788_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp18_fu_674_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp16_fu_661_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'sequential' in module 'axi_vdma_sm'
WARNING: [Synth 8-3848] Net M_AXI_WID in module/entity axi_protocol_converter_v2_1_axi3_conv does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:171]
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'iic_control'
INFO: [Synth 8-3354] encoded FSM with state register 'scl_state_reg' using encoding 'sequential' in module 'iic_control'
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_dwidth_converter_v2_1_axi_upsizer__parameterized0 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:210]
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-3354] encoded FSM with state register 'bufctrl_reg' using encoding 'sequential' in module 'tx_encoder__parameterized0'
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'sequential' in module 'axi_vdma_sm__parameterized0'
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'sequential' in module 'axi_vdma_sm__parameterized1'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_vdma_v6_2_axis_dwidth_converter_v1_0_axisc_upsizer'
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:215]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:216]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:232]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:246]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:247]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:261]
WARNING: [Synth 8-3848] Net PJTAG_TDO in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:298]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1304]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1305]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:407]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1054]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1063]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1062]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1072]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1071]
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
WARNING: [Synth 8-3848] Net EXP_OUT in module/entity renorm_and_round_logic__parameterized0 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34795]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized4 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized4 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized0 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized6 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized6 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized2 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
WARNING: [Synth 8-3848] Net ZERO_ALIGN in module/entity flt_add_exp does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49765]
WARNING: [Synth 8-3848] Net a_zeros_det_mux in module/entity flt_add_logic does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:50959]
WARNING: [Synth 8-3848] Net b_zeros_det_mux in module/entity flt_add_logic does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:50960]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized8 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized8 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized10 does not have driver. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:16:58 ; elapsed = 00:17:13 . Memory (MB): peak = 1302.477 ; gain = 1140.414
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'i_system_wrapper/system_i/toGray_1/inst/toGray_U/toGray_Equalize_U0/toGray_fmul_32ns_32ns_32_4_max_dsp_U20/toGray_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_0_delay__parameterized1) to 'i_system_wrapper/system_i/toGray_1/inst/toGray_U/toGray_Equalize_U0/toGray_fmul_32ns_32ns_32_4_max_dsp_U20/toGray_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'i_system_wrapper/system_i/toGray_1/inst/toGray_U/toGray_Equalize_U0/toGray_fmul_32ns_32ns_32_4_max_dsp_U20/toGray_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_0_delay__parameterized1) to 'i_system_wrapper/system_i/toGray_1/inst/toGray_U/toGray_Equalize_U0/toGray_fmul_32ns_32ns_32_4_max_dsp_U20/toGray_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'i_system_wrapper/system_i/toGray_1/inst/toGray_U/toGray_Equalize_U0/toGray_fdiv_32ns_32ns_32_16_U21/toGray_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (floating_point_v7_0_delay__parameterized1) to 'i_system_wrapper/system_i/toGray_1/inst/toGray_U/toGray_Equalize_U0/toGray_fdiv_32ns_32ns_32_16_U21/toGray_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'i_system_wrapper/system_i/toGray_1/inst/toGray_U/toGray_Equalize_U0/toGray_fdiv_32ns_32ns_32_16_U21/toGray_ap_fdiv_14_no_dsp_32_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/EXTRA_LSB_BIT_DEL' (floating_point_v7_0_delay__parameterized1) to 'i_system_wrapper/system_i/toGray_1/inst/toGray_U/toGray_Equalize_U0/toGray_fdiv_32ns_32ns_32_16_U21/toGray_ap_fdiv_14_no_dsp_32_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'i_system_wrapper/system_i/toGray_1/inst/toGray_U/toGray_Equalize_U0/toGray_fdiv_32ns_32ns_32_16_U21/toGray_ap_fdiv_14_no_dsp_32_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/EXP_INC_DELAY' (floating_point_v7_0_delay__parameterized1) to 'i_system_wrapper/system_i/toGray_1/inst/toGray_U/toGray_Equalize_U0/toGray_fdiv_32ns_32ns_32_16_U21/toGray_ap_fdiv_14_no_dsp_32_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'i_system_wrapper/system_i/toGray_1/inst/toGray_U/toGray_Equalize_U0/toGray_fdiv_32ns_32ns_32_16_U21/toGray_ap_fdiv_14_no_dsp_32_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/\EXP_IN_DELAY.EXP_IN_DEL ' (floating_point_v7_0_delay__parameterized41) to 'i_system_wrapper/system_i/toGray_1/inst/toGray_U/toGray_Equalize_U0/toGray_fdiv_32ns_32ns_32_16_U21/toGray_ap_fdiv_14_no_dsp_32_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/\EXP_RND2_DELAY.EXP_RND_DEL '
INFO: [Synth 8-223] decloning instance 'i_system_wrapper/system_i/toGray_1/inst/toGray_U/toGray_Equalize_U0/toGray_fdiv_32ns_32ns_32_16_U21/toGray_ap_fdiv_14_no_dsp_32_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/\EXP_IN_DELAY.EXP_OFF_OP_DEL ' (floating_point_v7_0_delay__parameterized41) to 'i_system_wrapper/system_i/toGray_1/inst/toGray_U/toGray_Equalize_U0/toGray_fdiv_32ns_32ns_32_16_U21/toGray_ap_fdiv_14_no_dsp_32_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/\EXP_RND2_DELAY.EXP_OFF_RND_DEL '
INFO: [Synth 8-223] decloning instance 'floating_point_v7_0__parameterized4:/i_synth/DELAY_INVALID_OP' (floating_point_v7_0_delay__parameterized1) to 'floating_point_v7_0__parameterized4:/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_0__parameterized4:/i_synth/DELAY_INVALID_OP' (floating_point_v7_0_delay__parameterized1) to 'floating_point_v7_0__parameterized4:/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_0__parameterized4:/i_synth/DELAY_INVALID_OP' (floating_point_v7_0_delay__parameterized1) to 'floating_point_v7_0__parameterized4:/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_0__parameterized4:/i_synth/DELAY_INVALID_OP' (floating_point_v7_0_delay__parameterized1) to 'floating_point_v7_0__parameterized4:/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_0__parameterized4:/i_synth/DELAY_INVALID_OP' (floating_point_v7_0_delay__parameterized1) to 'floating_point_v7_0__parameterized4:/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_0__parameterized4:/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/EXTRA_LSB_BIT_DEL' (floating_point_v7_0_delay__parameterized1) to 'floating_point_v7_0__parameterized4:/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_0__parameterized4:/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/EXP_INC_DELAY' (floating_point_v7_0_delay__parameterized1) to 'floating_point_v7_0__parameterized4:/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_0__parameterized4:/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/\EXP_IN_DELAY.EXP_IN_DEL ' (floating_point_v7_0_delay__parameterized41) to 'floating_point_v7_0__parameterized4:/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/\EXP_RND2_DELAY.EXP_RND_DEL '
INFO: [Synth 8-223] decloning instance 'floating_point_v7_0__parameterized4:/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/\EXP_IN_DELAY.EXP_OFF_OP_DEL ' (floating_point_v7_0_delay__parameterized41) to 'floating_point_v7_0__parameterized4:/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/\EXP_RND2_DELAY.EXP_OFF_RND_DEL '
INFO: [Synth 8-223] decloning instance 'i_system_wrapper/system_i/toGray_1/inst/toGray_U/toGray_Equalize_U0/toGray_fpext_32ns_64_1_U24/toGray_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_0_delay__parameterized1) to 'i_system_wrapper/system_i/toGray_1/inst/toGray_U/toGray_Equalize_U0/toGray_fpext_32ns_64_1_U24/toGray_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'i_system_wrapper/system_i/toGray_1/inst/toGray_U/toGray_Equalize_U0/toGray_fpext_32ns_64_1_U24/toGray_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_0_delay__parameterized1) to 'i_system_wrapper/system_i/toGray_1/inst/toGray_U/toGray_Equalize_U0/toGray_fpext_32ns_64_1_U24/toGray_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'i_system_wrapper/system_i/toGray_1/inst/toGray_U/toGray_Equalize_U0/toGray_fpext_32ns_64_1_U24/toGray_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_0_delay__parameterized1) to 'i_system_wrapper/system_i/toGray_1/inst/toGray_U/toGray_Equalize_U0/toGray_fpext_32ns_64_1_U24/toGray_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'toThreshold_dsub_64ns_64ns_64_5_full_dsp:/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_0_delay__parameterized1) to 'toThreshold_dsub_64ns_64ns_64_5_full_dsp:/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'toThreshold_dsub_64ns_64ns_64_5_full_dsp:/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_0_delay__parameterized1) to 'toThreshold_dsub_64ns_64ns_64_5_full_dsp:/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/ALIGN_BLK/SUB_DELAY' (floating_point_v7_0_delay__parameterized1) to 'flt_add_logic:/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/NORM/ROUND/EXTRA_LSB_BIT_DEL' (floating_point_v7_0_delay__parameterized1) to 'flt_add_logic:/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/NORM/ROUND/EXP_INC_DELAY' (floating_point_v7_0_delay__parameterized1) to 'flt_add_logic:/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_0_delay__parameterized1) to 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_0_delay__parameterized1) to 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_0_delay__parameterized1) to 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_0_delay__parameterized1) to 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/\MULT.OP /R_AND_R/\LOGIC.R_AND_R /EXTRA_LSB_BIT_DEL' (floating_point_v7_0_delay__parameterized1) to 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/\MULT.OP /R_AND_R/\LOGIC.R_AND_R /EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/\MULT.OP /R_AND_R/\LOGIC.R_AND_R /EXP_INC_DELAY' (floating_point_v7_0_delay__parameterized1) to 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/\MULT.OP /R_AND_R/\LOGIC.R_AND_R /EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/\MULT.OP /R_AND_R/\LOGIC.R_AND_R /\EXP_IN_DELAY.EXP_IN_DEL ' (floating_point_v7_0_delay__parameterized83) to 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/\MULT.OP /R_AND_R/\LOGIC.R_AND_R /\EXP_RND2_DELAY.EXP_RND_DEL '
INFO: [Synth 8-223] decloning instance 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/\MULT.OP /R_AND_R/\LOGIC.R_AND_R /\EXP_IN_DELAY.EXP_OFF_OP_DEL ' (floating_point_v7_0_delay__parameterized83) to 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/\MULT.OP /R_AND_R/\LOGIC.R_AND_R /\EXP_RND2_DELAY.EXP_OFF_RND_DEL '
INFO: [Synth 8-223] decloning instance 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (floating_point_v7_0_delay__parameterized1) to 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/EXTRA_LSB_BIT_DEL' (floating_point_v7_0_delay__parameterized1) to 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/EXP_INC_DELAY' (floating_point_v7_0_delay__parameterized1) to 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/\EXP_IN_DELAY.EXP_IN_DEL ' (floating_point_v7_0_delay__parameterized83) to 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/\EXP_RND2_DELAY.EXP_RND_DEL '
INFO: [Synth 8-223] decloning instance 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/\EXP_IN_DELAY.EXP_OFF_OP_DEL ' (floating_point_v7_0_delay__parameterized83) to 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/\EXP_RND2_DELAY.EXP_OFF_RND_DEL '
INFO: [Synth 8-223] decloning instance 'toThreshold_dcmp_64ns_64ns_1_1:/toThreshold_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_0_delay__parameterized1) to 'toThreshold_dcmp_64ns_64ns_1_1:/toThreshold_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'toThreshold_dcmp_64ns_64ns_1_1:/toThreshold_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_0_delay__parameterized1) to 'toThreshold_dcmp_64ns_64ns_1_1:/toThreshold_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'toThreshold_dcmp_64ns_64ns_1_1:/toThreshold_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_0_delay__parameterized1) to 'toThreshold_dcmp_64ns_64ns_1_1:/toThreshold_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'toThreshold_dcmp_64ns_64ns_1_1:/toThreshold_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_0_delay__parameterized1) to 'toThreshold_dcmp_64ns_64ns_1_1:/toThreshold_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_0__parameterized18:/i_synth/DELAY_INVALID_OP' (floating_point_v7_0_delay__parameterized1) to 'floating_point_v7_0__parameterized18:/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_0__parameterized18:/i_synth/DELAY_INVALID_OP' (floating_point_v7_0_delay__parameterized1) to 'floating_point_v7_0__parameterized18:/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_0__parameterized18:/i_synth/DELAY_INVALID_OP' (floating_point_v7_0_delay__parameterized1) to 'floating_point_v7_0__parameterized18:/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_0__parameterized18:/i_synth/DELAY_INVALID_OP' (floating_point_v7_0_delay__parameterized1) to 'floating_point_v7_0__parameterized18:/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_0__parameterized18:/i_synth/DELAY_INVALID_OP' (floating_point_v7_0_delay__parameterized1) to 'floating_point_v7_0__parameterized18:/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_0__parameterized18:/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/EXTRA_LSB_BIT_DEL' (floating_point_v7_0_delay__parameterized1) to 'floating_point_v7_0__parameterized18:/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_0__parameterized18:/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/EXP_INC_DELAY' (floating_point_v7_0_delay__parameterized1) to 'floating_point_v7_0__parameterized18:/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_0__parameterized18:/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/\EXP_IN_DELAY.EXP_IN_DEL ' (floating_point_v7_0_delay__parameterized83) to 'floating_point_v7_0__parameterized18:/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/\EXP_RND2_DELAY.EXP_RND_DEL '
INFO: [Synth 8-223] decloning instance 'floating_point_v7_0__parameterized18:/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/\EXP_IN_DELAY.EXP_OFF_OP_DEL ' (floating_point_v7_0_delay__parameterized83) to 'floating_point_v7_0__parameterized18:/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/\EXP_RND2_DELAY.EXP_OFF_RND_DEL '

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |axi_vdma__parameterized2                |           2|     15303|
|2     |system_sys_audio_clkgen_0_clk_wiz__GC0  |           1|         4|
|3     |toThreshold_Filter2D_1                  |           2|     10839|
|4     |toThreshold_Sobel__GC0                  |           1|        28|
|5     |toThreshold_Sobel_1__GC0                |           1|        28|
|6     |toThreshold_Loop_GradientLoop_proc__GB0 |           1|     24947|
|7     |toThreshold_Loop_GradientLoop_proc__GB1 |           1|      1988|
|8     |toThreshold_Loop_GradientLoop_proc__GB2 |           1|      8952|
|9     |toThreshold__GC0                        |           1|     30974|
|10    |tothreshold_top__GC0                    |           1|       531|
|11    |system__GCB0                            |           1|     34117|
|12    |system__GCB1                            |           1|     25345|
|13    |system_top__GC0                         |           1|        72|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:17:01 ; elapsed = 00:17:16 . Memory (MB): peak = 1302.477 ; gain = 1140.414
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
ROM "notrhs1_fu_488_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(18) 
ROM "ch1_delay_zero" won't be mapped to RAM because it is too sparse.
ROM "ch1_dly_fast_incr" won't be mapped to RAM because it is too sparse.
ROM "ch1_ioc_irq_set_i" won't be mapped to RAM because it is too sparse.
ROM "ch2_delay_zero" won't be mapped to RAM because it is too sparse.
ROM "ch2_dly_fast_incr" won't be mapped to RAM because it is too sparse.
ROM "ch2_ioc_irq_set_i" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_MSTR_PCC/sig_input_user_type_reg_reg[3:0]' into 'I_MSTR_PCC/sig_input_cache_type_reg_reg[3:0]' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_pcc.vhd:950]
INFO: [Synth 8-4471] merging register 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' into 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_RD_DATA_CNTL/sig_rd_xfer_cmplt_reg' into 'I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg_reg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:691]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' into 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
ROM "I_MSTR_PCC/sig_btt_is_zero" won't be mapped to RAM because it is too sparse.
ROM "I_MSTR_PCC/sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse.
ROM "I_MSTR_PCC/sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse.
ROM "I_MSTR_PCC/sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse.
ROM "I_MSTR_PCC/sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse.
ROM "I_RD_DATA_CNTL/sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "I_RD_DATA_CNTL/sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "I_RD_DATA_CNTL/sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ROM "I_WR_DATA_CNTL/sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "I_WR_DATA_CNTL/sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "I_WR_DATA_CNTL/sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
ROM "GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_is_zero" won't be mapped to RAM because it is too sparse.
ROM "GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse.
ROM "GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse.
ROM "GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "I_DMA_REGISTER/threshold_is_zero" won't be mapped to RAM because it is too sparse.
ROM "I_SM/sts_idle" won't be mapped to RAM because it is too sparse.
ROM "I_DMA_REGISTER/threshold_is_zero" won't be mapped to RAM because it is too sparse.
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D_1.v:2155]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D_1.v:2291]
ROM "sel_tmp60_fu_1798_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp58_fu_1785_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp56_fu_1772_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp_fu_1892_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp2_fu_1905_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp4_fu_1918_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp6_fu_1931_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp53_fu_1740_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp51_fu_1727_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp49_fu_1714_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp46_fu_1682_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp44_fu_1669_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp42_fu_1656_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp38_fu_1624_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp36_fu_1611_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp34_fu_1598_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'RT[53].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '53' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[51].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '51' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[49].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '49' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[47].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '47' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[45].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '45' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[43].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '43' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '41' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[39].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '39' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[37].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '37' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[35].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '35' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[33].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '33' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[31].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '31' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[29].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '29' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[27].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '27' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[25].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '25' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '23' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[21].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '21' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '19' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '17' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '15' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '13' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '11' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '9' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '7' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '5' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '3' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '1' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "notrhs1_fu_488_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(18) 
ROM "notrhs_fu_328_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(18) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse.
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse.
ROM "tmp_5_fu_287_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "sel_tmp14_fu_788_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp_fu_832_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp2_fu_845_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp10_fu_756_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:2394]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toThreshold_v3_0/e69d3954/hdl/verilog/toThreshold_Filter2D.v:2392]
ROM "sel_tmp31_fu_1566_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp29_fu_1553_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp27_fu_1540_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp_fu_1660_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp4_fu_1673_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp6_fu_1686_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp8_fu_1699_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp24_fu_1508_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp22_fu_1495_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp20_fu_1482_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp17_fu_1450_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp15_fu_1437_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp13_fu_1424_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp10_fu_1392_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp7_fu_1379_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp3_fu_1366_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "tmp_38_fu_387_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_41_fu_414_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_45_fu_449_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_49_fu_484_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "sel_tmp14_fu_788_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp_fu_832_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp2_fu_845_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp10_fu_756_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[25].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '25' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '23' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[21].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '21' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '19' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '17' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '15' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '13' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '11' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '9' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '7' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '5' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '3' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '1' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '32' to '26' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '32' to '26' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_5_reg_1331_pp1_it14_reg' and it is trimmed from '9' to '8' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize.v:1052]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_5_reg_1331_pp1_it13_reg' and it is trimmed from '9' to '8' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize.v:1043]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_5_reg_1331_pp1_it12_reg' and it is trimmed from '9' to '8' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize.v:1034]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_5_reg_1331_pp1_it11_reg' and it is trimmed from '9' to '8' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize.v:1025]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_5_reg_1331_pp1_it10_reg' and it is trimmed from '9' to '8' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize.v:1016]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_5_reg_1331_pp1_it9_reg' and it is trimmed from '9' to '8' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize.v:1016]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_5_reg_1331_pp1_it8_reg' and it is trimmed from '9' to '8' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize.v:1124]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_5_reg_1331_pp1_it7_reg' and it is trimmed from '9' to '8' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize.v:1115]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_5_reg_1331_pp1_it6_reg' and it is trimmed from '9' to '8' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize.v:1106]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_5_reg_1331_pp1_it5_reg' and it is trimmed from '9' to '8' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize.v:1097]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_5_reg_1331_pp1_it4_reg' and it is trimmed from '9' to '8' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize.v:1088]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_5_reg_1331_pp1_it3_reg' and it is trimmed from '9' to '8' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize.v:1079]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_5_reg_1331_pp1_it2_reg' and it is trimmed from '9' to '8' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize.v:1070]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_5_reg_1331_pp1_it1_reg' and it is trimmed from '9' to '8' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize.v:983]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_5_reg_1331_reg' and it is trimmed from '9' to '8' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/esit/toGray_v3_0/42c8a9b5/hdl/verilog/toGray_Equalize.v:1246]
ROM "tmp_10_fu_402_p2" won't be mapped to RAM because it is too sparse.
ROM "exitcond_fu_477_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_8_i_fu_597_p2" won't be mapped to RAM because it is too sparse.
ROM "icmp_fu_657_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_28_i_fu_872_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_i_i_fu_517_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_4_i_fu_581_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(18) 
ROM "Range1_all_zeros_1_fu_878_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(18) 
ROM "tmp_26_i_fu_866_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(18) 
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "read_cs" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "U0/ctrl/clkgen/channel_sync" won't be mapped to RAM because it is too sparse.
ROM "ch1_delay_zero" won't be mapped to RAM because it is too sparse.
ROM "ch1_dly_fast_incr" won't be mapped to RAM because it is too sparse.
ROM "ch1_ioc_irq_set_i" won't be mapped to RAM because it is too sparse.
ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_is_zero" won't be mapped to RAM because it is too sparse.
ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse.
ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse.
ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
ROM "I_DMA_REGISTER/threshold_is_zero" won't be mapped to RAM because it is too sparse.
ROM "I_SM/sts_idle" won't be mapped to RAM because it is too sparse.
ROM "i_hdmi_clock_mon/up_count_toggle" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:17:18 ; elapsed = 00:17:34 . Memory (MB): peak = 1302.477 ; gain = 1140.414
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:17:18 ; elapsed = 00:17:34 . Memory (MB): peak = 1302.477 ; gain = 1140.414

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |axi_vdma__parameterized2                |           2|     15713|
|2     |system_sys_audio_clkgen_0_clk_wiz__GC0  |           1|         4|
|3     |toThreshold_Filter2D_1                  |           2|     14981|
|4     |toThreshold_Sobel__GC0                  |           1|        28|
|5     |toThreshold_Sobel_1__GC0                |           1|        28|
|6     |toThreshold_Loop_GradientLoop_proc__GB0 |           1|     26987|
|7     |toThreshold_Loop_GradientLoop_proc__GB1 |           1|      2010|
|8     |toThreshold_Loop_GradientLoop_proc__GB2 |           1|     15049|
|9     |toThreshold__GC0                        |           1|     36560|
|10    |tothreshold_top__GC0                    |           1|       550|
|11    |system__GCB0                            |           1|     34568|
|12    |system__GCB1                            |           1|     25678|
|13    |system_top__GC0                         |           1|        70|
+------+----------------------------------------+------------+----------+
 Sort Area is system__GCB0 toGray_sitofp_32ns_32_6_U23/din0_buf1_reg_12 : 0 0 : 1121 1121 : Used 1 time 0
 Sort Area is system__GCB0 inst/toGray_U/toGray_CvtColor_U0/r_V_4_i_reg_332_reg_14 : 0 0 : 524 1111 : Used 1 time 0
 Sort Area is system__GCB0 inst/toGray_U/toGray_CvtColor_U0/r_V_4_i_reg_332_reg_14 : 0 1 : 587 1111 : Used 1 time 0
 Sort Area is toThreshold__GC0 r_V_4_i_reg_332_reg_0 : 0 0 : 524 1111 : Used 1 time 0
 Sort Area is toThreshold__GC0 r_V_4_i_reg_332_reg_0 : 0 1 : 587 1111 : Used 1 time 0
 Sort Area is system__GCB0 inst/toGray_U/toGray_CvtColor_U0/r_V_1_fu_227_p2_15 : 0 0 : 619 619 : Used 1 time 0
 Sort Area is toThreshold__GC0 r_V_1_fu_227_p2_3 : 0 0 : 619 619 : Used 1 time 0
 Sort Area is toThreshold__GC0 tmp3_reg_3274_reg_f : 0 0 : 344 575 : Used 1 time 0
 Sort Area is toThreshold__GC0 tmp3_reg_3274_reg_f : 0 1 : 231 575 : Used 1 time 0
 Sort Area is toThreshold__GC0 p_Val2_11_2_2_reg_3304_reg_a : 0 0 : 305 536 : Used 1 time 0
 Sort Area is toThreshold__GC0 p_Val2_11_2_2_reg_3304_reg_a : 0 1 : 231 536 : Used 1 time 0
 Sort Area is toThreshold__GC0 p_Val2_11_3_2_fu_1952_p2_5 : 0 0 : 152 413 : Used 1 time 0
 Sort Area is toThreshold__GC0 p_Val2_11_3_2_fu_1952_p2_5 : 0 1 : 261 413 : Used 1 time 0
 Sort Area is toThreshold__GC0 tmp22_reg_3239_reg_8 : 0 0 : 348 348 : Used 1 time 0
 Sort Area is toThreshold__GC0 tmp5_cast_reg_3319_reg_d : 0 0 : 344 344 : Used 1 time 0
 Sort Area is toThreshold__GC0 tmp4_reg_3314_reg_10 : 0 0 : 235 235 : Used 1 time 0
INFO: [Synth 8-3971] The signal lineBuffer_val_0_U/toThreshold_Loop_LineBufferLoop_proc_lineBuffer_val_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal hist_out_V_U/toGray_Equalize_hist_out_V_ram_U/ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[12] ) is unused and will be removed from module toThreshold_borderInterpolate__1.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[11] ) is unused and will be removed from module toThreshold_borderInterpolate__1.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[12] ) is unused and will be removed from module toThreshold_borderInterpolate__1.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[11] ) is unused and will be removed from module toThreshold_borderInterpolate__1.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[12] ) is unused and will be removed from module toThreshold_borderInterpolate__1.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[11] ) is unused and will be removed from module toThreshold_borderInterpolate__1.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[14] ) is unused and will be removed from module toThreshold_borderInterpolate__1.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[13] ) is unused and will be removed from module toThreshold_borderInterpolate__1.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[12] ) is unused and will be removed from module toThreshold_borderInterpolate__1.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[11] ) is unused and will be removed from module toThreshold_borderInterpolate__1.
WARNING: [Synth 8-3332] Sequential element (\p_p3_reg_479_reg[12] ) is unused and will be removed from module toThreshold_borderInterpolate__1.
WARNING: [Synth 8-3332] Sequential element (\p_p3_reg_479_reg[11] ) is unused and will be removed from module toThreshold_borderInterpolate__1.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[12] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[11] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[10] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[9] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[8] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[7] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[6] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[5] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[4] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[3] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[12] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[11] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[10] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[9] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[8] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[7] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[6] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[5] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[4] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[3] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[12] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[11] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[10] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[9] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[8] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[7] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[6] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[5] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[4] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[3] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[14] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[13] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[12] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[11] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[10] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[9] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[8] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[7] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[6] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[5] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[4] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[3] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p3_reg_479_reg[12] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p3_reg_479_reg[11] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p3_reg_479_reg[10] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p3_reg_479_reg[9] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p3_reg_479_reg[8] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p3_reg_479_reg[7] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p3_reg_479_reg[6] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p3_reg_479_reg[5] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p3_reg_479_reg[4] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p3_reg_479_reg[3] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[12] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[11] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[10] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[9] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[8] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[7] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[6] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[5] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[4] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[3] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[12] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[11] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[10] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[9] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[8] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[7] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[6] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[5] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[4] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[3] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[12] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[11] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[10] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[9] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[8] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[7] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[6] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[5] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[4] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[3] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[14] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[13] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[12] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[11] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[10] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[9] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/\inst/toThreshold_U/toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61 /grp_toThreshold_borderInterpolate_fu_671/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/\inst/toThreshold_U/toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61 /grp_toThreshold_borderInterpolate_fu_655/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/\inst/toThreshold_U/toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61 /grp_toThreshold_borderInterpolate_fu_663/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/\inst/toThreshold_U/toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61 /grp_toThreshold_borderInterpolate_fu_631/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/\inst/toThreshold_U/toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61 /grp_toThreshold_borderInterpolate_fu_639/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/\inst/toThreshold_U/toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61 /grp_toThreshold_borderInterpolate_fu_647/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /toThreshold_0/\inst/toThreshold_U/toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61 /\OP2_V_4_3_cast_reg_3249_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/\inst/toThreshold_U/toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61 /\OP2_V_4_3_cast_reg_3249_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/\inst/toThreshold_U/toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61 /\tmp_146_cast_reg_3128_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /toThreshold_0/\inst/toThreshold_U/toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61 /grp_toThreshold_borderInterpolate_fu_671/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /toThreshold_0/\inst/toThreshold_U/toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61 /grp_toThreshold_borderInterpolate_fu_655/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /toThreshold_0/\inst/toThreshold_U/toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61 /grp_toThreshold_borderInterpolate_fu_663/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /toThreshold_0/\inst/toThreshold_U/toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61 /grp_toThreshold_borderInterpolate_fu_647/\p_assign_1_reg_459_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /toThreshold_0/\inst/toThreshold_U/toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61 /grp_toThreshold_borderInterpolate_fu_631/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /toThreshold_0/\inst/toThreshold_U/toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61 /grp_toThreshold_borderInterpolate_fu_639/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/\inst/toThreshold_U/toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61 /grp_toThreshold_borderInterpolate_fu_647/\tmp_151_reg_440_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /toThreshold_0/\inst/toThreshold_U/toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61 /grp_toThreshold_borderInterpolate_fu_647/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/\inst/toThreshold_U/toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57 /grp_toThreshold_borderInterpolate_fu_671/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/\inst/toThreshold_U/toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57 /grp_toThreshold_borderInterpolate_fu_655/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/\inst/toThreshold_U/toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57 /grp_toThreshold_borderInterpolate_fu_663/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/\inst/toThreshold_U/toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57 /grp_toThreshold_borderInterpolate_fu_631/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/\inst/toThreshold_U/toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57 /grp_toThreshold_borderInterpolate_fu_639/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/\inst/toThreshold_U/toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57 /grp_toThreshold_borderInterpolate_fu_647/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /toThreshold_0/\inst/toThreshold_U/toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57 /\OP2_V_4_3_cast_reg_3249_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/\inst/toThreshold_U/toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57 /\OP2_V_4_3_cast_reg_3249_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/\inst/toThreshold_U/toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57 /\tmp_146_cast_reg_3128_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /toThreshold_0/\inst/toThreshold_U/toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57 /grp_toThreshold_borderInterpolate_fu_671/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /toThreshold_0/\inst/toThreshold_U/toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57 /grp_toThreshold_borderInterpolate_fu_655/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /toThreshold_0/\inst/toThreshold_U/toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57 /grp_toThreshold_borderInterpolate_fu_663/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /toThreshold_0/\inst/toThreshold_U/toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57 /grp_toThreshold_borderInterpolate_fu_647/\p_assign_1_reg_459_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /toThreshold_0/\inst/toThreshold_U/toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57 /grp_toThreshold_borderInterpolate_fu_631/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /toThreshold_0/\inst/toThreshold_U/toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57 /grp_toThreshold_borderInterpolate_fu_639/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/\inst/toThreshold_U/toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57 /grp_toThreshold_borderInterpolate_fu_647/\tmp_151_reg_440_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /toThreshold_0/\inst/toThreshold_U/toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57 /grp_toThreshold_borderInterpolate_fu_647/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/toThreshold_CvtColor_U0/\tmp_i_cast_reg_337_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/toThreshold_Dilate_0_0_1080_1920_U0/grp_toThreshold_borderInterpolate_fu_277/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/toThreshold_Dilate_0_0_1080_1920_U0/grp_toThreshold_borderInterpolate_fu_285/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/toThreshold_Dilate_0_0_1080_1920_U0/grp_toThreshold_borderInterpolate_fu_293/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/toThreshold_Dilate_0_0_1080_1920_U0/grp_toThreshold_borderInterpolate_fu_301/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /grp_toThreshold_borderInterpolate_fu_495/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /grp_toThreshold_borderInterpolate_fu_479/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /grp_toThreshold_borderInterpolate_fu_487/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /grp_toThreshold_borderInterpolate_fu_519/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /grp_toThreshold_borderInterpolate_fu_511/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /grp_toThreshold_borderInterpolate_fu_503/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /\p_Val2_11_4_1_reg_3234_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /\p_Val2_11_3_1_reg_3194_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /\p_Val2_11_3_2_reg_3199_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /\p_Val2_11_3_2_reg_3199_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /\p_Val2_11_3_2_reg_3199_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /\p_Val2_11_1_4_reg_3279_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/toThreshold_Dilate_0_0_1080_1920_1_U0/grp_toThreshold_borderInterpolate_fu_277/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/toThreshold_Dilate_0_0_1080_1920_1_U0/grp_toThreshold_borderInterpolate_fu_285/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/toThreshold_Loop_LineBufferLoop_proc_U0/\filterMask_0_0_1_reg_726_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/toThreshold_Dilate_0_0_1080_1920_1_U0/grp_toThreshold_borderInterpolate_fu_293/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/toThreshold_Dilate_0_0_1080_1920_1_U0/grp_toThreshold_borderInterpolate_fu_301/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /\tmp2_cast_reg_3259_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /\tmp2_cast_reg_3259_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/toThreshold_Dilate_0_0_1080_1920_U0/\tmp_93_cast_reg_1166_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /\tmp_123_cast_reg_2865_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/toThreshold_Dilate_0_0_1080_1920_1_U0/\tmp_93_cast_reg_1166_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/toThreshold_CvtColor_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/toThreshold_Dilate_0_0_1080_1920_1_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/toThreshold_Loop_LineBufferLoop_proc_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/toThreshold_Duplicate_1080_1920_0_0_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/\toThreshold_GaussianBlur_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/toThreshold_Dilate_0_0_1080_1920_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/toThreshold_Threshold_1080_1920_0_0_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/toThreshold_AXIvideo2Mat_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/toThreshold_Block_proc_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/toThreshold_Mat2AXIvideo_8_1080_1920_0_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/toThreshold_Dilate_0_0_1080_1920_U0/grp_toThreshold_borderInterpolate_fu_277/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/toThreshold_Dilate_0_0_1080_1920_U0/grp_toThreshold_borderInterpolate_fu_277/\sel_tmp51_reg_514_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/toThreshold_Dilate_0_0_1080_1920_U0/grp_toThreshold_borderInterpolate_fu_285/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/toThreshold_Dilate_0_0_1080_1920_U0/grp_toThreshold_borderInterpolate_fu_285/\sel_tmp51_reg_514_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/toThreshold_Dilate_0_0_1080_1920_U0/grp_toThreshold_borderInterpolate_fu_293/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/toThreshold_Dilate_0_0_1080_1920_U0/grp_toThreshold_borderInterpolate_fu_293/\sel_tmp51_reg_514_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/toThreshold_Dilate_0_0_1080_1920_U0/grp_toThreshold_borderInterpolate_fu_301/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/toThreshold_Dilate_0_0_1080_1920_U0/grp_toThreshold_borderInterpolate_fu_301/\sel_tmp51_reg_514_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /grp_toThreshold_borderInterpolate_fu_495/\p_assign_1_reg_459_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /grp_toThreshold_borderInterpolate_fu_495/\tmp_151_reg_440_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /grp_toThreshold_borderInterpolate_fu_495/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /grp_toThreshold_borderInterpolate_fu_479/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /grp_toThreshold_borderInterpolate_fu_487/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /grp_toThreshold_borderInterpolate_fu_519/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /grp_toThreshold_borderInterpolate_fu_511/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /grp_toThreshold_borderInterpolate_fu_503/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/toThreshold_Dilate_0_0_1080_1920_1_U0/grp_toThreshold_borderInterpolate_fu_277/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/toThreshold_Dilate_0_0_1080_1920_1_U0/grp_toThreshold_borderInterpolate_fu_277/\sel_tmp51_reg_514_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/toThreshold_Dilate_0_0_1080_1920_1_U0/grp_toThreshold_borderInterpolate_fu_285/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/toThreshold_Dilate_0_0_1080_1920_1_U0/grp_toThreshold_borderInterpolate_fu_285/\sel_tmp51_reg_514_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/toThreshold_Dilate_0_0_1080_1920_1_U0/grp_toThreshold_borderInterpolate_fu_293/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/toThreshold_Dilate_0_0_1080_1920_1_U0/grp_toThreshold_borderInterpolate_fu_293/\sel_tmp51_reg_514_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/toThreshold_Dilate_0_0_1080_1920_1_U0/grp_toThreshold_borderInterpolate_fu_301/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Ui_5_5/toThreshold_Dilate_0_0_1080_1920_1_U0/grp_toThreshold_borderInterpolate_fu_301/\sel_tmp51_reg_514_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Loop_GradientLoop_proc_U0i_5_4/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Sobel_1_U0i_5_1/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Sobel_U0i_5_0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Loop_GradientLoop_proc_U0i_5_2/\toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /toThreshold_0/toThreshold_Loop_GradientLoop_proc_U0i_5_2/\toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/din1_buf1_reg[63] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:18:07 ; elapsed = 00:18:25 . Memory (MB): peak = 1302.477 ; gain = 1140.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:18:07 ; elapsed = 00:18:25 . Memory (MB): peak = 1302.477 ; gain = 1140.414
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:18:07 ; elapsed = 00:18:25 . Memory (MB): peak = 1302.477 ; gain = 1140.414

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |axi_vdma__parameterized2                |           2|     10124|
|2     |system_sys_audio_clkgen_0_clk_wiz__GC0  |           1|         4|
|3     |toThreshold_Filter2D_1                  |           1|      6711|
|4     |toThreshold_Sobel__GC0                  |           1|        18|
|5     |toThreshold_Sobel_1__GC0                |           1|        18|
|6     |toThreshold_Loop_GradientLoop_proc__GB0 |           1|     23780|
|7     |toThreshold_Loop_GradientLoop_proc__GB1 |           1|      1369|
|8     |toThreshold_Loop_GradientLoop_proc__GB2 |           1|      8775|
|9     |toThreshold__GC0                        |           1|     16597|
|10    |tothreshold_top__GC0                    |           1|       448|
|11    |system__GCB0                            |           1|     28239|
|12    |system__GCB1                            |           1|     20547|
|13    |system_top__GC0                         |           1|        70|
|14    |toThreshold_Filter2D_1__1               |           1|      5927|
+------+----------------------------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:18:07 ; elapsed = 00:18:25 . Memory (MB): peak = 1302.477 ; gain = 1140.414
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:18:28 ; elapsed = 00:18:47 . Memory (MB): peak = 1488.180 ; gain = 1326.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:18:40 ; elapsed = 00:18:59 . Memory (MB): peak = 1548.902 ; gain = 1386.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |axi_vdma__parameterized2                |           2|     10124|
|2     |system_sys_audio_clkgen_0_clk_wiz__GC0  |           1|         4|
|3     |toThreshold_Filter2D_1                  |           1|      6711|
|4     |toThreshold_Sobel__GC0                  |           1|        18|
|5     |toThreshold_Sobel_1__GC0                |           1|        18|
|6     |toThreshold_Loop_GradientLoop_proc__GB0 |           1|     23780|
|7     |toThreshold_Loop_GradientLoop_proc__GB1 |           1|      1369|
|8     |toThreshold_Loop_GradientLoop_proc__GB2 |           1|      8775|
|9     |toThreshold__GC0                        |           1|     16597|
|10    |tothreshold_top__GC0                    |           1|       448|
|11    |system__GCB0                            |           1|     28239|
|12    |system__GCB1                            |           1|     20547|
|13    |system_top__GC0                         |           1|        70|
|14    |toThreshold_Filter2D_1__1               |           1|      5927|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \inst/toThreshold_U/toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61/k_buf_0_val_0_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/toThreshold_U/toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61/k_buf_0_val_1_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/toThreshold_U/toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61/k_buf_0_val_2_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/toThreshold_U/toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61/k_buf_0_val_3_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/toThreshold_U/toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61/k_buf_0_val_4_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/toThreshold_U/toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57/k_buf_0_val_0_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/toThreshold_U/toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57/k_buf_0_val_1_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/toThreshold_U/toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57/k_buf_0_val_2_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/toThreshold_U/toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57/k_buf_0_val_3_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/toThreshold_U/toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57/k_buf_0_val_4_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/toThreshold_U/toThreshold_Dilate_0_0_1080_1920_U0/k_buf_0_val_0_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/toThreshold_U/toThreshold_Dilate_0_0_1080_1920_U0/k_buf_0_val_1_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/toThreshold_U/toThreshold_Dilate_0_0_1080_1920_U0/k_buf_0_val_2_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/toThreshold_U/toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37/k_buf_0_val_0_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/toThreshold_U/toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37/k_buf_0_val_1_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/toThreshold_U/toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37/k_buf_0_val_2_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/toThreshold_U/toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37/k_buf_0_val_3_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/toThreshold_U/toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37/k_buf_0_val_4_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/toThreshold_U/toThreshold_Loop_LineBufferLoop_proc_U0/lineBuffer_val_0_U/toThreshold_Loop_LineBufferLoop_proc_lineBuffer_val_0_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/toThreshold_U/toThreshold_Loop_LineBufferLoop_proc_U0/lineBuffer_val_0_U/toThreshold_Loop_LineBufferLoop_proc_lineBuffer_val_0_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/toThreshold_U/toThreshold_Dilate_0_0_1080_1920_1_U0/k_buf_0_val_0_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/toThreshold_U/toThreshold_Dilate_0_0_1080_1920_1_U0/k_buf_0_val_1_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/toThreshold_U/toThreshold_Dilate_0_0_1080_1920_1_U0/k_buf_0_val_2_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/toGray_U/toGray_Equalize_U0/hls_lut_V_U/toGray_Equalize_hls_lut_V_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/toGray_U/toGray_Equalize_U0/hist_out_V_U/toGray_Equalize_hist_out_V_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:19:50 ; elapsed = 00:20:14 . Memory (MB): peak = 1617.184 ; gain = 1455.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |axi_vdma__parameterized2    |           1|      5966|
|2     |axi_vdma__parameterized2__1 |           1|      5966|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0] is being inverted and renamed to GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
INFO: [Synth 8-5365] Flop inst/i_tx_core/hdmi_enable_reg is being inverted and renamed to inst/i_tx_core/hdmi_enable_reg_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 29 to 8 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 28 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 48 to 8 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 32 to 17 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 33 to 17 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_5_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_5_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__0 . Fanout reduced from 15 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_5_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__4 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_5_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 27 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_5_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__3 . Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_5_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_5_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_5_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Projects/attention_detect/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:19:55 ; elapsed = 00:20:20 . Memory (MB): peak = 1617.184 ; gain = 1455.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:19:55 ; elapsed = 00:20:20 . Memory (MB): peak = 1617.184 ; gain = 1455.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |axi_vdma__parameterized2    |           1|      5963|
|2     |axi_vdma__parameterized2__1 |           1|      5963|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:20:11 ; elapsed = 00:20:35 . Memory (MB): peak = 1617.184 ; gain = 1455.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DSP48E        |         9|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |DSP48E     |     1|
|2     |DSP48E__1  |     1|
|3     |DSP48E__2  |     1|
|4     |DSP48E__3  |     1|
|5     |DSP48E__4  |     1|
|6     |DSP48E__5  |     1|
|7     |DSP48E__6  |     1|
|8     |DSP48E__7  |     1|
|9     |DSP48E__8  |     1|
|10    |BIBUF      |   130|
|11    |BUFG       |     7|
|12    |CARRY4     |  1348|
|13    |DSP48E1    |     8|
|14    |DSP48E1_1  |     3|
|15    |DSP48E1_10 |     1|
|16    |DSP48E1_11 |     1|
|17    |DSP48E1_12 |     2|
|18    |DSP48E1_13 |     2|
|19    |DSP48E1_14 |     2|
|20    |DSP48E1_15 |     4|
|21    |DSP48E1_16 |     2|
|22    |DSP48E1_17 |     1|
|23    |DSP48E1_18 |     1|
|24    |DSP48E1_19 |     1|
|25    |DSP48E1_2  |     1|
|26    |DSP48E1_20 |     1|
|27    |DSP48E1_21 |     1|
|28    |DSP48E1_22 |     1|
|29    |DSP48E1_3  |     1|
|30    |DSP48E1_4  |     1|
|31    |DSP48E1_5  |     1|
|32    |DSP48E1_6  |     1|
|33    |DSP48E1_7  |     1|
|34    |DSP48E1_8  |     1|
|35    |DSP48E1_9  |     1|
|36    |GND        |     6|
|37    |LUT1       |  2002|
|38    |LUT2       |  4222|
|39    |LUT3       |  7947|
|40    |LUT4       |  4929|
|41    |LUT5       |  3823|
|42    |LUT6       |  7974|
|43    |MMCME2_ADV |     2|
|44    |MUXCY      |  4978|
|45    |MUXCY_L    |   575|
|46    |MUXF7      |    46|
|47    |MUXF8      |    11|
|48    |ODDR       |     1|
|49    |PS7        |     1|
|50    |RAM32M     |    22|
|51    |RAM32X1D   |     2|
|52    |RAMB18E1   |     4|
|53    |RAMB18E1_1 |    21|
|54    |RAMB18E1_2 |     1|
|55    |RAMB36E1   |     3|
|56    |RAMB36E1_2 |     1|
|57    |RAMB36E1_4 |     2|
|58    |RAMB36E1_5 |     1|
|59    |SRL16      |     1|
|60    |SRL16E     |  1457|
|61    |SRLC32E    |   219|
|62    |VCC        |     1|
|63    |XORCY      |  4742|
|64    |FDCE       |  1062|
|65    |FDE        |    79|
|66    |FDPE       |    54|
|67    |FDR        |    30|
|68    |FDRE       | 25945|
|69    |FDSE       |   642|
|70    |IBUF       |     3|
|71    |IOBUF      |    38|
|72    |OBUF       |    25|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:20:12 ; elapsed = 00:20:37 . Memory (MB): peak = 1617.184 ; gain = 1455.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4851 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:18:38 . Memory (MB): peak = 1617.184 ; gain = 895.691
Synthesis Optimization Complete : Time (s): cpu = 00:20:12 ; elapsed = 00:20:37 . Memory (MB): peak = 1617.184 ; gain = 1455.121
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Dilate_0_0_1080_1920_1_U0/k_buf_0_val_0_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Dilate_0_0_1080_1920_1_U0/k_buf_0_val_1_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Dilate_0_0_1080_1920_1_U0/k_buf_0_val_2_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Dilate_0_0_1080_1920_U0/k_buf_0_val_0_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Dilate_0_0_1080_1920_U0/k_buf_0_val_1_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Dilate_0_0_1080_1920_U0/k_buf_0_val_2_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37/k_buf_0_val_0_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37/k_buf_0_val_1_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37/k_buf_0_val_2_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37/k_buf_0_val_3_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37/k_buf_0_val_4_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Loop_LineBufferLoop_proc_U0/lineBuffer_val_0_U/toThreshold_Loop_LineBufferLoop_proc_lineBuffer_val_0_ram_U/ram_reg_0' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Loop_LineBufferLoop_proc_U0/lineBuffer_val_0_U/toThreshold_Loop_LineBufferLoop_proc_lineBuffer_val_0_ram_U/ram_reg_1' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57/k_buf_0_val_0_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57/k_buf_0_val_1_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57/k_buf_0_val_2_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57/k_buf_0_val_3_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57/k_buf_0_val_4_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61/k_buf_0_val_0_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61/k_buf_0_val_1_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61/k_buf_0_val_2_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61/k_buf_0_val_3_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_system_wrapper/system_i/toThreshold_0/inst/toThreshold_U/toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61/k_buf_0_val_4_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_system_wrapper/system_i/toGray_1/inst/toGray_U/toGray_Equalize_U0/hist_out_V_U/toGray_Equalize_hist_out_V_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_system_wrapper/system_i/toGray_1/inst/toGray_U/toGray_Equalize_U0/hls_lut_V_U/toGray_Equalize_hls_lut_V_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-17] Analyzing 6924 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. i_system_wrapper/system_i/sys_audio_clkgen/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register i_system_wrapper/system_i/axi_interconnect_img_process/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and i_system_wrapper/system_i/axi_interconnect_img_process/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register i_system_wrapper/system_i/axi_interconnect_img_process/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and i_system_wrapper/system_i/axi_interconnect_img_process/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register i_system_wrapper/system_i/axi_interconnect_img_process/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and i_system_wrapper/system_i/axi_interconnect_img_process/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register i_system_wrapper/system_i/axi_interconnect_img_process/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and i_system_wrapper/system_i/axi_interconnect_img_process/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register i_system_wrapper/system_i/axi_interconnect_img_process/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and i_system_wrapper/system_i/axi_interconnect_img_process/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register i_system_wrapper/system_i/axi_interconnect_img_process/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and i_system_wrapper/system_i/axi_interconnect_img_process/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1725 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1530 instances
  DSP48E => DSP48E1: 9 instances
  FDE => FDRE: 79 instances
  FDR => FDRE: 30 instances
  IOBUF => IOBUF (IBUF, OBUFT): 38 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 22 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  SRL16 => SRL16E: 1 instances
  SRLC32E => SRL16E: 14 instances

INFO: [Common 17-83] Releasing license: Synthesis
3152 Infos, 498 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:20:30 ; elapsed = 00:20:56 . Memory (MB): peak = 1617.184 ; gain = 1337.238
# write_checkpoint -noxdef system_top.dcp
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1617.184 ; gain = 0.000
# catch { report_utilization -file system_top_utilization_synth.rpt -pb system_top_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1617.184 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jun 26 20:09:07 2015...
