ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f3x0_tsi.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.tsi_deinit,"ax",%progbits
  18              		.align	1
  19              		.global	tsi_deinit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	tsi_deinit:
  25              	.LFB116:
  26              		.file 1 "lib/GD32F3x0/Source/gd32f3x0_tsi.c"
   1:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** /*!
   2:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \file    gd32f3x0_tsi.c
   3:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \brief   TSI driver
   4:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
   5:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \version 2017-06-06, V1.0.0, firmware for GD32F3x0
   6:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \version 2019-06-01, V2.0.0, firmware for GD32F3x0
   7:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F3x0
   8:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \version 2022-01-06, V2.2.0, firmware for GD32F3x0
   9:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** */
  10:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
  11:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** /*
  12:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
  14:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** are permitted provided that the following conditions are met:
  16:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
  17:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****        list of conditions and the following disclaimer.
  19:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****        this list of conditions and the following disclaimer in the documentation
  21:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****        and/or other materials provided with the distribution.
  22:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****        may be used to endorse or promote products derived from this software without
  24:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****        specific prior written permission.
  25:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
  26:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  31:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  32:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 2


  33:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** OF SUCH DAMAGE.
  36:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** */
  37:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
  38:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** #include "gd32f3x0_tsi.h"
  39:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
  40:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** /*!
  41:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \brief      reset TSI peripheral
  42:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  none
  43:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[out] none
  44:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \retval     none
  45:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** */
  46:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** void tsi_deinit(void)
  47:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** {
  27              		.loc 1 47 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 08B5     		push	{r3, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
  48:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     rcu_periph_reset_enable(RCU_TSIRST);
  36              		.loc 1 48 5 view .LVU1
  37 0002 40F61820 		movw	r0, #2584
  38 0006 FFF7FEFF 		bl	rcu_periph_reset_enable
  39              	.LVL0:
  49:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     rcu_periph_reset_disable(RCU_TSIRST);
  40              		.loc 1 49 5 view .LVU2
  41 000a 40F61820 		movw	r0, #2584
  42 000e FFF7FEFF 		bl	rcu_periph_reset_disable
  43              	.LVL1:
  50:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** }
  44              		.loc 1 50 1 is_stmt 0 view .LVU3
  45 0012 08BD     		pop	{r3, pc}
  46              		.cfi_endproc
  47              	.LFE116:
  49              		.section	.text.tsi_init,"ax",%progbits
  50              		.align	1
  51              		.global	tsi_init
  52              		.syntax unified
  53              		.thumb
  54              		.thumb_func
  56              	tsi_init:
  57              	.LVL2:
  58              	.LFB117:
  51:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
  52:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** /*!
  53:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \brief      initialize TSI plus prescaler,charge plus,transfer plus,max cycle number
  54:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  prescaler: CTCLK clock division factor
  55:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 only one parameter can be selected which is shown as below:
  56:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_CTCDIV_DIV1:   fCTCLK = fHCLK
  57:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_CTCDIV_DIV2:   fCTCLK = fHCLK/2
  58:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_CTCDIV_DIV4:   fCTCLK = fHCLK/4
  59:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_CTCDIV_DIV8:   fCTCLK = fHCLK/8
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 3


  60:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_CTCDIV_DIV16:  fCTCLK = fHCLK/16
  61:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_CTCDIV_DIV32:  fCTCLK = fHCLK/32
  62:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_CTCDIV_DIV64:  fCTCLK = fHCLK/64
  63:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_CTCDIV_DIV128: fCTCLK = fHCLK/128
  64:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_CTCDIV_DIV256: fCTCLK = fHCLK/256
  65:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_CTCDIV_DIV512: fCTCLK = fHCLK/512
  66:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_CTCDIV_DIV1024: fCTCLK = fHCLK/1024
  67:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_CTCDIV_DIV2048: fCTCLK = fHCLK/2048
  68:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_CTCDIV_DIV4096: fCTCLK = fHCLK/4096
  69:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_CTCDIV_DIV8192: fCTCLK = fHCLK/8192
  70:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_CTCDIV_DIV16384: fCTCLK = fHCLK/16384
  71:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_CTCDIV_DIV32768: fCTCLK = fHCLK/32768
  72:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  charge_duration: charge state duration time
  73:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 only one parameter can be selected which is shown as below:
  74:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_CHARGE_1CTCLK(x=1..16): the duration time of charge state is x CTCLK
  75:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  transfer_duration: charge transfer state duration time
  76:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 only one parameter can be selected which is shown as below:
  77:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_TRANSFER_xCTCLK(x=1..16): the duration time of transfer state is x CTCLK
  78:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  max_number: max cycle number
  79:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 only one parameter can be selected which is shown as below:
  80:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_MAXNUM255:   the max cycle number of a sequence is 255
  81:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_MAXNUM511:   the max cycle number of a sequence is 511
  82:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_MAXNUM1023:  the max cycle number of a sequence is 1023
  83:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_MAXNUM2047:  the max cycle number of a sequence is 2047
  84:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_MAXNUM4095:  the max cycle number of a sequence is 4095
  85:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_MAXNUM8191:  the max cycle number of a sequence is 8191
  86:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_MAXNUM16383: the max cycle number of a sequence is 16383
  87:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[out] none
  88:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \retval     none
  89:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** */
  90:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** void tsi_init(uint32_t prescaler, uint32_t charge_duration, uint32_t transfer_duration, uint32_t ma
  91:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** {
  59              		.loc 1 91 1 is_stmt 1 view -0
  60              		.cfi_startproc
  61              		@ args = 0, pretend = 0, frame = 0
  62              		@ frame_needed = 0, uses_anonymous_args = 0
  63              		@ link register save eliminated.
  64              		.loc 1 91 1 is_stmt 0 view .LVU5
  65 0000 70B4     		push	{r4, r5, r6}
  66              	.LCFI1:
  67              		.cfi_def_cfa_offset 12
  68              		.cfi_offset 4, -12
  69              		.cfi_offset 5, -8
  70              		.cfi_offset 6, -4
  92:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     uint32_t ctl0,ctl1;
  71              		.loc 1 92 5 is_stmt 1 view .LVU6
  93:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     if(RESET == (TSI_CTL0 & TSI_CTL0_TSIS)){
  72              		.loc 1 93 5 view .LVU7
  73              		.loc 1 93 18 is_stmt 0 view .LVU8
  74 0002 174C     		ldr	r4, .L7
  75 0004 2468     		ldr	r4, [r4]
  76              		.loc 1 93 7 view .LVU9
  77 0006 14F0020F 		tst	r4, #2
  78 000a 11D1     		bne	.L3
  94:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****         if(TSI_CTCDIV_DIV256 > prescaler){
  79              		.loc 1 94 9 is_stmt 1 view .LVU10
  80              		.loc 1 94 11 is_stmt 0 view .LVU11
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 4


  81 000c 0728     		cmp	r0, #7
  82 000e 11D8     		bhi	.L5
  95:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             /* config TSI_CTL0 */
  96:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             ctl0 = TSI_CTL0;
  83              		.loc 1 96 13 is_stmt 1 view .LVU12
  84              		.loc 1 96 18 is_stmt 0 view .LVU13
  85 0010 134C     		ldr	r4, .L7
  86 0012 2668     		ldr	r6, [r4]
  87              	.LVL3:
  97:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             /*configure TSI clock division factor,charge state duration time,charge transfer state 
  98:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             ctl0 &= ~(TSI_CTL0_CTCDIV | TSI_CTL0_CTDT | TSI_CTL0_CDT | TSI_CTL0_MCN);
  88              		.loc 1 98 13 is_stmt 1 view .LVU14
  89              		.loc 1 98 18 is_stmt 0 view .LVU15
  90 0014 134D     		ldr	r5, .L7+4
  91 0016 3540     		ands	r5, r5, r6
  92              	.LVL4:
  99:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             ctl0 |= ((prescaler << 12U) | charge_duration | transfer_duration | max_number);
  93              		.loc 1 99 13 is_stmt 1 view .LVU16
  94              		.loc 1 99 41 is_stmt 0 view .LVU17
  95 0018 41EA0030 		orr	r0, r1, r0, lsl #12
  96              	.LVL5:
  97              		.loc 1 99 59 view .LVU18
  98 001c 1043     		orrs	r0, r0, r2
  99              		.loc 1 99 79 view .LVU19
 100 001e 0343     		orrs	r3, r3, r0
 101              	.LVL6:
 102              		.loc 1 99 18 view .LVU20
 103 0020 2B43     		orrs	r3, r3, r5
 104              	.LVL7:
 100:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             TSI_CTL0 = ctl0;
 105              		.loc 1 100 13 is_stmt 1 view .LVU21
 106              		.loc 1 100 22 is_stmt 0 view .LVU22
 107 0022 2360     		str	r3, [r4]
 101:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 102:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             /* config TSI_CTL1 */
 103:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             ctl1 = TSI_CTL1;
 108              		.loc 1 103 13 is_stmt 1 view .LVU23
 109              		.loc 1 103 18 is_stmt 0 view .LVU24
 110 0024 D4F80033 		ldr	r3, [r4, #768]
 111              	.LVL8:
 104:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             ctl1 &= ~TSI_CTL1_CTCDIV;
 112              		.loc 1 104 13 is_stmt 1 view .LVU25
 113              		.loc 1 104 18 is_stmt 0 view .LVU26
 114 0028 23F08073 		bic	r3, r3, #16777216
 115              	.LVL9:
 105:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             TSI_CTL1 = ctl1;
 116              		.loc 1 105 13 is_stmt 1 view .LVU27
 117              		.loc 1 105 22 is_stmt 0 view .LVU28
 118 002c C4F80033 		str	r3, [r4, #768]
 119              	.LVL10:
 120              	.L3:
 106:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****         }else{
 107:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             /* config TSI_CTL0 */
 108:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             ctl0 = TSI_CTL0;
 109:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             prescaler &= ~0x08U;
 110:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             /*configure TSI clock division factor,charge state duration time,charge transfer state 
 111:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             ctl0 &= ~(TSI_CTL0_CTCDIV | TSI_CTL0_CTDT | TSI_CTL0_CDT | TSI_CTL0_MCN);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 5


 112:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             ctl0 |= ((prescaler << 12U) | charge_duration | transfer_duration | max_number);
 113:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             TSI_CTL0 = ctl0;
 114:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 115:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             /* config TSI_CTL1 */
 116:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             ctl1 = TSI_CTL1;
 117:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             ctl1 |= TSI_CTL1_CTCDIV;
 118:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             TSI_CTL1 = ctl1;
 119:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****         }
 120:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     }
 121:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** }
 121              		.loc 1 121 1 view .LVU29
 122 0030 70BC     		pop	{r4, r5, r6}
 123              	.LCFI2:
 124              		.cfi_remember_state
 125              		.cfi_restore 6
 126              		.cfi_restore 5
 127              		.cfi_restore 4
 128              		.cfi_def_cfa_offset 0
 129 0032 7047     		bx	lr
 130              	.LVL11:
 131              	.L5:
 132              	.LCFI3:
 133              		.cfi_restore_state
 108:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             prescaler &= ~0x08U;
 134              		.loc 1 108 13 is_stmt 1 view .LVU30
 108:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             prescaler &= ~0x08U;
 135              		.loc 1 108 18 is_stmt 0 view .LVU31
 136 0034 0A4C     		ldr	r4, .L7
 137 0036 2668     		ldr	r6, [r4]
 138              	.LVL12:
 109:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             /*configure TSI clock division factor,charge state duration time,charge transfer state 
 139              		.loc 1 109 13 is_stmt 1 view .LVU32
 111:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             ctl0 |= ((prescaler << 12U) | charge_duration | transfer_duration | max_number);
 140              		.loc 1 111 13 view .LVU33
 111:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             ctl0 |= ((prescaler << 12U) | charge_duration | transfer_duration | max_number);
 141              		.loc 1 111 18 is_stmt 0 view .LVU34
 142 0038 0A4D     		ldr	r5, .L7+4
 143 003a 3540     		ands	r5, r5, r6
 144              	.LVL13:
 112:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             TSI_CTL0 = ctl0;
 145              		.loc 1 112 13 is_stmt 1 view .LVU35
 112:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             TSI_CTL0 = ctl0;
 146              		.loc 1 112 33 is_stmt 0 view .LVU36
 147 003c 4FEA003C 		lsl	ip, r0, #12
 148 0040 2CF40F40 		bic	r0, ip, #36608
 149              	.LVL14:
 112:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             TSI_CTL0 = ctl0;
 150              		.loc 1 112 33 view .LVU37
 151 0044 20F0FF00 		bic	r0, r0, #255
 112:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             TSI_CTL0 = ctl0;
 152              		.loc 1 112 41 view .LVU38
 153 0048 0843     		orrs	r0, r0, r1
 112:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             TSI_CTL0 = ctl0;
 154              		.loc 1 112 59 view .LVU39
 155 004a 1043     		orrs	r0, r0, r2
 112:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             TSI_CTL0 = ctl0;
 156              		.loc 1 112 79 view .LVU40
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 6


 157 004c 0343     		orrs	r3, r3, r0
 158              	.LVL15:
 112:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             TSI_CTL0 = ctl0;
 159              		.loc 1 112 18 view .LVU41
 160 004e 2B43     		orrs	r3, r3, r5
 161              	.LVL16:
 113:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 162              		.loc 1 113 13 is_stmt 1 view .LVU42
 113:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 163              		.loc 1 113 22 is_stmt 0 view .LVU43
 164 0050 2360     		str	r3, [r4]
 116:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             ctl1 |= TSI_CTL1_CTCDIV;
 165              		.loc 1 116 13 is_stmt 1 view .LVU44
 116:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             ctl1 |= TSI_CTL1_CTCDIV;
 166              		.loc 1 116 18 is_stmt 0 view .LVU45
 167 0052 D4F80033 		ldr	r3, [r4, #768]
 168              	.LVL17:
 117:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             TSI_CTL1 = ctl1;
 169              		.loc 1 117 13 is_stmt 1 view .LVU46
 117:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             TSI_CTL1 = ctl1;
 170              		.loc 1 117 18 is_stmt 0 view .LVU47
 171 0056 43F08073 		orr	r3, r3, #16777216
 172              	.LVL18:
 118:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****         }
 173              		.loc 1 118 13 is_stmt 1 view .LVU48
 118:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****         }
 174              		.loc 1 118 22 is_stmt 0 view .LVU49
 175 005a C4F80033 		str	r3, [r4, #768]
 176              	.LVL19:
 177              		.loc 1 121 1 view .LVU50
 178 005e E7E7     		b	.L3
 179              	.L8:
 180              		.align	2
 181              	.L7:
 182 0060 00400240 		.word	1073889280
 183 0064 1F8FFF00 		.word	16748319
 184              		.cfi_endproc
 185              	.LFE117:
 187              		.section	.text.tsi_enable,"ax",%progbits
 188              		.align	1
 189              		.global	tsi_enable
 190              		.syntax unified
 191              		.thumb
 192              		.thumb_func
 194              	tsi_enable:
 195              	.LFB118:
 122:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 123:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** /*!
 124:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \brief      enable TSI module
 125:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  none
 126:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[out] none
 127:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \retval     none
 128:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** */
 129:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** void tsi_enable(void)
 130:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** {
 196              		.loc 1 130 1 is_stmt 1 view -0
 197              		.cfi_startproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 7


 198              		@ args = 0, pretend = 0, frame = 0
 199              		@ frame_needed = 0, uses_anonymous_args = 0
 200              		@ link register save eliminated.
 131:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     TSI_CTL0 |= TSI_CTL0_TSIEN;
 201              		.loc 1 131 5 view .LVU52
 202              		.loc 1 131 14 is_stmt 0 view .LVU53
 203 0000 024A     		ldr	r2, .L10
 204 0002 1368     		ldr	r3, [r2]
 205 0004 43F00103 		orr	r3, r3, #1
 206 0008 1360     		str	r3, [r2]
 132:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** }
 207              		.loc 1 132 1 view .LVU54
 208 000a 7047     		bx	lr
 209              	.L11:
 210              		.align	2
 211              	.L10:
 212 000c 00400240 		.word	1073889280
 213              		.cfi_endproc
 214              	.LFE118:
 216              		.section	.text.tsi_disable,"ax",%progbits
 217              		.align	1
 218              		.global	tsi_disable
 219              		.syntax unified
 220              		.thumb
 221              		.thumb_func
 223              	tsi_disable:
 224              	.LFB119:
 133:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 134:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** /*!
 135:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \brief      disable TSI module
 136:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  none
 137:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[out] none
 138:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \retval     none
 139:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** */
 140:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** void tsi_disable(void)
 141:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** {
 225              		.loc 1 141 1 is_stmt 1 view -0
 226              		.cfi_startproc
 227              		@ args = 0, pretend = 0, frame = 0
 228              		@ frame_needed = 0, uses_anonymous_args = 0
 229              		@ link register save eliminated.
 142:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     TSI_CTL0 &= ~TSI_CTL0_TSIEN;
 230              		.loc 1 142 5 view .LVU56
 231              		.loc 1 142 14 is_stmt 0 view .LVU57
 232 0000 024A     		ldr	r2, .L13
 233 0002 1368     		ldr	r3, [r2]
 234 0004 23F00103 		bic	r3, r3, #1
 235 0008 1360     		str	r3, [r2]
 143:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** }
 236              		.loc 1 143 1 view .LVU58
 237 000a 7047     		bx	lr
 238              	.L14:
 239              		.align	2
 240              	.L13:
 241 000c 00400240 		.word	1073889280
 242              		.cfi_endproc
 243              	.LFE119:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 8


 245              		.section	.text.tsi_sample_pin_enable,"ax",%progbits
 246              		.align	1
 247              		.global	tsi_sample_pin_enable
 248              		.syntax unified
 249              		.thumb
 250              		.thumb_func
 252              	tsi_sample_pin_enable:
 253              	.LVL20:
 254              	.LFB120:
 144:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 145:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** /*!
 146:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \brief      enable sample pin
 147:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  sample: sample pin
 148:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 one or more parameters can be selected which are shown as below:
 149:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_SAMPCFG_GxPy( x=0..5,y=0..3):pin y of group x is sample pin
 150:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[out] none
 151:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \retval     none
 152:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** */
 153:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** void tsi_sample_pin_enable(uint32_t sample)
 154:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** {
 255              		.loc 1 154 1 is_stmt 1 view -0
 256              		.cfi_startproc
 257              		@ args = 0, pretend = 0, frame = 0
 258              		@ frame_needed = 0, uses_anonymous_args = 0
 259              		@ link register save eliminated.
 155:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     if(RESET == (TSI_CTL0 & TSI_CTL0_TSIS)){
 260              		.loc 1 155 5 view .LVU60
 261              		.loc 1 155 18 is_stmt 0 view .LVU61
 262 0000 044B     		ldr	r3, .L17
 263 0002 1B68     		ldr	r3, [r3]
 264              		.loc 1 155 7 view .LVU62
 265 0004 13F0020F 		tst	r3, #2
 266 0008 03D1     		bne	.L15
 156:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****         TSI_SAMPCFG |= sample;
 267              		.loc 1 156 9 is_stmt 1 view .LVU63
 268              		.loc 1 156 21 is_stmt 0 view .LVU64
 269 000a 024A     		ldr	r2, .L17
 270 000c 136A     		ldr	r3, [r2, #32]
 271 000e 1843     		orrs	r0, r0, r3
 272              	.LVL21:
 273              		.loc 1 156 21 view .LVU65
 274 0010 1062     		str	r0, [r2, #32]
 275              	.L15:
 157:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     }
 158:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** }
 276              		.loc 1 158 1 view .LVU66
 277 0012 7047     		bx	lr
 278              	.L18:
 279              		.align	2
 280              	.L17:
 281 0014 00400240 		.word	1073889280
 282              		.cfi_endproc
 283              	.LFE120:
 285              		.section	.text.tsi_sample_pin_disable,"ax",%progbits
 286              		.align	1
 287              		.global	tsi_sample_pin_disable
 288              		.syntax unified
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 9


 289              		.thumb
 290              		.thumb_func
 292              	tsi_sample_pin_disable:
 293              	.LVL22:
 294              	.LFB121:
 159:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 160:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** /*!
 161:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \brief      disable sample pin
 162:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  sample: sample pin
 163:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 one or more parameters can be selected which are shown as below:
 164:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_SAMPCFG_GxPy( x=0..5,y=0..3): pin y of group x is sample pin
 165:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[out] none
 166:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \retval     none
 167:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** */
 168:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** void tsi_sample_pin_disable(uint32_t sample)
 169:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** { 
 295              		.loc 1 169 1 is_stmt 1 view -0
 296              		.cfi_startproc
 297              		@ args = 0, pretend = 0, frame = 0
 298              		@ frame_needed = 0, uses_anonymous_args = 0
 299              		@ link register save eliminated.
 170:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     if(RESET == (TSI_CTL0 & TSI_CTL0_TSIS)){
 300              		.loc 1 170 5 view .LVU68
 301              		.loc 1 170 18 is_stmt 0 view .LVU69
 302 0000 054B     		ldr	r3, .L21
 303 0002 1B68     		ldr	r3, [r3]
 304              		.loc 1 170 7 view .LVU70
 305 0004 13F0020F 		tst	r3, #2
 306 0008 04D1     		bne	.L19
 171:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****         TSI_SAMPCFG &= ~sample;
 307              		.loc 1 171 9 is_stmt 1 view .LVU71
 308              		.loc 1 171 21 is_stmt 0 view .LVU72
 309 000a 034A     		ldr	r2, .L21
 310 000c 136A     		ldr	r3, [r2, #32]
 311 000e 23EA0000 		bic	r0, r3, r0
 312              	.LVL23:
 313              		.loc 1 171 21 view .LVU73
 314 0012 1062     		str	r0, [r2, #32]
 315              	.L19:
 172:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     }
 173:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** }
 316              		.loc 1 173 1 view .LVU74
 317 0014 7047     		bx	lr
 318              	.L22:
 319 0016 00BF     		.align	2
 320              	.L21:
 321 0018 00400240 		.word	1073889280
 322              		.cfi_endproc
 323              	.LFE121:
 325              		.section	.text.tsi_channel_pin_enable,"ax",%progbits
 326              		.align	1
 327              		.global	tsi_channel_pin_enable
 328              		.syntax unified
 329              		.thumb
 330              		.thumb_func
 332              	tsi_channel_pin_enable:
 333              	.LVL24:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 10


 334              	.LFB122:
 174:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 175:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** /*!
 176:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \brief      enable channel pin
 177:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  channel: channel pin
 178:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 one or more parameters can be selected which are shown as below:
 179:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_CHCFG_GxPy( x=0..5,y=0..3): pin y of group x
 180:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[out] none
 181:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \retval     none
 182:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** */
 183:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** void tsi_channel_pin_enable(uint32_t channel)
 184:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** {
 335              		.loc 1 184 1 is_stmt 1 view -0
 336              		.cfi_startproc
 337              		@ args = 0, pretend = 0, frame = 0
 338              		@ frame_needed = 0, uses_anonymous_args = 0
 339              		@ link register save eliminated.
 185:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     TSI_CHCFG |= channel;
 340              		.loc 1 185 5 view .LVU76
 341              		.loc 1 185 15 is_stmt 0 view .LVU77
 342 0000 024A     		ldr	r2, .L24
 343 0002 936A     		ldr	r3, [r2, #40]
 344 0004 0343     		orrs	r3, r3, r0
 345 0006 9362     		str	r3, [r2, #40]
 186:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** }
 346              		.loc 1 186 1 view .LVU78
 347 0008 7047     		bx	lr
 348              	.L25:
 349 000a 00BF     		.align	2
 350              	.L24:
 351 000c 00400240 		.word	1073889280
 352              		.cfi_endproc
 353              	.LFE122:
 355              		.section	.text.tsi_channel_pin_disable,"ax",%progbits
 356              		.align	1
 357              		.global	tsi_channel_pin_disable
 358              		.syntax unified
 359              		.thumb
 360              		.thumb_func
 362              	tsi_channel_pin_disable:
 363              	.LVL25:
 364              	.LFB123:
 187:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 188:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** /*!
 189:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \brief      disable channel pin
 190:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  channel: channel pin
 191:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 one or more parameters can be selected which are shown as below:
 192:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_CHCFG_GxPy( x=0..5,y=0..3): pin y of group x
 193:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[out] none
 194:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \retval     none
 195:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** */
 196:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** void tsi_channel_pin_disable(uint32_t channel)
 197:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** {
 365              		.loc 1 197 1 is_stmt 1 view -0
 366              		.cfi_startproc
 367              		@ args = 0, pretend = 0, frame = 0
 368              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 11


 369              		@ link register save eliminated.
 198:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     TSI_CHCFG &= ~channel;
 370              		.loc 1 198 5 view .LVU80
 371              		.loc 1 198 15 is_stmt 0 view .LVU81
 372 0000 024A     		ldr	r2, .L27
 373 0002 936A     		ldr	r3, [r2, #40]
 374 0004 23EA0003 		bic	r3, r3, r0
 375 0008 9362     		str	r3, [r2, #40]
 199:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** }
 376              		.loc 1 199 1 view .LVU82
 377 000a 7047     		bx	lr
 378              	.L28:
 379              		.align	2
 380              	.L27:
 381 000c 00400240 		.word	1073889280
 382              		.cfi_endproc
 383              	.LFE123:
 385              		.section	.text.tsi_software_mode_config,"ax",%progbits
 386              		.align	1
 387              		.global	tsi_software_mode_config
 388              		.syntax unified
 389              		.thumb
 390              		.thumb_func
 392              	tsi_software_mode_config:
 393              	.LFB124:
 200:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 201:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** /*!
 202:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \brief      configure TSI triggering by software
 203:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  none
 204:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[out] none
 205:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \retval     none
 206:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** */
 207:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** void tsi_software_mode_config(void)
 208:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** {
 394              		.loc 1 208 1 is_stmt 1 view -0
 395              		.cfi_startproc
 396              		@ args = 0, pretend = 0, frame = 0
 397              		@ frame_needed = 0, uses_anonymous_args = 0
 398              		@ link register save eliminated.
 209:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     if(RESET == (TSI_CTL0 & TSI_CTL0_TSIS)){
 399              		.loc 1 209 5 view .LVU84
 400              		.loc 1 209 18 is_stmt 0 view .LVU85
 401 0000 054B     		ldr	r3, .L31
 402 0002 1B68     		ldr	r3, [r3]
 403              		.loc 1 209 7 view .LVU86
 404 0004 13F0020F 		tst	r3, #2
 405 0008 04D1     		bne	.L29
 210:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****         TSI_CTL0 &= ~TSI_CTL0_TRGMOD;
 406              		.loc 1 210 9 is_stmt 1 view .LVU87
 407              		.loc 1 210 18 is_stmt 0 view .LVU88
 408 000a 034A     		ldr	r2, .L31
 409 000c 1368     		ldr	r3, [r2]
 410 000e 23F00403 		bic	r3, r3, #4
 411 0012 1360     		str	r3, [r2]
 412              	.L29:
 211:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     }
 212:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 12


 413              		.loc 1 212 1 view .LVU89
 414 0014 7047     		bx	lr
 415              	.L32:
 416 0016 00BF     		.align	2
 417              	.L31:
 418 0018 00400240 		.word	1073889280
 419              		.cfi_endproc
 420              	.LFE124:
 422              		.section	.text.tsi_software_start,"ax",%progbits
 423              		.align	1
 424              		.global	tsi_software_start
 425              		.syntax unified
 426              		.thumb
 427              		.thumb_func
 429              	tsi_software_start:
 430              	.LFB125:
 213:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 214:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** /*!
 215:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \brief      start a charge-transfer sequence when TSI is in software trigger mode
 216:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  none
 217:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[out] none
 218:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \retval     none
 219:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** */
 220:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** void tsi_software_start(void)
 221:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** {
 431              		.loc 1 221 1 is_stmt 1 view -0
 432              		.cfi_startproc
 433              		@ args = 0, pretend = 0, frame = 0
 434              		@ frame_needed = 0, uses_anonymous_args = 0
 435              		@ link register save eliminated.
 222:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     TSI_CTL0 |= TSI_CTL0_TSIS;
 436              		.loc 1 222 5 view .LVU91
 437              		.loc 1 222 14 is_stmt 0 view .LVU92
 438 0000 024A     		ldr	r2, .L34
 439 0002 1368     		ldr	r3, [r2]
 440 0004 43F00203 		orr	r3, r3, #2
 441 0008 1360     		str	r3, [r2]
 223:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** }
 442              		.loc 1 223 1 view .LVU93
 443 000a 7047     		bx	lr
 444              	.L35:
 445              		.align	2
 446              	.L34:
 447 000c 00400240 		.word	1073889280
 448              		.cfi_endproc
 449              	.LFE125:
 451              		.section	.text.tsi_software_stop,"ax",%progbits
 452              		.align	1
 453              		.global	tsi_software_stop
 454              		.syntax unified
 455              		.thumb
 456              		.thumb_func
 458              	tsi_software_stop:
 459              	.LFB126:
 224:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 225:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** /*!
 226:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \brief      stop a charge-transfer sequence when TSI is in software trigger mode
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 13


 227:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  none
 228:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[out] none
 229:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \retval     none
 230:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** */
 231:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** void tsi_software_stop(void)
 232:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** {
 460              		.loc 1 232 1 is_stmt 1 view -0
 461              		.cfi_startproc
 462              		@ args = 0, pretend = 0, frame = 0
 463              		@ frame_needed = 0, uses_anonymous_args = 0
 464              		@ link register save eliminated.
 233:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     TSI_CTL0 &= ~TSI_CTL0_TSIS;
 465              		.loc 1 233 5 view .LVU95
 466              		.loc 1 233 14 is_stmt 0 view .LVU96
 467 0000 024A     		ldr	r2, .L37
 468 0002 1368     		ldr	r3, [r2]
 469 0004 23F00203 		bic	r3, r3, #2
 470 0008 1360     		str	r3, [r2]
 234:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** }
 471              		.loc 1 234 1 view .LVU97
 472 000a 7047     		bx	lr
 473              	.L38:
 474              		.align	2
 475              	.L37:
 476 000c 00400240 		.word	1073889280
 477              		.cfi_endproc
 478              	.LFE126:
 480              		.section	.text.tsi_hardware_mode_config,"ax",%progbits
 481              		.align	1
 482              		.global	tsi_hardware_mode_config
 483              		.syntax unified
 484              		.thumb
 485              		.thumb_func
 487              	tsi_hardware_mode_config:
 488              	.LVL26:
 489              	.LFB127:
 235:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 236:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** /*!
 237:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \brief      configure TSI triggering by hardware
 238:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  trigger_edge: the edge type in hardware trigger mode
 239:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 only one parameter can be selected which is shown as below:
 240:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_FALLING_TRIGGER: falling edge trigger TSI charge transfer sequence
 241:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_RISING_TRIGGER:  rising edge trigger TSI charge transfer sequence
 242:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[out] none
 243:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \retval     none
 244:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** */
 245:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** void tsi_hardware_mode_config(uint8_t trigger_edge)
 246:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** {
 490              		.loc 1 246 1 is_stmt 1 view -0
 491              		.cfi_startproc
 492              		@ args = 0, pretend = 0, frame = 0
 493              		@ frame_needed = 0, uses_anonymous_args = 0
 494              		@ link register save eliminated.
 247:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     if(RESET == (TSI_CTL0 & TSI_CTL0_TSIS)){
 495              		.loc 1 247 5 view .LVU99
 496              		.loc 1 247 18 is_stmt 0 view .LVU100
 497 0000 0A4B     		ldr	r3, .L42
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 14


 498 0002 1B68     		ldr	r3, [r3]
 499              		.loc 1 247 7 view .LVU101
 500 0004 13F0020F 		tst	r3, #2
 501 0008 0FD1     		bne	.L39
 248:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****         /*enable hardware mode*/
 249:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****         TSI_CTL0 |= TSI_CTL0_TRGMOD;
 502              		.loc 1 249 9 is_stmt 1 view .LVU102
 503              		.loc 1 249 18 is_stmt 0 view .LVU103
 504 000a 084A     		ldr	r2, .L42
 505 000c 1368     		ldr	r3, [r2]
 506 000e 43F00403 		orr	r3, r3, #4
 507 0012 1360     		str	r3, [r2]
 250:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****         /*configure the edge type in hardware trigger mode*/
 251:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****         if(TSI_FALLING_TRIGGER == trigger_edge){
 508              		.loc 1 251 9 is_stmt 1 view .LVU104
 509              		.loc 1 251 11 is_stmt 0 view .LVU105
 510 0014 20B9     		cbnz	r0, .L41
 252:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             TSI_CTL0 &= ~TSI_CTL0_EGSEL;
 511              		.loc 1 252 13 is_stmt 1 view .LVU106
 512              		.loc 1 252 22 is_stmt 0 view .LVU107
 513 0016 1368     		ldr	r3, [r2]
 514 0018 23F00803 		bic	r3, r3, #8
 515 001c 1360     		str	r3, [r2]
 516 001e 7047     		bx	lr
 517              	.L41:
 253:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****         }else{
 254:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             TSI_CTL0 |= TSI_CTL0_EGSEL;
 518              		.loc 1 254 13 is_stmt 1 view .LVU108
 519              		.loc 1 254 22 is_stmt 0 view .LVU109
 520 0020 024A     		ldr	r2, .L42
 521 0022 1368     		ldr	r3, [r2]
 522 0024 43F00803 		orr	r3, r3, #8
 523 0028 1360     		str	r3, [r2]
 524              	.L39:
 255:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****         }
 256:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     }
 257:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** }
 525              		.loc 1 257 1 view .LVU110
 526 002a 7047     		bx	lr
 527              	.L43:
 528              		.align	2
 529              	.L42:
 530 002c 00400240 		.word	1073889280
 531              		.cfi_endproc
 532              	.LFE127:
 534              		.section	.text.tsi_pin_mode_config,"ax",%progbits
 535              		.align	1
 536              		.global	tsi_pin_mode_config
 537              		.syntax unified
 538              		.thumb
 539              		.thumb_func
 541              	tsi_pin_mode_config:
 542              	.LVL27:
 543              	.LFB128:
 258:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 259:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** /*!
 260:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \brief      configure TSI pin mode when charge-transfer sequence is IDLE
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 15


 261:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  pin_mode: pin mode when charge-transfer sequence is IDLE
 262:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 only one parameter can be selected which is shown as below:
 263:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_OUTPUT_LOW:     TSI pin will output low when IDLE
 264:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_INPUT_FLOATING: TSI pin will keep input_floating when IDLE
 265:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[out] none
 266:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \retval     none
 267:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** */
 268:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** void tsi_pin_mode_config(uint8_t pin_mode)
 269:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** {
 544              		.loc 1 269 1 is_stmt 1 view -0
 545              		.cfi_startproc
 546              		@ args = 0, pretend = 0, frame = 0
 547              		@ frame_needed = 0, uses_anonymous_args = 0
 548              		@ link register save eliminated.
 270:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     if(RESET == (TSI_CTL0 & TSI_CTL0_TSIS)){
 549              		.loc 1 270 5 view .LVU112
 550              		.loc 1 270 18 is_stmt 0 view .LVU113
 551 0000 084B     		ldr	r3, .L47
 552 0002 1B68     		ldr	r3, [r3]
 553              		.loc 1 270 7 view .LVU114
 554 0004 13F0020F 		tst	r3, #2
 555 0008 0BD1     		bne	.L44
 271:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****         if(TSI_OUTPUT_LOW == pin_mode){
 556              		.loc 1 271 9 is_stmt 1 view .LVU115
 557              		.loc 1 271 11 is_stmt 0 view .LVU116
 558 000a 28B9     		cbnz	r0, .L46
 272:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             TSI_CTL0 &= ~TSI_CTL0_PINMOD;
 559              		.loc 1 272 13 is_stmt 1 view .LVU117
 560              		.loc 1 272 22 is_stmt 0 view .LVU118
 561 000c 054A     		ldr	r2, .L47
 562 000e 1368     		ldr	r3, [r2]
 563 0010 23F01003 		bic	r3, r3, #16
 564 0014 1360     		str	r3, [r2]
 565 0016 7047     		bx	lr
 566              	.L46:
 273:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****         }else{
 274:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             TSI_CTL0 |= TSI_CTL0_PINMOD;
 567              		.loc 1 274 13 is_stmt 1 view .LVU119
 568              		.loc 1 274 22 is_stmt 0 view .LVU120
 569 0018 024A     		ldr	r2, .L47
 570 001a 1368     		ldr	r3, [r2]
 571 001c 43F01003 		orr	r3, r3, #16
 572 0020 1360     		str	r3, [r2]
 573              	.L44:
 275:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****         }
 276:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     }
 277:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** }
 574              		.loc 1 277 1 view .LVU121
 575 0022 7047     		bx	lr
 576              	.L48:
 577              		.align	2
 578              	.L47:
 579 0024 00400240 		.word	1073889280
 580              		.cfi_endproc
 581              	.LFE128:
 583              		.section	.text.tsi_extend_charge_config,"ax",%progbits
 584              		.align	1
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 16


 585              		.global	tsi_extend_charge_config
 586              		.syntax unified
 587              		.thumb
 588              		.thumb_func
 590              	tsi_extend_charge_config:
 591              	.LVL28:
 592              	.LFB129:
 278:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 279:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** /*!
 280:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \brief      configure extend charge state
 281:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  extend: enable or disable extend charge state
 282:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 only one parameter can be selected which is shown as below:
 283:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        ENABLE:  enable extend charge state
 284:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        DISABLE: disable extend charge state
 285:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  prescaler: ECCLK clock division factor
 286:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 only one parameter can be selected which is shown as below:
 287:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_EXTEND_DIV1: fECCLK = fHCLK
 288:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_EXTEND_DIV2: fECCLK = fHCLK/2
 289:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_EXTEND_DIV3: fECCLK = fHCLK/3
 290:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_EXTEND_DIV4: fECCLK = fHCLK/4
 291:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_EXTEND_DIV5: fECCLK = fHCLK/5
 292:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_EXTEND_DIV6: fECCLK = fHCLK/6
 293:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_EXTEND_DIV7: fECCLK = fHCLK/7
 294:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_EXTEND_DIV8: fECCLK = fHCLK/8
 295:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  max_duration: value range 1...128,extend charge state maximum duration time is 1*tE
 296:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[out] none
 297:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \retval     none
 298:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** */
 299:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** void tsi_extend_charge_config(ControlStatus extend, uint8_t prescaler, uint32_t max_duration)
 300:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** {
 593              		.loc 1 300 1 is_stmt 1 view -0
 594              		.cfi_startproc
 595              		@ args = 0, pretend = 0, frame = 0
 596              		@ frame_needed = 0, uses_anonymous_args = 0
 597              		@ link register save eliminated.
 301:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     uint32_t ctl0,ctl1;
 598              		.loc 1 301 5 view .LVU123
 302:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 303:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     if(RESET == (TSI_CTL0 & TSI_CTL0_TSIS)){
 599              		.loc 1 303 5 view .LVU124
 600              		.loc 1 303 18 is_stmt 0 view .LVU125
 601 0000 224B     		ldr	r3, .L54
 602 0002 1B68     		ldr	r3, [r3]
 603              		.loc 1 303 7 view .LVU126
 604 0004 13F0020F 		tst	r3, #2
 605 0008 28D1     		bne	.L49
 304:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****         if(DISABLE == extend){
 606              		.loc 1 304 9 is_stmt 1 view .LVU127
 607              		.loc 1 304 11 is_stmt 0 view .LVU128
 608 000a 28B9     		cbnz	r0, .L51
 305:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             /*disable extend charge state*/
 306:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             TSI_CTL0 &= ~TSI_CTL0_ECEN;
 609              		.loc 1 306 13 is_stmt 1 view .LVU129
 610              		.loc 1 306 22 is_stmt 0 view .LVU130
 611 000c 1F4A     		ldr	r2, .L54
 612              	.LVL29:
 613              		.loc 1 306 22 view .LVU131
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 17


 614 000e 1368     		ldr	r3, [r2]
 615 0010 23F48033 		bic	r3, r3, #65536
 616 0014 1360     		str	r3, [r2]
 617 0016 7047     		bx	lr
 618              	.LVL30:
 619              	.L51:
 307:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****         }else{
 308:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             if(TSI_EXTEND_DIV3 > prescaler){
 620              		.loc 1 308 13 is_stmt 1 view .LVU132
 621              		.loc 1 308 15 is_stmt 0 view .LVU133
 622 0018 0129     		cmp	r1, #1
 623 001a 20D9     		bls	.L53
 309:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 /*configure extend charge state maximum duration time*/
 310:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 ctl0 = TSI_CTL0;
 311:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 ctl0 &= ~TSI_CTL0_ECDT;
 312:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 ctl0 |= TSI_EXTENDMAX((max_duration - 1U));
 313:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 TSI_CTL0 = ctl0;
 314:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 /*configure ECCLK clock division factor*/
 315:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 ctl0 = TSI_CTL0;
 316:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 ctl0 &= ~TSI_CTL0_ECDIV;
 317:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 ctl0 |= (uint32_t)prescaler << 15U;
 318:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 TSI_CTL0 = ctl0;
 319:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 /*enable extend charge state*/
 320:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 TSI_CTL0 |= TSI_CTL0_ECEN;
 321:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             }else{
 322:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 /*configure extend charge state maximum duration time*/
 323:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 ctl0 = TSI_CTL0;
 624              		.loc 1 323 17 is_stmt 1 view .LVU134
 625              		.loc 1 323 22 is_stmt 0 view .LVU135
 626 001c 1B48     		ldr	r0, .L54
 627              	.LVL31:
 628              		.loc 1 323 22 view .LVU136
 629 001e 0368     		ldr	r3, [r0]
 630              	.LVL32:
 324:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 ctl0 &= ~TSI_CTL0_ECDT;
 631              		.loc 1 324 17 is_stmt 1 view .LVU137
 632              		.loc 1 324 22 is_stmt 0 view .LVU138
 633 0020 23F47E0C 		bic	ip, r3, #16646144
 634              	.LVL33:
 325:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 ctl0 |= TSI_EXTENDMAX((max_duration - 1U));
 635              		.loc 1 325 17 is_stmt 1 view .LVU139
 636              		.loc 1 325 25 is_stmt 0 view .LVU140
 637 0024 013A     		subs	r2, r2, #1
 638              	.LVL34:
 639              		.loc 1 325 25 view .LVU141
 640 0026 5304     		lsls	r3, r2, #17
 641 0028 03F47E03 		and	r3, r3, #16646144
 642              		.loc 1 325 22 view .LVU142
 643 002c 43EA0C03 		orr	r3, r3, ip
 644              	.LVL35:
 326:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 TSI_CTL0 = ctl0;
 645              		.loc 1 326 17 is_stmt 1 view .LVU143
 646              		.loc 1 326 26 is_stmt 0 view .LVU144
 647 0030 0360     		str	r3, [r0]
 327:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 /*configure ECCLK clock division factor*/
 328:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 ctl0 = TSI_CTL0;
 648              		.loc 1 328 17 is_stmt 1 view .LVU145
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 18


 649              		.loc 1 328 22 is_stmt 0 view .LVU146
 650 0032 0268     		ldr	r2, [r0]
 651              	.LVL36:
 329:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 ctl0 &= ~TSI_CTL0_ECDIV;
 652              		.loc 1 329 17 is_stmt 1 view .LVU147
 653              		.loc 1 329 22 is_stmt 0 view .LVU148
 654 0034 22F40042 		bic	r2, r2, #32768
 655              	.LVL37:
 330:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 ctl0 |= (prescaler & 0x01U) << 15U;
 656              		.loc 1 330 17 is_stmt 1 view .LVU149
 657              		.loc 1 330 45 is_stmt 0 view .LVU150
 658 0038 CB03     		lsls	r3, r1, #15
 659 003a 9BB2     		uxth	r3, r3
 660              		.loc 1 330 22 view .LVU151
 661 003c 1343     		orrs	r3, r3, r2
 662              	.LVL38:
 331:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 TSI_CTL0 = ctl0;
 663              		.loc 1 331 17 is_stmt 1 view .LVU152
 664              		.loc 1 331 26 is_stmt 0 view .LVU153
 665 003e 0360     		str	r3, [r0]
 332:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 ctl1 = TSI_CTL1;
 666              		.loc 1 332 17 is_stmt 1 view .LVU154
 667              		.loc 1 332 22 is_stmt 0 view .LVU155
 668 0040 D0F80033 		ldr	r3, [r0, #768]
 669              	.LVL39:
 333:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 ctl1 &= ~TSI_CTL1_ECDIV;
 670              		.loc 1 333 17 is_stmt 1 view .LVU156
 671              		.loc 1 333 22 is_stmt 0 view .LVU157
 672 0044 23F04053 		bic	r3, r3, #805306368
 673              	.LVL40:
 334:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 ctl1 |= (prescaler & 0x06U) << 28U;
 674              		.loc 1 334 17 is_stmt 1 view .LVU158
 675              		.loc 1 334 45 is_stmt 0 view .LVU159
 676 0048 0907     		lsls	r1, r1, #28
 677              	.LVL41:
 678              		.loc 1 334 45 view .LVU160
 679 004a 01F0C041 		and	r1, r1, #1610612736
 680              		.loc 1 334 22 view .LVU161
 681 004e 1943     		orrs	r1, r1, r3
 682              	.LVL42:
 335:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 TSI_CTL1 = ctl1;
 683              		.loc 1 335 17 is_stmt 1 view .LVU162
 684              		.loc 1 335 26 is_stmt 0 view .LVU163
 685 0050 C0F80013 		str	r1, [r0, #768]
 686              	.LVL43:
 336:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 /*enable extend charge state*/
 337:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 TSI_CTL0 |= TSI_CTL0_ECEN;
 687              		.loc 1 337 17 is_stmt 1 view .LVU164
 688              		.loc 1 337 26 is_stmt 0 view .LVU165
 689 0054 0368     		ldr	r3, [r0]
 690 0056 43F48033 		orr	r3, r3, #65536
 691 005a 0360     		str	r3, [r0]
 692              	.LVL44:
 693              	.L49:
 338:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             }
 339:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****         }
 340:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 19


 341:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** }
 694              		.loc 1 341 1 view .LVU166
 695 005c 7047     		bx	lr
 696              	.LVL45:
 697              	.L53:
 310:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 ctl0 &= ~TSI_CTL0_ECDT;
 698              		.loc 1 310 17 is_stmt 1 view .LVU167
 310:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 ctl0 &= ~TSI_CTL0_ECDT;
 699              		.loc 1 310 22 is_stmt 0 view .LVU168
 700 005e 0B48     		ldr	r0, .L54
 701              	.LVL46:
 310:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 ctl0 &= ~TSI_CTL0_ECDT;
 702              		.loc 1 310 22 view .LVU169
 703 0060 0368     		ldr	r3, [r0]
 704              	.LVL47:
 311:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 ctl0 |= TSI_EXTENDMAX((max_duration - 1U));
 705              		.loc 1 311 17 is_stmt 1 view .LVU170
 311:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 ctl0 |= TSI_EXTENDMAX((max_duration - 1U));
 706              		.loc 1 311 22 is_stmt 0 view .LVU171
 707 0062 23F47E0C 		bic	ip, r3, #16646144
 708              	.LVL48:
 312:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 TSI_CTL0 = ctl0;
 709              		.loc 1 312 17 is_stmt 1 view .LVU172
 312:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 TSI_CTL0 = ctl0;
 710              		.loc 1 312 25 is_stmt 0 view .LVU173
 711 0066 013A     		subs	r2, r2, #1
 712              	.LVL49:
 312:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 TSI_CTL0 = ctl0;
 713              		.loc 1 312 25 view .LVU174
 714 0068 5304     		lsls	r3, r2, #17
 715 006a 03F47E03 		and	r3, r3, #16646144
 312:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 TSI_CTL0 = ctl0;
 716              		.loc 1 312 22 view .LVU175
 717 006e 43EA0C03 		orr	r3, r3, ip
 718              	.LVL50:
 313:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 /*configure ECCLK clock division factor*/
 719              		.loc 1 313 17 is_stmt 1 view .LVU176
 313:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 /*configure ECCLK clock division factor*/
 720              		.loc 1 313 26 is_stmt 0 view .LVU177
 721 0072 0360     		str	r3, [r0]
 315:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 ctl0 &= ~TSI_CTL0_ECDIV;
 722              		.loc 1 315 17 is_stmt 1 view .LVU178
 315:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 ctl0 &= ~TSI_CTL0_ECDIV;
 723              		.loc 1 315 22 is_stmt 0 view .LVU179
 724 0074 0368     		ldr	r3, [r0]
 725              	.LVL51:
 316:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 ctl0 |= (uint32_t)prescaler << 15U;
 726              		.loc 1 316 17 is_stmt 1 view .LVU180
 316:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 ctl0 |= (uint32_t)prescaler << 15U;
 727              		.loc 1 316 22 is_stmt 0 view .LVU181
 728 0076 23F40043 		bic	r3, r3, #32768
 729              	.LVL52:
 317:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 TSI_CTL0 = ctl0;
 730              		.loc 1 317 17 is_stmt 1 view .LVU182
 317:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 TSI_CTL0 = ctl0;
 731              		.loc 1 317 22 is_stmt 0 view .LVU183
 732 007a 43EAC131 		orr	r1, r3, r1, lsl #15
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 20


 733              	.LVL53:
 318:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 /*enable extend charge state*/
 734              		.loc 1 318 17 is_stmt 1 view .LVU184
 318:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 /*enable extend charge state*/
 735              		.loc 1 318 26 is_stmt 0 view .LVU185
 736 007e 0160     		str	r1, [r0]
 320:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             }else{
 737              		.loc 1 320 17 is_stmt 1 view .LVU186
 320:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             }else{
 738              		.loc 1 320 26 is_stmt 0 view .LVU187
 739 0080 0368     		ldr	r3, [r0]
 740 0082 43F48033 		orr	r3, r3, #65536
 741 0086 0360     		str	r3, [r0]
 742 0088 7047     		bx	lr
 743              	.L55:
 744 008a 00BF     		.align	2
 745              	.L54:
 746 008c 00400240 		.word	1073889280
 747              		.cfi_endproc
 748              	.LFE129:
 750              		.section	.text.tsi_plus_config,"ax",%progbits
 751              		.align	1
 752              		.global	tsi_plus_config
 753              		.syntax unified
 754              		.thumb
 755              		.thumb_func
 757              	tsi_plus_config:
 758              	.LVL54:
 759              	.LFB130:
 342:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 343:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** /*!
 344:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \brief      configure charge plus and transfer plus
 345:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  prescaler: CTCLK clock division factor
 346:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 only one parameter can be selected which is shown as below:
 347:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_CTCDIV_DIV1:   fCTCLK = fHCLK
 348:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_CTCDIV_DIV2:   fCTCLK = fHCLK/2
 349:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_CTCDIV_DIV4:   fCTCLK = fHCLK/4
 350:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_CTCDIV_DIV8:   fCTCLK = fHCLK/8
 351:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_CTCDIV_DIV16:  fCTCLK = fHCLK/16
 352:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_CTCDIV_DIV32:  fCTCLK = fHCLK/32
 353:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_CTCDIV_DIV64:  fCTCLK = fHCLK/64
 354:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_CTCDIV_DIV128: fCTCLK = fHCLK/128
 355:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_CTCDIV_DIV256: fCTCLK = fHCLK/256
 356:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_CTCDIV_DIV512: fCTCLK = fHCLK/512
 357:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_CTCDIV_DIV1024: fCTCLK = fHCLK/1024
 358:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_CTCDIV_DIV2048: fCTCLK = fHCLK/2048
 359:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_CTCDIV_DIV4096: fCTCLK = fHCLK/4096
 360:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_CTCDIV_DIV8192: fCTCLK = fHCLK/8192
 361:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_CTCDIV_DIV16384: fCTCLK = fHCLK/16384
 362:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_CTCDIV_DIV32768: fCTCLK = fHCLK/32768
 363:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  charge_duration: charge state duration time
 364:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 only one parameter can be selected which is shown as below:
 365:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_CHARGE_xCTCLK(x=1..16): the duration time of charge state is x CTCLK
 366:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  transfer_duration: charge transfer state duration time
 367:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 only one parameter can be selected which is shown as below:
 368:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_TRANSFER_xCTCLK(x=1..16): the duration time of transfer state is x CTCLK
 369:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[out] none
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 21


 370:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \retval     none
 371:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** */
 372:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** void tsi_plus_config(uint32_t prescaler, uint32_t charge_duration, uint32_t transfer_duration)
 373:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** {
 760              		.loc 1 373 1 is_stmt 1 view -0
 761              		.cfi_startproc
 762              		@ args = 0, pretend = 0, frame = 0
 763              		@ frame_needed = 0, uses_anonymous_args = 0
 764              		@ link register save eliminated.
 374:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     uint32_t ctl0,ctl1;
 765              		.loc 1 374 5 view .LVU189
 375:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 376:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     if(RESET == (TSI_CTL0 & TSI_CTL0_TSIS)){
 766              		.loc 1 376 5 view .LVU190
 767              		.loc 1 376 18 is_stmt 0 view .LVU191
 768 0000 194B     		ldr	r3, .L63
 769 0002 1B68     		ldr	r3, [r3]
 770              		.loc 1 376 7 view .LVU192
 771 0004 13F0020F 		tst	r3, #2
 772 0008 2CD1     		bne	.L60
 373:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     uint32_t ctl0,ctl1;
 773              		.loc 1 373 1 view .LVU193
 774 000a 10B4     		push	{r4}
 775              	.LCFI4:
 776              		.cfi_def_cfa_offset 4
 777              		.cfi_offset 4, -4
 377:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****         if(TSI_CTCDIV_DIV256 > prescaler){
 778              		.loc 1 377 9 is_stmt 1 view .LVU194
 779              		.loc 1 377 11 is_stmt 0 view .LVU195
 780 000c 0728     		cmp	r0, #7
 781 000e 12D8     		bhi	.L58
 378:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             /* config TSI_CTL0 */
 379:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             ctl0 = TSI_CTL0;
 782              		.loc 1 379 13 is_stmt 1 view .LVU196
 783              		.loc 1 379 18 is_stmt 0 view .LVU197
 784 0010 154C     		ldr	r4, .L63
 785 0012 2368     		ldr	r3, [r4]
 786              	.LVL55:
 380:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             /*configure TSI clock division factor,charge state duration time,charge transfer state 
 381:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             ctl0 &= ~(TSI_CTL0_CTCDIV | TSI_CTL0_CTDT | TSI_CTL0_CDT);
 787              		.loc 1 381 13 is_stmt 1 view .LVU198
 788              		.loc 1 381 18 is_stmt 0 view .LVU199
 789 0014 23F07F43 		bic	r3, r3, #-16777216
 790              	.LVL56:
 791              		.loc 1 381 18 view .LVU200
 792 0018 23F4E043 		bic	r3, r3, #28672
 793              	.LVL57:
 382:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             ctl0 |= ((prescaler << 12U) | charge_duration | transfer_duration);
 794              		.loc 1 382 13 is_stmt 1 view .LVU201
 795              		.loc 1 382 41 is_stmt 0 view .LVU202
 796 001c 41EA0030 		orr	r0, r1, r0, lsl #12
 797              	.LVL58:
 798              		.loc 1 382 59 view .LVU203
 799 0020 0243     		orrs	r2, r2, r0
 800              	.LVL59:
 801              		.loc 1 382 18 view .LVU204
 802 0022 1A43     		orrs	r2, r2, r3
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 22


 803              	.LVL60:
 383:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             TSI_CTL0 = ctl0;
 804              		.loc 1 383 13 is_stmt 1 view .LVU205
 805              		.loc 1 383 22 is_stmt 0 view .LVU206
 806 0024 2260     		str	r2, [r4]
 384:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 385:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             /* config TSI_CTL1 */
 386:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             ctl1 = TSI_CTL1;
 807              		.loc 1 386 13 is_stmt 1 view .LVU207
 808              		.loc 1 386 18 is_stmt 0 view .LVU208
 809 0026 D4F80033 		ldr	r3, [r4, #768]
 810              	.LVL61:
 387:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             ctl1 &= ~TSI_CTL1_CTCDIV;
 811              		.loc 1 387 13 is_stmt 1 view .LVU209
 812              		.loc 1 387 18 is_stmt 0 view .LVU210
 813 002a 23F08073 		bic	r3, r3, #16777216
 814              	.LVL62:
 388:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             TSI_CTL1 = ctl1;
 815              		.loc 1 388 13 is_stmt 1 view .LVU211
 816              		.loc 1 388 22 is_stmt 0 view .LVU212
 817 002e C4F80033 		str	r3, [r4, #768]
 818              	.LVL63:
 819              	.L56:
 389:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****         }else{
 390:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             /* config TSI_CTL */
 391:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             ctl0 = TSI_CTL0;
 392:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             prescaler &= ~0x08U;
 393:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             /*configure TSI clock division factor,charge state duration time,charge transfer state 
 394:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             ctl0 &= ~(TSI_CTL0_CTCDIV | TSI_CTL0_CTDT | TSI_CTL0_CDT);
 395:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             ctl0 |= ((prescaler << 12U) | charge_duration | transfer_duration);
 396:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             TSI_CTL0 = ctl0;
 397:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 398:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             /* config TSI_CTL2 */
 399:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             ctl1 = TSI_CTL1;
 400:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             ctl1 |= TSI_CTL1_CTCDIV;
 401:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             TSI_CTL1 = ctl1;
 402:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****         }
 403:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     }
 404:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** }
 820              		.loc 1 404 1 view .LVU213
 821 0032 10BC     		pop	{r4}
 822              	.LCFI5:
 823              		.cfi_remember_state
 824              		.cfi_restore 4
 825              		.cfi_def_cfa_offset 0
 826 0034 7047     		bx	lr
 827              	.LVL64:
 828              	.L58:
 829              	.LCFI6:
 830              		.cfi_restore_state
 391:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             prescaler &= ~0x08U;
 831              		.loc 1 391 13 is_stmt 1 view .LVU214
 391:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             prescaler &= ~0x08U;
 832              		.loc 1 391 18 is_stmt 0 view .LVU215
 833 0036 0C4C     		ldr	r4, .L63
 834 0038 2368     		ldr	r3, [r4]
 835              	.LVL65:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 23


 392:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             /*configure TSI clock division factor,charge state duration time,charge transfer state 
 836              		.loc 1 392 13 is_stmt 1 view .LVU216
 394:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             ctl0 |= ((prescaler << 12U) | charge_duration | transfer_duration);
 837              		.loc 1 394 13 view .LVU217
 394:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             ctl0 |= ((prescaler << 12U) | charge_duration | transfer_duration);
 838              		.loc 1 394 18 is_stmt 0 view .LVU218
 839 003a 23F07F4C 		bic	ip, r3, #-16777216
 840 003e 2CF4E04C 		bic	ip, ip, #28672
 841              	.LVL66:
 395:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             TSI_CTL0 = ctl0;
 842              		.loc 1 395 13 is_stmt 1 view .LVU219
 395:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             TSI_CTL0 = ctl0;
 843              		.loc 1 395 33 is_stmt 0 view .LVU220
 844 0042 0303     		lsls	r3, r0, #12
 845 0044 23F40F40 		bic	r0, r3, #36608
 846              	.LVL67:
 395:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             TSI_CTL0 = ctl0;
 847              		.loc 1 395 33 view .LVU221
 848 0048 20F0FF00 		bic	r0, r0, #255
 395:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             TSI_CTL0 = ctl0;
 849              		.loc 1 395 41 view .LVU222
 850 004c 0843     		orrs	r0, r0, r1
 395:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             TSI_CTL0 = ctl0;
 851              		.loc 1 395 59 view .LVU223
 852 004e 1043     		orrs	r0, r0, r2
 395:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             TSI_CTL0 = ctl0;
 853              		.loc 1 395 18 view .LVU224
 854 0050 40EA0C00 		orr	r0, r0, ip
 855              	.LVL68:
 396:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 856              		.loc 1 396 13 is_stmt 1 view .LVU225
 396:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 857              		.loc 1 396 22 is_stmt 0 view .LVU226
 858 0054 2060     		str	r0, [r4]
 399:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             ctl1 |= TSI_CTL1_CTCDIV;
 859              		.loc 1 399 13 is_stmt 1 view .LVU227
 399:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             ctl1 |= TSI_CTL1_CTCDIV;
 860              		.loc 1 399 18 is_stmt 0 view .LVU228
 861 0056 D4F80033 		ldr	r3, [r4, #768]
 862              	.LVL69:
 400:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             TSI_CTL1 = ctl1;
 863              		.loc 1 400 13 is_stmt 1 view .LVU229
 400:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****             TSI_CTL1 = ctl1;
 864              		.loc 1 400 18 is_stmt 0 view .LVU230
 865 005a 43F08073 		orr	r3, r3, #16777216
 866              	.LVL70:
 401:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****         }
 867              		.loc 1 401 13 is_stmt 1 view .LVU231
 401:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****         }
 868              		.loc 1 401 22 is_stmt 0 view .LVU232
 869 005e C4F80033 		str	r3, [r4, #768]
 870              		.loc 1 404 1 view .LVU233
 871 0062 E6E7     		b	.L56
 872              	.LVL71:
 873              	.L60:
 874              	.LCFI7:
 875              		.cfi_def_cfa_offset 0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 24


 876              		.cfi_restore 4
 877              		.loc 1 404 1 view .LVU234
 878 0064 7047     		bx	lr
 879              	.L64:
 880 0066 00BF     		.align	2
 881              	.L63:
 882 0068 00400240 		.word	1073889280
 883              		.cfi_endproc
 884              	.LFE130:
 886              		.section	.text.tsi_max_number_config,"ax",%progbits
 887              		.align	1
 888              		.global	tsi_max_number_config
 889              		.syntax unified
 890              		.thumb
 891              		.thumb_func
 893              	tsi_max_number_config:
 894              	.LVL72:
 895              	.LFB131:
 405:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 406:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** /*!
 407:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \brief      configure the max cycle number of a charge-transfer sequence
 408:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  max_number: max cycle number
 409:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 only one parameter can be selected which is shown as below:
 410:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_MAXNUM255:   the max cycle number of a sequence is 255
 411:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_MAXNUM511:   the max cycle number of a sequence is 511
 412:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_MAXNUM1023:  the max cycle number of a sequence is 1023
 413:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_MAXNUM2047:  the max cycle number of a sequence is 2047
 414:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_MAXNUM4095:  the max cycle number of a sequence is 4095
 415:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_MAXNUM8191:  the max cycle number of a sequence is 8191
 416:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_MAXNUM16383: the max cycle number of a sequence is 16383
 417:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[out] none
 418:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \retval     none
 419:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** */
 420:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** void tsi_max_number_config(uint32_t max_number)
 421:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** {
 896              		.loc 1 421 1 is_stmt 1 view -0
 897              		.cfi_startproc
 898              		@ args = 0, pretend = 0, frame = 0
 899              		@ frame_needed = 0, uses_anonymous_args = 0
 900              		@ link register save eliminated.
 422:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     if(RESET == (TSI_CTL0 & TSI_CTL0_TSIS)){
 901              		.loc 1 422 5 view .LVU236
 902              		.loc 1 422 18 is_stmt 0 view .LVU237
 903 0000 054B     		ldr	r3, .L67
 904 0002 1B68     		ldr	r3, [r3]
 905              		.loc 1 422 7 view .LVU238
 906 0004 13F0020F 		tst	r3, #2
 907 0008 05D1     		bne	.L65
 908              	.LBB2:
 423:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****         uint32_t maxnum;
 909              		.loc 1 423 9 is_stmt 1 view .LVU239
 424:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****         maxnum = TSI_CTL0;
 910              		.loc 1 424 9 view .LVU240
 911              		.loc 1 424 16 is_stmt 0 view .LVU241
 912 000a 034A     		ldr	r2, .L67
 913 000c 1368     		ldr	r3, [r2]
 914              	.LVL73:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 25


 425:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****         /*configure the max cycle number of a charge-transfer sequence*/
 426:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****         maxnum &= ~TSI_CTL0_MCN;
 915              		.loc 1 426 9 is_stmt 1 view .LVU242
 916              		.loc 1 426 16 is_stmt 0 view .LVU243
 917 000e 23F0E003 		bic	r3, r3, #224
 918              	.LVL74:
 427:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****         maxnum |= max_number;
 919              		.loc 1 427 9 is_stmt 1 view .LVU244
 920              		.loc 1 427 16 is_stmt 0 view .LVU245
 921 0012 1843     		orrs	r0, r0, r3
 922              	.LVL75:
 428:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****         TSI_CTL0 = maxnum;
 923              		.loc 1 428 9 is_stmt 1 view .LVU246
 924              		.loc 1 428 18 is_stmt 0 view .LVU247
 925 0014 1060     		str	r0, [r2]
 926              	.LVL76:
 927              	.L65:
 928              		.loc 1 428 18 view .LVU248
 929              	.LBE2:
 429:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     }
 430:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** }
 930              		.loc 1 430 1 view .LVU249
 931 0016 7047     		bx	lr
 932              	.L68:
 933              		.align	2
 934              	.L67:
 935 0018 00400240 		.word	1073889280
 936              		.cfi_endproc
 937              	.LFE131:
 939              		.section	.text.tsi_hysteresis_on,"ax",%progbits
 940              		.align	1
 941              		.global	tsi_hysteresis_on
 942              		.syntax unified
 943              		.thumb
 944              		.thumb_func
 946              	tsi_hysteresis_on:
 947              	.LVL77:
 948              	.LFB132:
 431:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 432:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** /*!
 433:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \brief      switch on hysteresis pin
 434:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  group_pin: select pin which will be switched on hysteresis
 435:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 one or more parameters can be selected which are shown as below:
 436:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_PHM_GxPy(x=0..5,y=0..3): pin y of group x switch on hysteresis
 437:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[out] none
 438:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \retval     none
 439:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** */
 440:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** void tsi_hysteresis_on(uint32_t group_pin)
 441:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** {
 949              		.loc 1 441 1 is_stmt 1 view -0
 950              		.cfi_startproc
 951              		@ args = 0, pretend = 0, frame = 0
 952              		@ frame_needed = 0, uses_anonymous_args = 0
 953              		@ link register save eliminated.
 442:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     TSI_PHM |= group_pin;
 954              		.loc 1 442 5 view .LVU251
 955              		.loc 1 442 13 is_stmt 0 view .LVU252
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 26


 956 0000 024A     		ldr	r2, .L70
 957 0002 1369     		ldr	r3, [r2, #16]
 958 0004 0343     		orrs	r3, r3, r0
 959 0006 1361     		str	r3, [r2, #16]
 443:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** }
 960              		.loc 1 443 1 view .LVU253
 961 0008 7047     		bx	lr
 962              	.L71:
 963 000a 00BF     		.align	2
 964              	.L70:
 965 000c 00400240 		.word	1073889280
 966              		.cfi_endproc
 967              	.LFE132:
 969              		.section	.text.tsi_hysteresis_off,"ax",%progbits
 970              		.align	1
 971              		.global	tsi_hysteresis_off
 972              		.syntax unified
 973              		.thumb
 974              		.thumb_func
 976              	tsi_hysteresis_off:
 977              	.LVL78:
 978              	.LFB133:
 444:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 445:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** /*!
 446:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \brief      switch off hysteresis pin
 447:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  group_pin: select pin which will be switched off hysteresis
 448:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 one or more parameters can be selected which are shown as below:
 449:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_PHM_GxPy(x=0..5,y=0..3): pin y of group x switch off hysteresis
 450:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[out] none
 451:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \retval     none
 452:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** */
 453:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** void tsi_hysteresis_off(uint32_t group_pin)
 454:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** {
 979              		.loc 1 454 1 is_stmt 1 view -0
 980              		.cfi_startproc
 981              		@ args = 0, pretend = 0, frame = 0
 982              		@ frame_needed = 0, uses_anonymous_args = 0
 983              		@ link register save eliminated.
 455:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     TSI_PHM &= ~group_pin;
 984              		.loc 1 455 5 view .LVU255
 985              		.loc 1 455 13 is_stmt 0 view .LVU256
 986 0000 024A     		ldr	r2, .L73
 987 0002 1369     		ldr	r3, [r2, #16]
 988 0004 23EA0003 		bic	r3, r3, r0
 989 0008 1361     		str	r3, [r2, #16]
 456:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** }
 990              		.loc 1 456 1 view .LVU257
 991 000a 7047     		bx	lr
 992              	.L74:
 993              		.align	2
 994              	.L73:
 995 000c 00400240 		.word	1073889280
 996              		.cfi_endproc
 997              	.LFE133:
 999              		.section	.text.tsi_analog_on,"ax",%progbits
 1000              		.align	1
 1001              		.global	tsi_analog_on
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 27


 1002              		.syntax unified
 1003              		.thumb
 1004              		.thumb_func
 1006              	tsi_analog_on:
 1007              	.LVL79:
 1008              	.LFB134:
 457:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 458:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** /*!
 459:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \brief      switch on analog pin
 460:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  group_pin: select pin which will be switched on analog
 461:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 one or more parameters can be selected which are shown as below:
 462:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_ASW_GxPy(x=0..5,y=0..3):pin y of group x switch on analog
 463:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[out] none
 464:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \retval     none
 465:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** */
 466:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** void tsi_analog_on(uint32_t group_pin)
 467:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** {
 1009              		.loc 1 467 1 is_stmt 1 view -0
 1010              		.cfi_startproc
 1011              		@ args = 0, pretend = 0, frame = 0
 1012              		@ frame_needed = 0, uses_anonymous_args = 0
 1013              		@ link register save eliminated.
 468:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     TSI_ASW |= group_pin;
 1014              		.loc 1 468 5 view .LVU259
 1015              		.loc 1 468 13 is_stmt 0 view .LVU260
 1016 0000 024A     		ldr	r2, .L76
 1017 0002 9369     		ldr	r3, [r2, #24]
 1018 0004 0343     		orrs	r3, r3, r0
 1019 0006 9361     		str	r3, [r2, #24]
 469:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** }
 1020              		.loc 1 469 1 view .LVU261
 1021 0008 7047     		bx	lr
 1022              	.L77:
 1023 000a 00BF     		.align	2
 1024              	.L76:
 1025 000c 00400240 		.word	1073889280
 1026              		.cfi_endproc
 1027              	.LFE134:
 1029              		.section	.text.tsi_analog_off,"ax",%progbits
 1030              		.align	1
 1031              		.global	tsi_analog_off
 1032              		.syntax unified
 1033              		.thumb
 1034              		.thumb_func
 1036              	tsi_analog_off:
 1037              	.LVL80:
 1038              	.LFB135:
 470:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 471:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** /*!
 472:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \brief      switch off analog pin
 473:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  group_pin: select pin which will be switched off analog
 474:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 one or more parameters can be selected which are shown as below:
 475:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_ASW_GxPy(x=0..5,y=0..3):pin y of group x switch off analog
 476:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[out] none
 477:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \retval     none
 478:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** */
 479:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** void tsi_analog_off(uint32_t group_pin)
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 28


 480:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** {
 1039              		.loc 1 480 1 is_stmt 1 view -0
 1040              		.cfi_startproc
 1041              		@ args = 0, pretend = 0, frame = 0
 1042              		@ frame_needed = 0, uses_anonymous_args = 0
 1043              		@ link register save eliminated.
 481:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     TSI_ASW &= ~group_pin;
 1044              		.loc 1 481 5 view .LVU263
 1045              		.loc 1 481 13 is_stmt 0 view .LVU264
 1046 0000 024A     		ldr	r2, .L79
 1047 0002 9369     		ldr	r3, [r2, #24]
 1048 0004 23EA0003 		bic	r3, r3, r0
 1049 0008 9361     		str	r3, [r2, #24]
 482:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** }
 1050              		.loc 1 482 1 view .LVU265
 1051 000a 7047     		bx	lr
 1052              	.L80:
 1053              		.align	2
 1054              	.L79:
 1055 000c 00400240 		.word	1073889280
 1056              		.cfi_endproc
 1057              	.LFE135:
 1059              		.section	.text.tsi_group_enable,"ax",%progbits
 1060              		.align	1
 1061              		.global	tsi_group_enable
 1062              		.syntax unified
 1063              		.thumb
 1064              		.thumb_func
 1066              	tsi_group_enable:
 1067              	.LVL81:
 1068              	.LFB136:
 483:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 484:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** /*!
 485:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \brief      enbale group
 486:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  group: select group to be enabled
 487:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 one or more parameters can be selected which are shown as below:
 488:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_GCTL_GEx(x=0..5): the x group will be enabled
 489:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[out] none
 490:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \retval     none
 491:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** */
 492:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** void tsi_group_enable(uint32_t group)
 493:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** {
 1069              		.loc 1 493 1 is_stmt 1 view -0
 1070              		.cfi_startproc
 1071              		@ args = 0, pretend = 0, frame = 0
 1072              		@ frame_needed = 0, uses_anonymous_args = 0
 1073              		@ link register save eliminated.
 494:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     TSI_GCTL |= group;
 1074              		.loc 1 494 5 view .LVU267
 1075              		.loc 1 494 14 is_stmt 0 view .LVU268
 1076 0000 024A     		ldr	r2, .L82
 1077 0002 136B     		ldr	r3, [r2, #48]
 1078 0004 0343     		orrs	r3, r3, r0
 1079 0006 1363     		str	r3, [r2, #48]
 495:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** }
 1080              		.loc 1 495 1 view .LVU269
 1081 0008 7047     		bx	lr
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 29


 1082              	.L83:
 1083 000a 00BF     		.align	2
 1084              	.L82:
 1085 000c 00400240 		.word	1073889280
 1086              		.cfi_endproc
 1087              	.LFE136:
 1089              		.section	.text.tsi_group_disable,"ax",%progbits
 1090              		.align	1
 1091              		.global	tsi_group_disable
 1092              		.syntax unified
 1093              		.thumb
 1094              		.thumb_func
 1096              	tsi_group_disable:
 1097              	.LVL82:
 1098              	.LFB137:
 496:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 497:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** /*!
 498:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \brief      disbale group
 499:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  group: select group to be disabled
 500:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 one or more parameters can be selected which are shown as below:
 501:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_GCTL_GEx(x=0..5):the x group will be disabled
 502:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[out] none
 503:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \retval     none
 504:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** */
 505:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** void tsi_group_disable(uint32_t group)
 506:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** {
 1099              		.loc 1 506 1 is_stmt 1 view -0
 1100              		.cfi_startproc
 1101              		@ args = 0, pretend = 0, frame = 0
 1102              		@ frame_needed = 0, uses_anonymous_args = 0
 1103              		@ link register save eliminated.
 507:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     TSI_GCTL &= ~group;
 1104              		.loc 1 507 5 view .LVU271
 1105              		.loc 1 507 14 is_stmt 0 view .LVU272
 1106 0000 024A     		ldr	r2, .L85
 1107 0002 136B     		ldr	r3, [r2, #48]
 1108 0004 23EA0003 		bic	r3, r3, r0
 1109 0008 1363     		str	r3, [r2, #48]
 508:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** }
 1110              		.loc 1 508 1 view .LVU273
 1111 000a 7047     		bx	lr
 1112              	.L86:
 1113              		.align	2
 1114              	.L85:
 1115 000c 00400240 		.word	1073889280
 1116              		.cfi_endproc
 1117              	.LFE137:
 1119              		.section	.text.tsi_group_status_get,"ax",%progbits
 1120              		.align	1
 1121              		.global	tsi_group_status_get
 1122              		.syntax unified
 1123              		.thumb
 1124              		.thumb_func
 1126              	tsi_group_status_get:
 1127              	.LVL83:
 1128              	.LFB138:
 509:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 30


 510:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** /*!
 511:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \brief      get group complete status
 512:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  group: select group
 513:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 only one parameter can be selected which is shown as below:
 514:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_GCTL_GCx(x=0..5): get the complete status of group x
 515:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[out] none
 516:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \retval     FlagStatus: group complete status,SET or RESET
 517:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** */
 518:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** FlagStatus tsi_group_status_get(uint32_t group)
 519:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** {
 1129              		.loc 1 519 1 is_stmt 1 view -0
 1130              		.cfi_startproc
 1131              		@ args = 0, pretend = 0, frame = 0
 1132              		@ frame_needed = 0, uses_anonymous_args = 0
 1133              		@ link register save eliminated.
 520:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     FlagStatus flag_status;
 1134              		.loc 1 520 5 view .LVU275
 521:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     if(TSI_GCTL & group){
 1135              		.loc 1 521 5 view .LVU276
 1136              		.loc 1 521 8 is_stmt 0 view .LVU277
 1137 0000 034B     		ldr	r3, .L90
 1138 0002 1B6B     		ldr	r3, [r3, #48]
 1139              		.loc 1 521 7 view .LVU278
 1140 0004 0342     		tst	r3, r0
 1141 0006 01D0     		beq	.L89
 522:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****         flag_status = SET;
 1142              		.loc 1 522 21 view .LVU279
 1143 0008 0120     		movs	r0, #1
 1144              	.LVL84:
 1145              		.loc 1 522 21 view .LVU280
 1146 000a 7047     		bx	lr
 1147              	.LVL85:
 1148              	.L89:
 523:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     }else{
 524:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****         flag_status = RESET;
 1149              		.loc 1 524 21 view .LVU281
 1150 000c 0020     		movs	r0, #0
 1151              	.LVL86:
 525:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     }
 526:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     return flag_status;
 1152              		.loc 1 526 5 is_stmt 1 view .LVU282
 527:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** }
 1153              		.loc 1 527 1 is_stmt 0 view .LVU283
 1154 000e 7047     		bx	lr
 1155              	.L91:
 1156              		.align	2
 1157              	.L90:
 1158 0010 00400240 		.word	1073889280
 1159              		.cfi_endproc
 1160              	.LFE138:
 1162              		.section	.text.tsi_group0_cycle_get,"ax",%progbits
 1163              		.align	1
 1164              		.global	tsi_group0_cycle_get
 1165              		.syntax unified
 1166              		.thumb
 1167              		.thumb_func
 1169              	tsi_group0_cycle_get:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 31


 1170              	.LFB139:
 528:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 529:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** /*!
 530:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \brief      get the cycle number for group0 as soon as a charge-transfer sequence completes
 531:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  none
 532:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[out] none
 533:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \retval     group0 cycle number
 534:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** */
 535:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** uint16_t tsi_group0_cycle_get(void)
 536:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** {
 1171              		.loc 1 536 1 is_stmt 1 view -0
 1172              		.cfi_startproc
 1173              		@ args = 0, pretend = 0, frame = 0
 1174              		@ frame_needed = 0, uses_anonymous_args = 0
 1175              		@ link register save eliminated.
 537:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     return (uint16_t)TSI_G0CYCN;
 1176              		.loc 1 537 5 view .LVU285
 1177              		.loc 1 537 22 is_stmt 0 view .LVU286
 1178 0000 014B     		ldr	r3, .L93
 1179 0002 586B     		ldr	r0, [r3, #52]
 538:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** }
 1180              		.loc 1 538 1 view .LVU287
 1181 0004 80B2     		uxth	r0, r0
 1182 0006 7047     		bx	lr
 1183              	.L94:
 1184              		.align	2
 1185              	.L93:
 1186 0008 00400240 		.word	1073889280
 1187              		.cfi_endproc
 1188              	.LFE139:
 1190              		.section	.text.tsi_group1_cycle_get,"ax",%progbits
 1191              		.align	1
 1192              		.global	tsi_group1_cycle_get
 1193              		.syntax unified
 1194              		.thumb
 1195              		.thumb_func
 1197              	tsi_group1_cycle_get:
 1198              	.LFB140:
 539:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 540:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** /*!
 541:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \brief      get the cycle number for group1 as soon as a charge-transfer sequence completes
 542:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  none
 543:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[out] none
 544:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \retval     group1 cycle number
 545:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** */
 546:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** uint16_t tsi_group1_cycle_get(void)
 547:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** {
 1199              		.loc 1 547 1 is_stmt 1 view -0
 1200              		.cfi_startproc
 1201              		@ args = 0, pretend = 0, frame = 0
 1202              		@ frame_needed = 0, uses_anonymous_args = 0
 1203              		@ link register save eliminated.
 548:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     return (uint16_t)TSI_G1CYCN;
 1204              		.loc 1 548 5 view .LVU289
 1205              		.loc 1 548 22 is_stmt 0 view .LVU290
 1206 0000 014B     		ldr	r3, .L96
 1207 0002 986B     		ldr	r0, [r3, #56]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 32


 549:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** }
 1208              		.loc 1 549 1 view .LVU291
 1209 0004 80B2     		uxth	r0, r0
 1210 0006 7047     		bx	lr
 1211              	.L97:
 1212              		.align	2
 1213              	.L96:
 1214 0008 00400240 		.word	1073889280
 1215              		.cfi_endproc
 1216              	.LFE140:
 1218              		.section	.text.tsi_group2_cycle_get,"ax",%progbits
 1219              		.align	1
 1220              		.global	tsi_group2_cycle_get
 1221              		.syntax unified
 1222              		.thumb
 1223              		.thumb_func
 1225              	tsi_group2_cycle_get:
 1226              	.LFB141:
 550:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 551:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** /*!
 552:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \brief      get the cycle number for group2 as soon as a charge-transfer sequence completes
 553:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  none
 554:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[out] none
 555:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \retval     group2 cycle number
 556:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** */
 557:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** uint16_t tsi_group2_cycle_get(void)
 558:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** {
 1227              		.loc 1 558 1 is_stmt 1 view -0
 1228              		.cfi_startproc
 1229              		@ args = 0, pretend = 0, frame = 0
 1230              		@ frame_needed = 0, uses_anonymous_args = 0
 1231              		@ link register save eliminated.
 559:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     return (uint16_t)TSI_G2CYCN;
 1232              		.loc 1 559 5 view .LVU293
 1233              		.loc 1 559 22 is_stmt 0 view .LVU294
 1234 0000 014B     		ldr	r3, .L99
 1235 0002 D86B     		ldr	r0, [r3, #60]
 560:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** }
 1236              		.loc 1 560 1 view .LVU295
 1237 0004 80B2     		uxth	r0, r0
 1238 0006 7047     		bx	lr
 1239              	.L100:
 1240              		.align	2
 1241              	.L99:
 1242 0008 00400240 		.word	1073889280
 1243              		.cfi_endproc
 1244              	.LFE141:
 1246              		.section	.text.tsi_group3_cycle_get,"ax",%progbits
 1247              		.align	1
 1248              		.global	tsi_group3_cycle_get
 1249              		.syntax unified
 1250              		.thumb
 1251              		.thumb_func
 1253              	tsi_group3_cycle_get:
 1254              	.LFB142:
 561:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 562:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** /*!
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 33


 563:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \brief      get the cycle number for group3 as soon as a charge-transfer sequence completes
 564:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  none
 565:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[out] none
 566:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \retval     group3 cycle number
 567:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** */
 568:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** uint16_t tsi_group3_cycle_get(void)
 569:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** {
 1255              		.loc 1 569 1 is_stmt 1 view -0
 1256              		.cfi_startproc
 1257              		@ args = 0, pretend = 0, frame = 0
 1258              		@ frame_needed = 0, uses_anonymous_args = 0
 1259              		@ link register save eliminated.
 570:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     return (uint16_t)TSI_G3CYCN;
 1260              		.loc 1 570 5 view .LVU297
 1261              		.loc 1 570 22 is_stmt 0 view .LVU298
 1262 0000 014B     		ldr	r3, .L102
 1263 0002 186C     		ldr	r0, [r3, #64]
 571:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** }
 1264              		.loc 1 571 1 view .LVU299
 1265 0004 80B2     		uxth	r0, r0
 1266 0006 7047     		bx	lr
 1267              	.L103:
 1268              		.align	2
 1269              	.L102:
 1270 0008 00400240 		.word	1073889280
 1271              		.cfi_endproc
 1272              	.LFE142:
 1274              		.section	.text.tsi_group4_cycle_get,"ax",%progbits
 1275              		.align	1
 1276              		.global	tsi_group4_cycle_get
 1277              		.syntax unified
 1278              		.thumb
 1279              		.thumb_func
 1281              	tsi_group4_cycle_get:
 1282              	.LFB143:
 572:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 573:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** /*!
 574:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \brief      get the cycle number for group4 as soon as a charge-transfer sequence completes
 575:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  none
 576:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[out] none
 577:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \retval     group4 cycle number
 578:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** */
 579:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** uint16_t tsi_group4_cycle_get(void)
 580:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** {
 1283              		.loc 1 580 1 is_stmt 1 view -0
 1284              		.cfi_startproc
 1285              		@ args = 0, pretend = 0, frame = 0
 1286              		@ frame_needed = 0, uses_anonymous_args = 0
 1287              		@ link register save eliminated.
 581:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     return (uint16_t)TSI_G4CYCN;
 1288              		.loc 1 581 5 view .LVU301
 1289              		.loc 1 581 22 is_stmt 0 view .LVU302
 1290 0000 014B     		ldr	r3, .L105
 1291 0002 586C     		ldr	r0, [r3, #68]
 582:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** }
 1292              		.loc 1 582 1 view .LVU303
 1293 0004 80B2     		uxth	r0, r0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 34


 1294 0006 7047     		bx	lr
 1295              	.L106:
 1296              		.align	2
 1297              	.L105:
 1298 0008 00400240 		.word	1073889280
 1299              		.cfi_endproc
 1300              	.LFE143:
 1302              		.section	.text.tsi_group5_cycle_get,"ax",%progbits
 1303              		.align	1
 1304              		.global	tsi_group5_cycle_get
 1305              		.syntax unified
 1306              		.thumb
 1307              		.thumb_func
 1309              	tsi_group5_cycle_get:
 1310              	.LFB144:
 583:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 584:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** /*!
 585:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \brief      get the cycle number for group5 as soon as a charge-transfer sequence completes
 586:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  none
 587:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[out] none
 588:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \retval     group5 cycle number
 589:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** */
 590:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** uint16_t tsi_group5_cycle_get(void)
 591:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** {
 1311              		.loc 1 591 1 is_stmt 1 view -0
 1312              		.cfi_startproc
 1313              		@ args = 0, pretend = 0, frame = 0
 1314              		@ frame_needed = 0, uses_anonymous_args = 0
 1315              		@ link register save eliminated.
 592:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     return (uint16_t)TSI_G5CYCN;
 1316              		.loc 1 592 5 view .LVU305
 1317              		.loc 1 592 22 is_stmt 0 view .LVU306
 1318 0000 014B     		ldr	r3, .L108
 1319 0002 986C     		ldr	r0, [r3, #72]
 593:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** }
 1320              		.loc 1 593 1 view .LVU307
 1321 0004 80B2     		uxth	r0, r0
 1322 0006 7047     		bx	lr
 1323              	.L109:
 1324              		.align	2
 1325              	.L108:
 1326 0008 00400240 		.word	1073889280
 1327              		.cfi_endproc
 1328              	.LFE144:
 1330              		.section	.text.tsi_flag_clear,"ax",%progbits
 1331              		.align	1
 1332              		.global	tsi_flag_clear
 1333              		.syntax unified
 1334              		.thumb
 1335              		.thumb_func
 1337              	tsi_flag_clear:
 1338              	.LVL87:
 1339              	.LFB145:
 594:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 595:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** /*!
 596:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \brief      clear flag
 597:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  flag: select flag which will be cleared
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 35


 598:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 only one parameter can be selected which is shown as below:
 599:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_FLAG_CTCF: clear charge-transfer complete flag
 600:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_FLAG_MNERR: clear max cycle number error
 601:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[out] none
 602:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \retval     none
 603:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** */
 604:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** void tsi_flag_clear(uint32_t flag)
 605:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** {
 1340              		.loc 1 605 1 is_stmt 1 view -0
 1341              		.cfi_startproc
 1342              		@ args = 0, pretend = 0, frame = 0
 1343              		@ frame_needed = 0, uses_anonymous_args = 0
 1344              		@ link register save eliminated.
 606:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     TSI_INTC |= flag;
 1345              		.loc 1 606 5 view .LVU309
 1346              		.loc 1 606 14 is_stmt 0 view .LVU310
 1347 0000 024A     		ldr	r2, .L111
 1348 0002 9368     		ldr	r3, [r2, #8]
 1349 0004 0343     		orrs	r3, r3, r0
 1350 0006 9360     		str	r3, [r2, #8]
 607:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** }
 1351              		.loc 1 607 1 view .LVU311
 1352 0008 7047     		bx	lr
 1353              	.L112:
 1354 000a 00BF     		.align	2
 1355              	.L111:
 1356 000c 00400240 		.word	1073889280
 1357              		.cfi_endproc
 1358              	.LFE145:
 1360              		.section	.text.tsi_flag_get,"ax",%progbits
 1361              		.align	1
 1362              		.global	tsi_flag_get
 1363              		.syntax unified
 1364              		.thumb
 1365              		.thumb_func
 1367              	tsi_flag_get:
 1368              	.LVL88:
 1369              	.LFB146:
 608:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 609:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** /*!
 610:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \brief      get flag
 611:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  flag:
 612:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 only one parameter can be selected which is shown as below:
 613:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_FLAG_CTCF: charge-transfer complete flag
 614:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_FLAG_MNERR: max cycle bumber error
 615:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[out] none
 616:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \retval     FlagStatus:SET or RESET
 617:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** */
 618:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** FlagStatus tsi_flag_get(uint32_t flag)
 619:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** {
 1370              		.loc 1 619 1 is_stmt 1 view -0
 1371              		.cfi_startproc
 1372              		@ args = 0, pretend = 0, frame = 0
 1373              		@ frame_needed = 0, uses_anonymous_args = 0
 1374              		@ link register save eliminated.
 620:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     FlagStatus flag_status;
 1375              		.loc 1 620 5 view .LVU313
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 36


 621:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     if(TSI_INTF & flag){
 1376              		.loc 1 621 5 view .LVU314
 1377              		.loc 1 621 8 is_stmt 0 view .LVU315
 1378 0000 034B     		ldr	r3, .L116
 1379 0002 DB68     		ldr	r3, [r3, #12]
 1380              		.loc 1 621 7 view .LVU316
 1381 0004 0342     		tst	r3, r0
 1382 0006 01D0     		beq	.L115
 622:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****         flag_status = SET;
 1383              		.loc 1 622 21 view .LVU317
 1384 0008 0120     		movs	r0, #1
 1385              	.LVL89:
 1386              		.loc 1 622 21 view .LVU318
 1387 000a 7047     		bx	lr
 1388              	.LVL90:
 1389              	.L115:
 623:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     }else{
 624:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****         flag_status = RESET;
 1390              		.loc 1 624 21 view .LVU319
 1391 000c 0020     		movs	r0, #0
 1392              	.LVL91:
 625:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     }
 626:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     return flag_status;
 1393              		.loc 1 626 5 is_stmt 1 view .LVU320
 627:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** }
 1394              		.loc 1 627 1 is_stmt 0 view .LVU321
 1395 000e 7047     		bx	lr
 1396              	.L117:
 1397              		.align	2
 1398              	.L116:
 1399 0010 00400240 		.word	1073889280
 1400              		.cfi_endproc
 1401              	.LFE146:
 1403              		.section	.text.tsi_interrupt_enable,"ax",%progbits
 1404              		.align	1
 1405              		.global	tsi_interrupt_enable
 1406              		.syntax unified
 1407              		.thumb
 1408              		.thumb_func
 1410              	tsi_interrupt_enable:
 1411              	.LVL92:
 1412              	.LFB147:
 628:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 629:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** /*!
 630:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \brief      enable TSI interrupt
 631:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  source: select interrupt which will be enabled
 632:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 only one parameter can be selected which is shown as below:
 633:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_INT_CCTCF: charge-transfer complete flag interrupt enable
 634:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_INT_MNERR:  max cycle number error interrupt enable
 635:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[out] none
 636:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \retval     none
 637:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** */
 638:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** void tsi_interrupt_enable(uint32_t source)
 639:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** {
 1413              		.loc 1 639 1 is_stmt 1 view -0
 1414              		.cfi_startproc
 1415              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 37


 1416              		@ frame_needed = 0, uses_anonymous_args = 0
 1417              		@ link register save eliminated.
 640:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     TSI_INTEN |= source;
 1418              		.loc 1 640 5 view .LVU323
 1419              		.loc 1 640 15 is_stmt 0 view .LVU324
 1420 0000 024A     		ldr	r2, .L119
 1421 0002 5368     		ldr	r3, [r2, #4]
 1422 0004 0343     		orrs	r3, r3, r0
 1423 0006 5360     		str	r3, [r2, #4]
 641:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** }
 1424              		.loc 1 641 1 view .LVU325
 1425 0008 7047     		bx	lr
 1426              	.L120:
 1427 000a 00BF     		.align	2
 1428              	.L119:
 1429 000c 00400240 		.word	1073889280
 1430              		.cfi_endproc
 1431              	.LFE147:
 1433              		.section	.text.tsi_interrupt_disable,"ax",%progbits
 1434              		.align	1
 1435              		.global	tsi_interrupt_disable
 1436              		.syntax unified
 1437              		.thumb
 1438              		.thumb_func
 1440              	tsi_interrupt_disable:
 1441              	.LVL93:
 1442              	.LFB148:
 642:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 643:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** /*!
 644:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \brief      disable TSI interrupt
 645:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  source: select interrupt which will be disabled
 646:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 only one parameter can be selected which is shown as below:
 647:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_INT_CCTCF: charge-transfer complete flag interrupt disable
 648:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_INT_MNERR: max cycle number error interrupt disable
 649:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[out] none
 650:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \retval     none
 651:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** */
 652:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** void tsi_interrupt_disable(uint32_t source)
 653:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** {
 1443              		.loc 1 653 1 is_stmt 1 view -0
 1444              		.cfi_startproc
 1445              		@ args = 0, pretend = 0, frame = 0
 1446              		@ frame_needed = 0, uses_anonymous_args = 0
 1447              		@ link register save eliminated.
 654:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     TSI_INTEN &= ~source;
 1448              		.loc 1 654 5 view .LVU327
 1449              		.loc 1 654 15 is_stmt 0 view .LVU328
 1450 0000 024A     		ldr	r2, .L122
 1451 0002 5368     		ldr	r3, [r2, #4]
 1452 0004 23EA0003 		bic	r3, r3, r0
 1453 0008 5360     		str	r3, [r2, #4]
 655:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** }
 1454              		.loc 1 655 1 view .LVU329
 1455 000a 7047     		bx	lr
 1456              	.L123:
 1457              		.align	2
 1458              	.L122:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 38


 1459 000c 00400240 		.word	1073889280
 1460              		.cfi_endproc
 1461              	.LFE148:
 1463              		.section	.text.tsi_interrupt_flag_clear,"ax",%progbits
 1464              		.align	1
 1465              		.global	tsi_interrupt_flag_clear
 1466              		.syntax unified
 1467              		.thumb
 1468              		.thumb_func
 1470              	tsi_interrupt_flag_clear:
 1471              	.LVL94:
 1472              	.LFB149:
 656:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 657:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** /*!
 658:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \brief      clear TSI interrupt flag
 659:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  flag: select flag which will be cleared
 660:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 only one parameter can be selected which is shown as below:
 661:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_INT_FLAG_CTCF: clear charge-transfer complete flag
 662:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_INT_FLAG_MNERR: clear max cycle number error
 663:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[out] none
 664:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \retval     none
 665:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** */
 666:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** void tsi_interrupt_flag_clear(uint32_t flag)
 667:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** {
 1473              		.loc 1 667 1 is_stmt 1 view -0
 1474              		.cfi_startproc
 1475              		@ args = 0, pretend = 0, frame = 0
 1476              		@ frame_needed = 0, uses_anonymous_args = 0
 1477              		@ link register save eliminated.
 668:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     TSI_INTC |= flag;
 1478              		.loc 1 668 5 view .LVU331
 1479              		.loc 1 668 14 is_stmt 0 view .LVU332
 1480 0000 024A     		ldr	r2, .L125
 1481 0002 9368     		ldr	r3, [r2, #8]
 1482 0004 0343     		orrs	r3, r3, r0
 1483 0006 9360     		str	r3, [r2, #8]
 669:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** }
 1484              		.loc 1 669 1 view .LVU333
 1485 0008 7047     		bx	lr
 1486              	.L126:
 1487 000a 00BF     		.align	2
 1488              	.L125:
 1489 000c 00400240 		.word	1073889280
 1490              		.cfi_endproc
 1491              	.LFE149:
 1493              		.section	.text.tsi_interrupt_flag_get,"ax",%progbits
 1494              		.align	1
 1495              		.global	tsi_interrupt_flag_get
 1496              		.syntax unified
 1497              		.thumb
 1498              		.thumb_func
 1500              	tsi_interrupt_flag_get:
 1501              	.LVL95:
 1502              	.LFB150:
 670:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** 
 671:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** /*!
 672:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \brief      get TSI interrupt flag
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 39


 673:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[in]  flag:
 674:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****                 only one parameter can be selected which is shown as below:
 675:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_INT_FLAG_CTCF: charge-transfer complete flag
 676:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****       \arg        TSI_INT_FLAG_MNERR: max Cycle Number Error
 677:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \param[out] none
 678:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     \retval     FlagStatus:SET or RESET
 679:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** */
 680:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** FlagStatus tsi_interrupt_flag_get(uint32_t flag)
 681:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** {
 1503              		.loc 1 681 1 is_stmt 1 view -0
 1504              		.cfi_startproc
 1505              		@ args = 0, pretend = 0, frame = 0
 1506              		@ frame_needed = 0, uses_anonymous_args = 0
 1507              		@ link register save eliminated.
 682:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     uint32_t interrupt_enable = 0U,interrupt_flag = 0U;
 1508              		.loc 1 682 5 view .LVU335
 683:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     interrupt_flag = (TSI_INTF & flag);
 1509              		.loc 1 683 5 view .LVU336
 1510              		.loc 1 683 23 is_stmt 0 view .LVU337
 1511 0000 064B     		ldr	r3, .L131
 1512 0002 DA68     		ldr	r2, [r3, #12]
 1513              	.LVL96:
 684:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     interrupt_enable = (TSI_INTEN & flag);
 1514              		.loc 1 684 5 is_stmt 1 view .LVU338
 1515              		.loc 1 684 25 is_stmt 0 view .LVU339
 1516 0004 5B68     		ldr	r3, [r3, #4]
 1517              		.loc 1 684 22 view .LVU340
 1518 0006 0340     		ands	r3, r3, r0
 1519              	.LVL97:
 685:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     if(interrupt_flag && interrupt_enable){
 1520              		.loc 1 685 5 is_stmt 1 view .LVU341
 1521              		.loc 1 685 7 is_stmt 0 view .LVU342
 1522 0008 0242     		tst	r2, r0
 1523 000a 02D0     		beq	.L129
 1524              		.loc 1 685 23 discriminator 1 view .LVU343
 1525 000c 1BB9     		cbnz	r3, .L130
 686:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****         return SET;
 687:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     }else{
 688:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****         return RESET;
 1526              		.loc 1 688 16 view .LVU344
 1527 000e 0020     		movs	r0, #0
 1528              	.LVL98:
 1529              		.loc 1 688 16 view .LVU345
 1530 0010 7047     		bx	lr
 1531              	.LVL99:
 1532              	.L129:
 1533              		.loc 1 688 16 view .LVU346
 1534 0012 0020     		movs	r0, #0
 1535              	.LVL100:
 1536              		.loc 1 688 16 view .LVU347
 1537 0014 7047     		bx	lr
 1538              	.LVL101:
 1539              	.L130:
 686:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****         return SET;
 1540              		.loc 1 686 16 view .LVU348
 1541 0016 0120     		movs	r0, #1
 1542              	.LVL102:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 40


 689:lib/GD32F3x0/Source/gd32f3x0_tsi.c ****     }
 690:lib/GD32F3x0/Source/gd32f3x0_tsi.c **** }
 1543              		.loc 1 690 1 view .LVU349
 1544 0018 7047     		bx	lr
 1545              	.L132:
 1546 001a 00BF     		.align	2
 1547              	.L131:
 1548 001c 00400240 		.word	1073889280
 1549              		.cfi_endproc
 1550              	.LFE150:
 1552              		.text
 1553              	.Letext0:
 1554              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 1555              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 1556              		.file 4 "lib/CMSIS/GD/GD32F3x0/Include/gd32f3x0.h"
 1557              		.file 5 "lib/GD32F3x0/Include/gd32f3x0_rcu.h"
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 41


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f3x0_tsi.c
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:18     .text.tsi_deinit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:24     .text.tsi_deinit:0000000000000000 tsi_deinit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:50     .text.tsi_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:56     .text.tsi_init:0000000000000000 tsi_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:182    .text.tsi_init:0000000000000060 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:188    .text.tsi_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:194    .text.tsi_enable:0000000000000000 tsi_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:212    .text.tsi_enable:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:217    .text.tsi_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:223    .text.tsi_disable:0000000000000000 tsi_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:241    .text.tsi_disable:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:246    .text.tsi_sample_pin_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:252    .text.tsi_sample_pin_enable:0000000000000000 tsi_sample_pin_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:281    .text.tsi_sample_pin_enable:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:286    .text.tsi_sample_pin_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:292    .text.tsi_sample_pin_disable:0000000000000000 tsi_sample_pin_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:321    .text.tsi_sample_pin_disable:0000000000000018 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:326    .text.tsi_channel_pin_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:332    .text.tsi_channel_pin_enable:0000000000000000 tsi_channel_pin_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:351    .text.tsi_channel_pin_enable:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:356    .text.tsi_channel_pin_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:362    .text.tsi_channel_pin_disable:0000000000000000 tsi_channel_pin_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:381    .text.tsi_channel_pin_disable:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:386    .text.tsi_software_mode_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:392    .text.tsi_software_mode_config:0000000000000000 tsi_software_mode_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:418    .text.tsi_software_mode_config:0000000000000018 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:423    .text.tsi_software_start:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:429    .text.tsi_software_start:0000000000000000 tsi_software_start
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:447    .text.tsi_software_start:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:452    .text.tsi_software_stop:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:458    .text.tsi_software_stop:0000000000000000 tsi_software_stop
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:476    .text.tsi_software_stop:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:481    .text.tsi_hardware_mode_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:487    .text.tsi_hardware_mode_config:0000000000000000 tsi_hardware_mode_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:530    .text.tsi_hardware_mode_config:000000000000002c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:535    .text.tsi_pin_mode_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:541    .text.tsi_pin_mode_config:0000000000000000 tsi_pin_mode_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:579    .text.tsi_pin_mode_config:0000000000000024 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:584    .text.tsi_extend_charge_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:590    .text.tsi_extend_charge_config:0000000000000000 tsi_extend_charge_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:746    .text.tsi_extend_charge_config:000000000000008c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:751    .text.tsi_plus_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:757    .text.tsi_plus_config:0000000000000000 tsi_plus_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:882    .text.tsi_plus_config:0000000000000068 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:887    .text.tsi_max_number_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:893    .text.tsi_max_number_config:0000000000000000 tsi_max_number_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:935    .text.tsi_max_number_config:0000000000000018 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:940    .text.tsi_hysteresis_on:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:946    .text.tsi_hysteresis_on:0000000000000000 tsi_hysteresis_on
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:965    .text.tsi_hysteresis_on:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:970    .text.tsi_hysteresis_off:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:976    .text.tsi_hysteresis_off:0000000000000000 tsi_hysteresis_off
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:995    .text.tsi_hysteresis_off:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1000   .text.tsi_analog_on:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1006   .text.tsi_analog_on:0000000000000000 tsi_analog_on
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s 			page 42


/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1025   .text.tsi_analog_on:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1030   .text.tsi_analog_off:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1036   .text.tsi_analog_off:0000000000000000 tsi_analog_off
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1055   .text.tsi_analog_off:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1060   .text.tsi_group_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1066   .text.tsi_group_enable:0000000000000000 tsi_group_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1085   .text.tsi_group_enable:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1090   .text.tsi_group_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1096   .text.tsi_group_disable:0000000000000000 tsi_group_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1115   .text.tsi_group_disable:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1120   .text.tsi_group_status_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1126   .text.tsi_group_status_get:0000000000000000 tsi_group_status_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1158   .text.tsi_group_status_get:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1163   .text.tsi_group0_cycle_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1169   .text.tsi_group0_cycle_get:0000000000000000 tsi_group0_cycle_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1186   .text.tsi_group0_cycle_get:0000000000000008 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1191   .text.tsi_group1_cycle_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1197   .text.tsi_group1_cycle_get:0000000000000000 tsi_group1_cycle_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1214   .text.tsi_group1_cycle_get:0000000000000008 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1219   .text.tsi_group2_cycle_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1225   .text.tsi_group2_cycle_get:0000000000000000 tsi_group2_cycle_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1242   .text.tsi_group2_cycle_get:0000000000000008 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1247   .text.tsi_group3_cycle_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1253   .text.tsi_group3_cycle_get:0000000000000000 tsi_group3_cycle_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1270   .text.tsi_group3_cycle_get:0000000000000008 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1275   .text.tsi_group4_cycle_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1281   .text.tsi_group4_cycle_get:0000000000000000 tsi_group4_cycle_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1298   .text.tsi_group4_cycle_get:0000000000000008 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1303   .text.tsi_group5_cycle_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1309   .text.tsi_group5_cycle_get:0000000000000000 tsi_group5_cycle_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1326   .text.tsi_group5_cycle_get:0000000000000008 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1331   .text.tsi_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1337   .text.tsi_flag_clear:0000000000000000 tsi_flag_clear
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1356   .text.tsi_flag_clear:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1361   .text.tsi_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1367   .text.tsi_flag_get:0000000000000000 tsi_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1399   .text.tsi_flag_get:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1404   .text.tsi_interrupt_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1410   .text.tsi_interrupt_enable:0000000000000000 tsi_interrupt_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1429   .text.tsi_interrupt_enable:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1434   .text.tsi_interrupt_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1440   .text.tsi_interrupt_disable:0000000000000000 tsi_interrupt_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1459   .text.tsi_interrupt_disable:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1464   .text.tsi_interrupt_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1470   .text.tsi_interrupt_flag_clear:0000000000000000 tsi_interrupt_flag_clear
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1489   .text.tsi_interrupt_flag_clear:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1494   .text.tsi_interrupt_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1500   .text.tsi_interrupt_flag_get:0000000000000000 tsi_interrupt_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBYHpA1.s:1548   .text.tsi_interrupt_flag_get:000000000000001c $d

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
