-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity toe_top_drop_optional_header_fields_512_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    rxEng_dataBuffer3b_dout : IN STD_LOGIC_VECTOR (576 downto 0);
    rxEng_dataBuffer3b_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    rxEng_dataBuffer3b_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    rxEng_dataBuffer3b_empty_n : IN STD_LOGIC;
    rxEng_dataBuffer3b_read : OUT STD_LOGIC;
    rxEng_optionalFieldsMetaFifo_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    rxEng_optionalFieldsMetaFifo_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    rxEng_optionalFieldsMetaFifo_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    rxEng_optionalFieldsMetaFifo_empty_n : IN STD_LOGIC;
    rxEng_optionalFieldsMetaFifo_read : OUT STD_LOGIC;
    rxEng_optionalFieldsFifo_din : OUT STD_LOGIC_VECTOR (319 downto 0);
    rxEng_optionalFieldsFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    rxEng_optionalFieldsFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    rxEng_optionalFieldsFifo_full_n : IN STD_LOGIC;
    rxEng_optionalFieldsFifo_write : OUT STD_LOGIC;
    rxEng_dataBuffer3_din : OUT STD_LOGIC_VECTOR (576 downto 0);
    rxEng_dataBuffer3_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
    rxEng_dataBuffer3_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
    rxEng_dataBuffer3_full_n : IN STD_LOGIC;
    rxEng_dataBuffer3_write : OUT STD_LOGIC;
    rxEng_dataOffsetFifo_din : OUT STD_LOGIC_VECTOR (3 downto 0);
    rxEng_dataOffsetFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    rxEng_dataOffsetFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    rxEng_dataOffsetFifo_full_n : IN STD_LOGIC;
    rxEng_dataOffsetFifo_write : OUT STD_LOGIC );
end;


architecture behav of toe_top_drop_optional_header_fields_512_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv320_lc_3 : STD_LOGIC_VECTOR (319 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_200 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000000";
    constant ap_const_lv32_23F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000111111";
    constant ap_const_lv32_23C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000111100";
    constant ap_const_lv32_240 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv25_13F : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000100111111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv10_200 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv10_1FF : STD_LOGIC_VECTOR (9 downto 0) := "0111111111";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv512_lc_14 : STD_LOGIC_VECTOR (511 downto 0) := "11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv26_0 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    constant ap_const_lv7_3F : STD_LOGIC_VECTOR (6 downto 0) := "0111111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv64_FFFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv61_1 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv61_0 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv16_8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_const_lv319_lc_3 : STD_LOGIC_VECTOR (318 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv320_lc_15 : STD_LOGIC_VECTOR (319 downto 0) := "01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv320_lc_16 : STD_LOGIC_VECTOR (319 downto 0) := "11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110";
    constant ap_const_lv320_lc_17 : STD_LOGIC_VECTOR (319 downto 0) := "11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv32_1FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111111";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal grp_nbreadreq_fu_162_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op13_read_state1 : BOOLEAN;
    signal tmp_i_nbreadreq_fu_176_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op104_read_state1 : BOOLEAN;
    signal ap_predicate_op107_read_state1 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal state_V_1_load_reg_1408 : STD_LOGIC_VECTOR (1 downto 0);
    signal state_V_1_load_reg_1408_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_i_352_reg_1428 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_352_reg_1428_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln582_reg_1590 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op248_write_state3 : BOOLEAN;
    signal icmp_ln1065_78_reg_1453 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_78_reg_1453_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op251_write_state3 : BOOLEAN;
    signal ap_predicate_op253_write_state3 : BOOLEAN;
    signal tmp_i_reg_1550 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_reg_1550_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_599_i_reg_1554 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_599_i_reg_1554_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_reg_1573 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_reg_1573_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_syn_V_reg_1563 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_syn_V_reg_1563_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op257_write_state3 : BOOLEAN;
    signal ap_predicate_op258_write_state3 : BOOLEAN;
    signal ap_predicate_op259_write_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal state_V_1 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal dataOffset_V : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal optionalHeader_header_V : STD_LOGIC_VECTOR (319 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal optionalHeader_ready : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal optionalHeader_idx : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal parseHeader : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal prevWord_data_V_3 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal prevWord_keep_V_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal headerWritten : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal rxEng_optionalFieldsMetaFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal rxEng_dataBuffer3b_blk_n : STD_LOGIC;
    signal rxEng_dataBuffer3_blk_n : STD_LOGIC;
    signal rxEng_dataOffsetFifo_blk_n : STD_LOGIC;
    signal rxEng_optionalFieldsFifo_blk_n : STD_LOGIC;
    signal reg_320 : STD_LOGIC_VECTOR (576 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal reg_320_pp0_iter1_reg : STD_LOGIC_VECTOR (576 downto 0);
    signal optionalHeader_ready_load_load_fu_333_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal optionalHeader_ready_load_reg_1412 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_s_reg_1416 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Val2_61_reg_1422 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_data_V_5_fu_349_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal tmp_data_V_5_reg_1432 : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_fu_292_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_keep_V_4_reg_1437 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln414_fu_361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_reg_1445 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_78_fu_385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln6_fu_391_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln6_reg_1457 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln599_fu_403_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln599_reg_1464 : STD_LOGIC_VECTOR (9 downto 0);
    signal bvh_d_index_fu_409_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal bvh_d_index_reg_1469 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln600_fu_417_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln600_reg_1476 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln600_fu_421_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln600_reg_1481 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln674_fu_427_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln674_reg_1487 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln414_3_fu_445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_3_reg_1492 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln414_fu_451_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln414_reg_1498 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln414_25_fu_499_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal and_ln414_25_reg_1503 : STD_LOGIC_VECTOR (511 downto 0);
    signal icmp_ln414_4_fu_517_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_4_reg_1509 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln414_28_fu_565_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln414_28_reg_1515 : STD_LOGIC_VECTOR (63 downto 0);
    signal sendWord_last_V_5_fu_587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sendWord_last_V_5_reg_1521 : STD_LOGIC_VECTOR (0 downto 0);
    signal sendWord_last_V_5_reg_1521_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln_fu_646_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln_reg_1526 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln4_fu_664_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln4_reg_1533 : STD_LOGIC_VECTOR (5 downto 0);
    signal xor_ln391_fu_748_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal xor_ln391_reg_1540 : STD_LOGIC_VECTOR (511 downto 0);
    signal xor_ln391_1_fu_820_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln391_1_reg_1545 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_dataOffset_V_fu_826_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_dataOffset_V_reg_1558 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_dataOffset_V_reg_1558_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_syn_V_fu_830_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_377_fu_848_p1 : STD_LOGIC_VECTOR (319 downto 0);
    signal tmp_377_reg_1567 : STD_LOGIC_VECTOR (319 downto 0);
    signal tmp_377_reg_1567_pp0_iter1_reg : STD_LOGIC_VECTOR (319 downto 0);
    signal icmp_ln1065_fu_864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_216_fu_1034_p2 : STD_LOGIC_VECTOR (319 downto 0);
    signal or_ln582_fu_1052_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_231_fu_1202_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_231_reg_1594 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_233_fu_1282_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_233_reg_1599 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_238_fu_1364_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_238_reg_1604 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_239_fu_1369_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_239_reg_1609 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_state_V_3_flag_5_i_phi_fu_214_p16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_state_V_3_flag_5_i_reg_211 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln563_fu_888_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_312_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_state_V_3_new_5_i_phi_fu_243_p16 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_state_V_3_new_5_i_reg_240 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln566_fu_929_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln563_fu_894_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln611_fu_637_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_parseHeader_new_1_i_reg_266 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_parseHeader_new_1_i_reg_266 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_015_reg_282 : STD_LOGIC_VECTOR (319 downto 0);
    signal ap_phi_reg_pp0_iter1_p_015_reg_282 : STD_LOGIC_VECTOR (319 downto 0);
    signal ap_phi_reg_pp0_iter2_p_015_reg_282 : STD_LOGIC_VECTOR (319 downto 0);
    signal add_ln67_fu_373_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_V_fu_838_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal p_011_fu_1391_p4 : STD_LOGIC_VECTOR (576 downto 0);
    signal p_010_fu_1399_p4 : STD_LOGIC_VECTOR (576 downto 0);
    signal shl_ln5_fu_353_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln599_fu_399_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_373_fu_433_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln414_33_fu_441_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sub_ln414_14_fu_465_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln414_24_fu_457_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln414_26_fu_471_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln414_35_fu_479_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln414_36_fu_483_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal shl_ln414_10_fu_487_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal lshr_ln414_17_fu_493_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal tmp_375_fu_505_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln414_37_fu_513_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sub_ln414_16_fu_531_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_28_fu_523_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_30_fu_537_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln414_39_fu_545_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln414_40_fu_549_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln414_12_fu_553_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln414_18_fu_559_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln825_1_fu_571_p1 : STD_LOGIC_VECTOR (60 downto 0);
    signal shl_ln825_1_fu_575_p2 : STD_LOGIC_VECTOR (60 downto 0);
    signal grp_fu_302_p4 : STD_LOGIC_VECTOR (60 downto 0);
    signal and_ln825_1_fu_581_p2 : STD_LOGIC_VECTOR (60 downto 0);
    signal bvh_1_fu_605_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln1184_fu_613_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_s_fu_617_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1069_fu_625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln611_fu_631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln621_fu_654_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln622_fu_672_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln621_fu_658_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_fu_682_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln391_fu_690_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln391_fu_694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln391_fu_708_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln391_fu_700_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln391_2_fu_714_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln391_3_fu_722_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln391_4_fu_726_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal shl_ln391_fu_730_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal lshr_ln391_fu_736_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal and_ln391_fu_742_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal sub_ln622_fu_676_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_366_fu_754_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln391_5_fu_762_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal icmp_ln391_1_fu_766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln391_1_fu_780_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln391_3_fu_772_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln391_4_fu_786_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln391_6_fu_794_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln391_7_fu_798_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln391_1_fu_802_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln391_1_fu_808_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln391_3_fu_814_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln563_fu_882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bvh_fu_899_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln825_fu_907_p1 : STD_LOGIC_VECTOR (60 downto 0);
    signal shl_ln825_fu_911_p2 : STD_LOGIC_VECTOR (60 downto 0);
    signal and_ln825_fu_917_p2 : STD_LOGIC_VECTOR (60 downto 0);
    signal p_Result_217_fu_923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln414_fu_960_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal st_fu_964_p3 : STD_LOGIC_VECTOR (319 downto 0);
    signal tmp_378_fu_956_p1 : STD_LOGIC_VECTOR (319 downto 0);
    signal select_ln414_fu_972_p3 : STD_LOGIC_VECTOR (319 downto 0);
    signal tmp_372_fu_979_p4 : STD_LOGIC_VECTOR (319 downto 0);
    signal select_ln414_22_fu_996_p3 : STD_LOGIC_VECTOR (319 downto 0);
    signal select_ln414_23_fu_1003_p3 : STD_LOGIC_VECTOR (319 downto 0);
    signal or_ln414_fu_1010_p2 : STD_LOGIC_VECTOR (319 downto 0);
    signal select_ln414_21_fu_989_p3 : STD_LOGIC_VECTOR (319 downto 0);
    signal xor_ln414_fu_1016_p2 : STD_LOGIC_VECTOR (319 downto 0);
    signal and_ln414_fu_1022_p2 : STD_LOGIC_VECTOR (319 downto 0);
    signal and_ln414_22_fu_1028_p2 : STD_LOGIC_VECTOR (319 downto 0);
    signal xor_ln582_fu_1046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln674_22_fu_1064_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln674_23_fu_1067_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal lshr_ln674_22_fu_1070_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal lshr_ln674_23_fu_1075_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln414_31_fu_1087_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_226_fu_1081_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal lshr_ln414_15_fu_1090_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln674_24_fu_1102_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln674_25_fu_1105_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln674_24_fu_1108_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln674_25_fu_1113_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln414_32_fu_1125_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_228_fu_1119_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln414_16_fu_1128_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln674_26_fu_1140_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal lshr_ln674_26_fu_1143_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal select_ln414_25_fu_1154_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Result_230_fu_1149_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln414_34_fu_1159_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal shl_ln414_fu_1163_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal tmp_374_fu_1169_p4 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_227_fu_1096_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal xor_ln414_5_fu_1186_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal select_ln414_27_fu_1179_p3 : STD_LOGIC_VECTOR (511 downto 0);
    signal and_ln414_26_fu_1191_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal and_ln414_27_fu_1197_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal sub_ln674_13_fu_1208_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln674_27_fu_1213_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln674_27_fu_1217_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln414_15_fu_1228_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_29_fu_1233_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Result_232_fu_1223_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln414_38_fu_1239_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln414_11_fu_1243_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_376_fu_1249_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_229_fu_1134_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln414_6_fu_1266_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln414_31_fu_1259_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln414_29_fu_1271_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln414_30_fu_1277_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln674_fu_1288_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln674_19_fu_1291_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal lshr_ln674_fu_1294_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal lshr_ln674_19_fu_1299_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln414_fu_1311_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_234_fu_1305_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal lshr_ln414_fu_1314_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln674_20_fu_1326_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln674_21_fu_1329_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln674_20_fu_1332_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln674_21_fu_1337_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln414_30_fu_1349_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_236_fu_1343_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln414_14_fu_1352_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_235_fu_1320_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_237_fu_1358_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_409 : BOOLEAN;
    signal ap_condition_327 : BOOLEAN;
    signal ap_condition_394 : BOOLEAN;
    signal ap_condition_443 : BOOLEAN;
    signal ap_condition_425 : BOOLEAN;
    signal ap_condition_64 : BOOLEAN;
    signal ap_condition_1168 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_parseHeader_new_1_i_reg_266_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((state_V_1 = ap_const_lv2_2)) and not((state_V_1 = ap_const_lv2_1)) and (tmp_i_nbreadreq_fu_176_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (icmp_ln1065_fu_864_p2 = ap_const_lv1_0) and (tmp_syn_V_fu_830_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_parseHeader_new_1_i_reg_266 <= ap_const_lv1_1;
            elsif (((not((state_V_1 = ap_const_lv2_2)) and not((state_V_1 = ap_const_lv2_1)) and (tmp_i_nbreadreq_fu_176_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (icmp_ln1065_fu_864_p2 = ap_const_lv1_0) and (tmp_syn_V_fu_830_p3 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((state_V_1 = ap_const_lv2_2)) and not((state_V_1 = ap_const_lv2_1)) and (tmp_i_nbreadreq_fu_176_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (icmp_ln1065_fu_864_p2 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter1_parseHeader_new_1_i_reg_266 <= ap_const_lv1_0;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_parseHeader_new_1_i_reg_266 <= ap_phi_reg_pp0_iter0_parseHeader_new_1_i_reg_266;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_p_015_reg_282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_394)) then
                if ((ap_const_boolean_1 = ap_condition_327)) then 
                    ap_phi_reg_pp0_iter2_p_015_reg_282 <= p_Result_216_fu_1034_p2;
                elsif ((ap_const_boolean_1 = ap_condition_409)) then 
                    ap_phi_reg_pp0_iter2_p_015_reg_282 <= optionalHeader_header_V;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_p_015_reg_282 <= ap_phi_reg_pp0_iter1_p_015_reg_282;
                end if;
            end if; 
        end if;
    end process;

    headerWritten_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_394)) then
                if ((ap_const_boolean_1 = ap_condition_425)) then 
                    headerWritten <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_443)) then 
                    headerWritten <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    optionalHeader_header_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_394)) then
                if ((ap_const_boolean_1 = ap_condition_425)) then 
                    optionalHeader_header_V <= tmp_377_reg_1567;
                elsif ((ap_const_boolean_1 = ap_condition_327)) then 
                    optionalHeader_header_V <= p_Result_216_fu_1034_p2;
                end if;
            end if; 
        end if;
    end process;

    optionalHeader_idx_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1168)) then
                if ((ap_const_boolean_1 = ap_condition_64)) then 
                    optionalHeader_idx <= ap_const_lv16_1;
                elsif (((state_V_1 = ap_const_lv2_1) and (optionalHeader_ready_load_load_fu_333_p1 = ap_const_lv1_0))) then 
                    optionalHeader_idx <= add_ln67_fu_373_p2;
                end if;
            end if; 
        end if;
    end process;

    prevWord_data_V_3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1168)) then
                if ((ap_const_boolean_1 = ap_condition_64)) then 
                    prevWord_data_V_3 <= tmp_data_V_fu_838_p1;
                elsif ((state_V_1 = ap_const_lv2_1)) then 
                    prevWord_data_V_3 <= tmp_data_V_5_fu_349_p1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (state_V_1 = ap_const_lv2_1) and (icmp_ln1065_78_fu_385_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln414_25_reg_1503 <= and_ln414_25_fu_499_p2;
                and_ln414_28_reg_1515 <= and_ln414_28_fu_565_p2;
                    bvh_d_index_reg_1469(5 downto 2) <= bvh_d_index_fu_409_p3(5 downto 2);
                icmp_ln414_3_reg_1492 <= icmp_ln414_3_fu_445_p2;
                icmp_ln414_4_reg_1509 <= icmp_ln414_4_fu_517_p2;
                sendWord_last_V_5_reg_1521 <= sendWord_last_V_5_fu_587_p2;
                    shl_ln6_reg_1457(8 downto 5) <= shl_ln6_fu_391_p3(8 downto 5);
                    sub_ln414_reg_1498(9 downto 5) <= sub_ln414_fu_451_p2(9 downto 5);
                    sub_ln599_reg_1464(9 downto 5) <= sub_ln599_fu_403_p2(9 downto 5);
                    sub_ln600_reg_1481(6 downto 2) <= sub_ln600_fu_421_p2(6 downto 2);
                    sub_ln674_reg_1487(9 downto 5) <= sub_ln674_fu_427_p2(9 downto 5);
                    zext_ln600_reg_1476(5 downto 2) <= zext_ln600_fu_417_p1(5 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter1_p_015_reg_282 <= ap_phi_reg_pp0_iter0_p_015_reg_282;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((state_V_1 = ap_const_lv2_2)) and not((state_V_1 = ap_const_lv2_1)) and (tmp_i_nbreadreq_fu_176_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                dataOffset_V <= tmp_dataOffset_V_fu_826_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (state_V_1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1065_78_reg_1453 <= icmp_ln1065_78_fu_385_p2;
                tmp_data_V_5_reg_1432 <= tmp_data_V_5_fu_349_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1065_78_reg_1453_pp0_iter1_reg <= icmp_ln1065_78_reg_1453;
                icmp_ln1065_reg_1573_pp0_iter1_reg <= icmp_ln1065_reg_1573;
                optionalHeader_ready_load_reg_1412 <= optionalHeader_ready;
                p_Val2_61_reg_1422 <= prevWord_keep_V_6;
                p_Val2_s_reg_1416 <= prevWord_data_V_3;
                reg_320_pp0_iter1_reg <= reg_320;
                sendWord_last_V_5_reg_1521_pp0_iter1_reg <= sendWord_last_V_5_reg_1521;
                state_V_1_load_reg_1408 <= state_V_1;
                state_V_1_load_reg_1408_pp0_iter1_reg <= state_V_1_load_reg_1408;
                tmp_377_reg_1567_pp0_iter1_reg <= tmp_377_reg_1567;
                tmp_599_i_reg_1554_pp0_iter1_reg <= tmp_599_i_reg_1554;
                tmp_dataOffset_V_reg_1558_pp0_iter1_reg <= tmp_dataOffset_V_reg_1558;
                tmp_i_352_reg_1428_pp0_iter1_reg <= tmp_i_352_reg_1428;
                tmp_i_reg_1550_pp0_iter1_reg <= tmp_i_reg_1550;
                tmp_syn_V_reg_1563_pp0_iter1_reg <= tmp_syn_V_reg_1563;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((state_V_1 = ap_const_lv2_2)) and not((state_V_1 = ap_const_lv2_1)) and (tmp_i_nbreadreq_fu_176_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1065_reg_1573 <= icmp_ln1065_fu_864_p2;
                tmp_377_reg_1567 <= tmp_377_fu_848_p1;
                tmp_dataOffset_V_reg_1558 <= tmp_dataOffset_V_fu_826_p1;
                tmp_syn_V_reg_1563 <= rxEng_optionalFieldsMetaFifo_dout(8 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (state_V_1 = ap_const_lv2_1) and (optionalHeader_ready_load_load_fu_333_p1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln414_reg_1445 <= icmp_ln414_fu_361_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not((state_V_1 = ap_const_lv2_2)) and not((state_V_1 = ap_const_lv2_1)) and (tmp_i_nbreadreq_fu_176_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (state_V_1 = ap_const_lv2_1) and (optionalHeader_ready_load_load_fu_333_p1 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                optionalHeader_ready <= ap_const_lv1_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_352_reg_1428 = ap_const_lv1_1) and (state_V_1_load_reg_1408 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                or_ln582_reg_1590 <= or_ln582_fu_1052_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_352_reg_1428 = ap_const_lv1_1) and (state_V_1_load_reg_1408 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1065_78_reg_1453 = ap_const_lv1_0))) then
                p_Result_231_reg_1594 <= p_Result_231_fu_1202_p2;
                p_Result_233_reg_1599 <= p_Result_233_fu_1282_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_V_1_load_reg_1408 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Result_238_reg_1604 <= p_Result_238_fu_1364_p2;
                p_Result_239_reg_1609 <= p_Result_239_fu_1369_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((state_V_1_load_reg_1408 = ap_const_lv2_2)) and not((state_V_1_load_reg_1408 = ap_const_lv2_1)) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_599_i_reg_1554 = ap_const_lv1_1) and (tmp_i_reg_1550 = ap_const_lv1_1))) then
                parseHeader <= ap_phi_reg_pp0_iter1_parseHeader_new_1_i_reg_266;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not((state_V_1 = ap_const_lv2_2)) and not((state_V_1 = ap_const_lv2_1)) and (tmp_i_nbreadreq_fu_176_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (state_V_1 = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                prevWord_keep_V_6 <= rxEng_dataBuffer3b_dout(575 downto 512);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_predicate_op107_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op13_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_320 <= rxEng_dataBuffer3b_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_V_1 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    shl_ln4_reg_1533(5 downto 2) <= shl_ln4_fu_664_p3(5 downto 2);
                    shl_ln_reg_1526(8 downto 5) <= shl_ln_fu_646_p3(8 downto 5);
                xor_ln391_1_reg_1545 <= xor_ln391_1_fu_820_p2;
                xor_ln391_reg_1540 <= xor_ln391_fu_748_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_state_V_3_flag_5_i_phi_fu_214_p16 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                state_V_1 <= ap_phi_mux_state_V_3_new_5_i_phi_fu_243_p16;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((state_V_1 = ap_const_lv2_2)) and not((state_V_1 = ap_const_lv2_1)) and (tmp_i_nbreadreq_fu_176_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_599_i_reg_1554 <= grp_nbreadreq_fu_162_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_V_1 = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_352_reg_1428 <= grp_nbreadreq_fu_162_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((state_V_1 = ap_const_lv2_2)) and not((state_V_1 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_reg_1550 <= tmp_i_nbreadreq_fu_176_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (state_V_1 = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_keep_V_4_reg_1437 <= rxEng_dataBuffer3b_dout(575 downto 512);
            end if;
        end if;
    end process;
    shl_ln6_reg_1457(4 downto 0) <= "00000";
    sub_ln599_reg_1464(4 downto 0) <= "00000";
    bvh_d_index_reg_1469(1 downto 0) <= "00";
    zext_ln600_reg_1476(1 downto 0) <= "00";
    zext_ln600_reg_1476(6) <= '0';
    sub_ln600_reg_1481(1 downto 0) <= "00";
    sub_ln674_reg_1487(4 downto 0) <= "00000";
    sub_ln414_reg_1498(4 downto 0) <= "11111";
    shl_ln_reg_1526(4 downto 0) <= "00000";
    shl_ln4_reg_1533(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln67_fu_373_p2 <= std_logic_vector(unsigned(optionalHeader_idx) + unsigned(ap_const_lv16_1));
    and_ln391_3_fu_814_p2 <= (shl_ln391_1_fu_802_p2 and lshr_ln391_1_fu_808_p2);
    and_ln391_fu_742_p2 <= (shl_ln391_fu_730_p2 and lshr_ln391_fu_736_p2);
    and_ln414_22_fu_1028_p2 <= (xor_ln414_fu_1016_p2 and select_ln414_21_fu_989_p3);
    and_ln414_25_fu_499_p2 <= (shl_ln414_10_fu_487_p2 and lshr_ln414_17_fu_493_p2);
    and_ln414_26_fu_1191_p2 <= (xor_ln414_5_fu_1186_p2 and p_Result_227_fu_1096_p2);
    and_ln414_27_fu_1197_p2 <= (select_ln414_27_fu_1179_p3 and and_ln414_25_reg_1503);
    and_ln414_28_fu_565_p2 <= (shl_ln414_12_fu_553_p2 and lshr_ln414_18_fu_559_p2);
    and_ln414_29_fu_1271_p2 <= (xor_ln414_6_fu_1266_p2 and p_Result_229_fu_1134_p2);
    and_ln414_30_fu_1277_p2 <= (select_ln414_31_fu_1259_p3 and and_ln414_28_reg_1515);
    and_ln414_fu_1022_p2 <= (or_ln414_fu_1010_p2 and optionalHeader_header_V);
    and_ln611_fu_631_p2 <= (xor_ln1069_fu_625_p2 and p_Result_s_fu_617_p3);
    and_ln825_1_fu_581_p2 <= (shl_ln825_1_fu_575_p2 and grp_fu_302_p4);
    and_ln825_fu_917_p2 <= (shl_ln825_fu_911_p2 and grp_fu_302_p4);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter2, rxEng_dataBuffer3b_empty_n, ap_predicate_op13_read_state1, rxEng_optionalFieldsMetaFifo_empty_n, ap_predicate_op104_read_state1, ap_predicate_op107_read_state1, ap_done_reg, rxEng_optionalFieldsFifo_full_n, state_V_1_load_reg_1408_pp0_iter1_reg, ap_predicate_op248_write_state3, rxEng_dataBuffer3_full_n, ap_predicate_op251_write_state3, ap_predicate_op253_write_state3, rxEng_dataOffsetFifo_full_n, ap_predicate_op257_write_state3, ap_predicate_op258_write_state3, ap_predicate_op259_write_state3)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op107_read_state1 = ap_const_boolean_1) and (rxEng_dataBuffer3b_empty_n = ap_const_logic_0)) or ((ap_predicate_op104_read_state1 = ap_const_boolean_1) and (rxEng_optionalFieldsMetaFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op13_read_state1 = ap_const_boolean_1) and (rxEng_dataBuffer3b_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((rxEng_optionalFieldsFifo_full_n = ap_const_logic_0) and (ap_predicate_op258_write_state3 = ap_const_boolean_1)) or ((ap_predicate_op259_write_state3 = ap_const_boolean_1) and (rxEng_dataBuffer3_full_n = ap_const_logic_0)) or ((ap_predicate_op257_write_state3 = ap_const_boolean_1) and (rxEng_dataOffsetFifo_full_n = ap_const_logic_0)) or ((state_V_1_load_reg_1408_pp0_iter1_reg = ap_const_lv2_2) and (rxEng_dataBuffer3_full_n = ap_const_logic_0)) or ((ap_predicate_op253_write_state3 = ap_const_boolean_1) and (rxEng_dataBuffer3_full_n = ap_const_logic_0)) or ((ap_predicate_op251_write_state3 = ap_const_boolean_1) and (rxEng_dataBuffer3_full_n = ap_const_logic_0)) or ((ap_predicate_op248_write_state3 = ap_const_boolean_1) and (rxEng_optionalFieldsFifo_full_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter2, rxEng_dataBuffer3b_empty_n, ap_predicate_op13_read_state1, rxEng_optionalFieldsMetaFifo_empty_n, ap_predicate_op104_read_state1, ap_predicate_op107_read_state1, ap_done_reg, rxEng_optionalFieldsFifo_full_n, state_V_1_load_reg_1408_pp0_iter1_reg, ap_predicate_op248_write_state3, rxEng_dataBuffer3_full_n, ap_predicate_op251_write_state3, ap_predicate_op253_write_state3, rxEng_dataOffsetFifo_full_n, ap_predicate_op257_write_state3, ap_predicate_op258_write_state3, ap_predicate_op259_write_state3)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op107_read_state1 = ap_const_boolean_1) and (rxEng_dataBuffer3b_empty_n = ap_const_logic_0)) or ((ap_predicate_op104_read_state1 = ap_const_boolean_1) and (rxEng_optionalFieldsMetaFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op13_read_state1 = ap_const_boolean_1) and (rxEng_dataBuffer3b_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((rxEng_optionalFieldsFifo_full_n = ap_const_logic_0) and (ap_predicate_op258_write_state3 = ap_const_boolean_1)) or ((ap_predicate_op259_write_state3 = ap_const_boolean_1) and (rxEng_dataBuffer3_full_n = ap_const_logic_0)) or ((ap_predicate_op257_write_state3 = ap_const_boolean_1) and (rxEng_dataOffsetFifo_full_n = ap_const_logic_0)) or ((state_V_1_load_reg_1408_pp0_iter1_reg = ap_const_lv2_2) and (rxEng_dataBuffer3_full_n = ap_const_logic_0)) or ((ap_predicate_op253_write_state3 = ap_const_boolean_1) and (rxEng_dataBuffer3_full_n = ap_const_logic_0)) or ((ap_predicate_op251_write_state3 = ap_const_boolean_1) and (rxEng_dataBuffer3_full_n = ap_const_logic_0)) or ((ap_predicate_op248_write_state3 = ap_const_boolean_1) and (rxEng_optionalFieldsFifo_full_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter2, rxEng_dataBuffer3b_empty_n, ap_predicate_op13_read_state1, rxEng_optionalFieldsMetaFifo_empty_n, ap_predicate_op104_read_state1, ap_predicate_op107_read_state1, ap_done_reg, rxEng_optionalFieldsFifo_full_n, state_V_1_load_reg_1408_pp0_iter1_reg, ap_predicate_op248_write_state3, rxEng_dataBuffer3_full_n, ap_predicate_op251_write_state3, ap_predicate_op253_write_state3, rxEng_dataOffsetFifo_full_n, ap_predicate_op257_write_state3, ap_predicate_op258_write_state3, ap_predicate_op259_write_state3)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op107_read_state1 = ap_const_boolean_1) and (rxEng_dataBuffer3b_empty_n = ap_const_logic_0)) or ((ap_predicate_op104_read_state1 = ap_const_boolean_1) and (rxEng_optionalFieldsMetaFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op13_read_state1 = ap_const_boolean_1) and (rxEng_dataBuffer3b_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((rxEng_optionalFieldsFifo_full_n = ap_const_logic_0) and (ap_predicate_op258_write_state3 = ap_const_boolean_1)) or ((ap_predicate_op259_write_state3 = ap_const_boolean_1) and (rxEng_dataBuffer3_full_n = ap_const_logic_0)) or ((ap_predicate_op257_write_state3 = ap_const_boolean_1) and (rxEng_dataOffsetFifo_full_n = ap_const_logic_0)) or ((state_V_1_load_reg_1408_pp0_iter1_reg = ap_const_lv2_2) and (rxEng_dataBuffer3_full_n = ap_const_logic_0)) or ((ap_predicate_op253_write_state3 = ap_const_boolean_1) and (rxEng_dataBuffer3_full_n = ap_const_logic_0)) or ((ap_predicate_op251_write_state3 = ap_const_boolean_1) and (rxEng_dataBuffer3_full_n = ap_const_logic_0)) or ((ap_predicate_op248_write_state3 = ap_const_boolean_1) and (rxEng_optionalFieldsFifo_full_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(rxEng_dataBuffer3b_empty_n, ap_predicate_op13_read_state1, rxEng_optionalFieldsMetaFifo_empty_n, ap_predicate_op104_read_state1, ap_predicate_op107_read_state1, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op107_read_state1 = ap_const_boolean_1) and (rxEng_dataBuffer3b_empty_n = ap_const_logic_0)) or ((ap_predicate_op104_read_state1 = ap_const_boolean_1) and (rxEng_optionalFieldsMetaFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op13_read_state1 = ap_const_boolean_1) and (rxEng_dataBuffer3b_empty_n = ap_const_logic_0)));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter2_assign_proc : process(rxEng_optionalFieldsFifo_full_n, state_V_1_load_reg_1408_pp0_iter1_reg, ap_predicate_op248_write_state3, rxEng_dataBuffer3_full_n, ap_predicate_op251_write_state3, ap_predicate_op253_write_state3, rxEng_dataOffsetFifo_full_n, ap_predicate_op257_write_state3, ap_predicate_op258_write_state3, ap_predicate_op259_write_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= (((rxEng_optionalFieldsFifo_full_n = ap_const_logic_0) and (ap_predicate_op258_write_state3 = ap_const_boolean_1)) or ((ap_predicate_op259_write_state3 = ap_const_boolean_1) and (rxEng_dataBuffer3_full_n = ap_const_logic_0)) or ((ap_predicate_op257_write_state3 = ap_const_boolean_1) and (rxEng_dataOffsetFifo_full_n = ap_const_logic_0)) or ((state_V_1_load_reg_1408_pp0_iter1_reg = ap_const_lv2_2) and (rxEng_dataBuffer3_full_n = ap_const_logic_0)) or ((ap_predicate_op253_write_state3 = ap_const_boolean_1) and (rxEng_dataBuffer3_full_n = ap_const_logic_0)) or ((ap_predicate_op251_write_state3 = ap_const_boolean_1) and (rxEng_dataBuffer3_full_n = ap_const_logic_0)) or ((ap_predicate_op248_write_state3 = ap_const_boolean_1) and (rxEng_optionalFieldsFifo_full_n = ap_const_logic_0)));
    end process;


    ap_condition_1168_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, grp_nbreadreq_fu_162_p3, ap_block_pp0_stage0_11001)
    begin
                ap_condition_1168 <= ((grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_327_assign_proc : process(state_V_1_load_reg_1408, tmp_i_352_reg_1428, optionalHeader_ready_load_reg_1412)
    begin
                ap_condition_327 <= ((tmp_i_352_reg_1428 = ap_const_lv1_1) and (state_V_1_load_reg_1408 = ap_const_lv2_1) and (optionalHeader_ready_load_reg_1412 = ap_const_lv1_0));
    end process;


    ap_condition_394_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_394 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_409_assign_proc : process(state_V_1_load_reg_1408, tmp_i_352_reg_1428, optionalHeader_ready_load_reg_1412)
    begin
                ap_condition_409 <= ((tmp_i_352_reg_1428 = ap_const_lv1_1) and (state_V_1_load_reg_1408 = ap_const_lv2_1) and (optionalHeader_ready_load_reg_1412 = ap_const_lv1_1));
    end process;


    ap_condition_425_assign_proc : process(state_V_1_load_reg_1408, tmp_i_reg_1550, tmp_599_i_reg_1554)
    begin
                ap_condition_425 <= (not((state_V_1_load_reg_1408 = ap_const_lv2_2)) and not((state_V_1_load_reg_1408 = ap_const_lv2_1)) and (tmp_599_i_reg_1554 = ap_const_lv1_1) and (tmp_i_reg_1550 = ap_const_lv1_1));
    end process;


    ap_condition_443_assign_proc : process(state_V_1_load_reg_1408, tmp_i_352_reg_1428, or_ln582_fu_1052_p2)
    begin
                ap_condition_443 <= ((tmp_i_352_reg_1428 = ap_const_lv1_1) and (state_V_1_load_reg_1408 = ap_const_lv2_1) and (or_ln582_fu_1052_p2 = ap_const_lv1_0));
    end process;


    ap_condition_64_assign_proc : process(tmp_i_nbreadreq_fu_176_p3, state_V_1)
    begin
                ap_condition_64 <= (not((state_V_1 = ap_const_lv2_2)) and not((state_V_1 = ap_const_lv2_1)) and (tmp_i_nbreadreq_fu_176_p3 = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter2, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_state_V_3_flag_5_i_phi_fu_214_p16_assign_proc : process(grp_nbreadreq_fu_162_p3, tmp_i_nbreadreq_fu_176_p3, state_V_1, ap_phi_reg_pp0_iter0_state_V_3_flag_5_i_reg_211, or_ln563_fu_888_p2, grp_fu_312_p3)
    begin
        if (((not((state_V_1 = ap_const_lv2_2)) and not((state_V_1 = ap_const_lv2_1)) and (tmp_i_nbreadreq_fu_176_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_162_p3 = ap_const_lv1_0)) or (not((state_V_1 = ap_const_lv2_2)) and not((state_V_1 = ap_const_lv2_1)) and (tmp_i_nbreadreq_fu_176_p3 = ap_const_lv1_0)) or ((grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (state_V_1 = ap_const_lv2_1) and (grp_fu_312_p3 = ap_const_lv1_0)) or ((grp_nbreadreq_fu_162_p3 = ap_const_lv1_0) and (state_V_1 = ap_const_lv2_1)))) then 
            ap_phi_mux_state_V_3_flag_5_i_phi_fu_214_p16 <= ap_const_lv1_0;
        elsif (((state_V_1 = ap_const_lv2_2) or (not((state_V_1 = ap_const_lv2_2)) and not((state_V_1 = ap_const_lv2_1)) and (tmp_i_nbreadreq_fu_176_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (or_ln563_fu_888_p2 = ap_const_lv1_1)) or (not((state_V_1 = ap_const_lv2_2)) and not((state_V_1 = ap_const_lv2_1)) and (tmp_i_nbreadreq_fu_176_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (or_ln563_fu_888_p2 = ap_const_lv1_0)) or ((grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (state_V_1 = ap_const_lv2_1) and (grp_fu_312_p3 = ap_const_lv1_1)))) then 
            ap_phi_mux_state_V_3_flag_5_i_phi_fu_214_p16 <= ap_const_lv1_1;
        else 
            ap_phi_mux_state_V_3_flag_5_i_phi_fu_214_p16 <= ap_phi_reg_pp0_iter0_state_V_3_flag_5_i_reg_211;
        end if; 
    end process;


    ap_phi_mux_state_V_3_new_5_i_phi_fu_243_p16_assign_proc : process(grp_nbreadreq_fu_162_p3, tmp_i_nbreadreq_fu_176_p3, state_V_1, or_ln563_fu_888_p2, grp_fu_312_p3, ap_phi_reg_pp0_iter0_state_V_3_new_5_i_reg_240, select_ln566_fu_929_p3, zext_ln563_fu_894_p1, select_ln611_fu_637_p3)
    begin
        if (((grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (state_V_1 = ap_const_lv2_1) and (grp_fu_312_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_state_V_3_new_5_i_phi_fu_243_p16 <= select_ln611_fu_637_p3;
        elsif ((not((state_V_1 = ap_const_lv2_2)) and not((state_V_1 = ap_const_lv2_1)) and (tmp_i_nbreadreq_fu_176_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (or_ln563_fu_888_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_state_V_3_new_5_i_phi_fu_243_p16 <= zext_ln563_fu_894_p1;
        elsif ((not((state_V_1 = ap_const_lv2_2)) and not((state_V_1 = ap_const_lv2_1)) and (tmp_i_nbreadreq_fu_176_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (or_ln563_fu_888_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_state_V_3_new_5_i_phi_fu_243_p16 <= select_ln566_fu_929_p3;
        elsif ((state_V_1 = ap_const_lv2_2)) then 
            ap_phi_mux_state_V_3_new_5_i_phi_fu_243_p16 <= ap_const_lv2_0;
        else 
            ap_phi_mux_state_V_3_new_5_i_phi_fu_243_p16 <= ap_phi_reg_pp0_iter0_state_V_3_new_5_i_reg_240;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_p_015_reg_282 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_parseHeader_new_1_i_reg_266 <= "X";
    ap_phi_reg_pp0_iter0_state_V_3_flag_5_i_reg_211 <= "X";
    ap_phi_reg_pp0_iter0_state_V_3_new_5_i_reg_240 <= "XX";

    ap_predicate_op104_read_state1_assign_proc : process(grp_nbreadreq_fu_162_p3, tmp_i_nbreadreq_fu_176_p3, state_V_1)
    begin
                ap_predicate_op104_read_state1 <= (not((state_V_1 = ap_const_lv2_2)) and not((state_V_1 = ap_const_lv2_1)) and (tmp_i_nbreadreq_fu_176_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_162_p3 = ap_const_lv1_1));
    end process;


    ap_predicate_op107_read_state1_assign_proc : process(grp_nbreadreq_fu_162_p3, tmp_i_nbreadreq_fu_176_p3, state_V_1)
    begin
                ap_predicate_op107_read_state1 <= (not((state_V_1 = ap_const_lv2_2)) and not((state_V_1 = ap_const_lv2_1)) and (tmp_i_nbreadreq_fu_176_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_162_p3 = ap_const_lv1_1));
    end process;


    ap_predicate_op13_read_state1_assign_proc : process(grp_nbreadreq_fu_162_p3, state_V_1)
    begin
                ap_predicate_op13_read_state1 <= ((grp_nbreadreq_fu_162_p3 = ap_const_lv1_1) and (state_V_1 = ap_const_lv2_1));
    end process;


    ap_predicate_op248_write_state3_assign_proc : process(state_V_1_load_reg_1408_pp0_iter1_reg, tmp_i_352_reg_1428_pp0_iter1_reg, or_ln582_reg_1590)
    begin
                ap_predicate_op248_write_state3 <= ((or_ln582_reg_1590 = ap_const_lv1_0) and (tmp_i_352_reg_1428_pp0_iter1_reg = ap_const_lv1_1) and (state_V_1_load_reg_1408_pp0_iter1_reg = ap_const_lv2_1));
    end process;


    ap_predicate_op251_write_state3_assign_proc : process(state_V_1_load_reg_1408_pp0_iter1_reg, tmp_i_352_reg_1428_pp0_iter1_reg, icmp_ln1065_78_reg_1453_pp0_iter1_reg)
    begin
                ap_predicate_op251_write_state3 <= ((tmp_i_352_reg_1428_pp0_iter1_reg = ap_const_lv1_1) and (state_V_1_load_reg_1408_pp0_iter1_reg = ap_const_lv2_1) and (icmp_ln1065_78_reg_1453_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op253_write_state3_assign_proc : process(state_V_1_load_reg_1408_pp0_iter1_reg, tmp_i_352_reg_1428_pp0_iter1_reg, icmp_ln1065_78_reg_1453_pp0_iter1_reg)
    begin
                ap_predicate_op253_write_state3 <= ((tmp_i_352_reg_1428_pp0_iter1_reg = ap_const_lv1_1) and (state_V_1_load_reg_1408_pp0_iter1_reg = ap_const_lv2_1) and (icmp_ln1065_78_reg_1453_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op257_write_state3_assign_proc : process(state_V_1_load_reg_1408_pp0_iter1_reg, tmp_i_reg_1550_pp0_iter1_reg, tmp_599_i_reg_1554_pp0_iter1_reg, icmp_ln1065_reg_1573_pp0_iter1_reg, tmp_syn_V_reg_1563_pp0_iter1_reg)
    begin
                ap_predicate_op257_write_state3 <= (not((state_V_1_load_reg_1408_pp0_iter1_reg = ap_const_lv2_1)) and not((state_V_1_load_reg_1408_pp0_iter1_reg = ap_const_lv2_2)) and (tmp_syn_V_reg_1563_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln1065_reg_1573_pp0_iter1_reg = ap_const_lv1_0) and (tmp_599_i_reg_1554_pp0_iter1_reg = ap_const_lv1_1) and (tmp_i_reg_1550_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op258_write_state3_assign_proc : process(state_V_1_load_reg_1408_pp0_iter1_reg, tmp_i_reg_1550_pp0_iter1_reg, tmp_599_i_reg_1554_pp0_iter1_reg, icmp_ln1065_reg_1573_pp0_iter1_reg, tmp_syn_V_reg_1563_pp0_iter1_reg)
    begin
                ap_predicate_op258_write_state3 <= (not((state_V_1_load_reg_1408_pp0_iter1_reg = ap_const_lv2_1)) and not((state_V_1_load_reg_1408_pp0_iter1_reg = ap_const_lv2_2)) and (tmp_syn_V_reg_1563_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln1065_reg_1573_pp0_iter1_reg = ap_const_lv1_0) and (tmp_599_i_reg_1554_pp0_iter1_reg = ap_const_lv1_1) and (tmp_i_reg_1550_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op259_write_state3_assign_proc : process(state_V_1_load_reg_1408_pp0_iter1_reg, tmp_i_reg_1550_pp0_iter1_reg, tmp_599_i_reg_1554_pp0_iter1_reg, icmp_ln1065_reg_1573_pp0_iter1_reg)
    begin
                ap_predicate_op259_write_state3 <= (not((state_V_1_load_reg_1408_pp0_iter1_reg = ap_const_lv2_1)) and not((state_V_1_load_reg_1408_pp0_iter1_reg = ap_const_lv2_2)) and (icmp_ln1065_reg_1573_pp0_iter1_reg = ap_const_lv1_1) and (tmp_599_i_reg_1554_pp0_iter1_reg = ap_const_lv1_1) and (tmp_i_reg_1550_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    bvh_1_fu_605_p3 <= (dataOffset_V & ap_const_lv2_0);
    bvh_d_index_fu_409_p3 <= (dataOffset_V & ap_const_lv2_0);
    bvh_fu_899_p3 <= (tmp_dataOffset_V_fu_826_p1 & ap_const_lv2_0);
    grp_fu_292_p4 <= rxEng_dataBuffer3b_dout(575 downto 512);
    grp_fu_302_p4 <= rxEng_dataBuffer3b_dout(572 downto 512);
    grp_fu_312_p3 <= rxEng_dataBuffer3b_dout(576 downto 576);
    grp_nbreadreq_fu_162_p3 <= (0=>(rxEng_dataBuffer3b_empty_n), others=>'-');
    icmp_ln1065_78_fu_385_p2 <= "1" when (dataOffset_V = ap_const_lv4_0) else "0";
    icmp_ln1065_fu_864_p2 <= "1" when (tmp_dataOffset_V_fu_826_p1 = ap_const_lv4_0) else "0";
    icmp_ln391_1_fu_766_p2 <= "0" when (zext_ln391_5_fu_762_p1 = ap_const_lv26_0) else "1";
    icmp_ln391_fu_694_p2 <= "0" when (zext_ln391_fu_690_p1 = ap_const_lv23_0) else "1";
    icmp_ln414_3_fu_445_p2 <= "0" when (zext_ln414_33_fu_441_p1 = ap_const_lv23_0) else "1";
    icmp_ln414_4_fu_517_p2 <= "0" when (zext_ln414_37_fu_513_p1 = ap_const_lv26_0) else "1";
    icmp_ln414_fu_361_p2 <= "1" when (unsigned(shl_ln5_fu_353_p3) > unsigned(ap_const_lv25_13F)) else "0";
    lshr_ln391_1_fu_808_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln391_7_fu_798_p1(31-1 downto 0)))));
    lshr_ln391_fu_736_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv512_lc_14),to_integer(unsigned('0' & zext_ln391_4_fu_726_p1(31-1 downto 0)))));
    lshr_ln414_14_fu_1352_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln414_30_fu_1349_p1(31-1 downto 0)))));
    lshr_ln414_15_fu_1090_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv512_lc_14),to_integer(unsigned('0' & zext_ln414_31_fu_1087_p1(31-1 downto 0)))));
    lshr_ln414_16_fu_1128_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln414_32_fu_1125_p1(31-1 downto 0)))));
    lshr_ln414_17_fu_493_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv512_lc_14),to_integer(unsigned('0' & zext_ln414_36_fu_483_p1(31-1 downto 0)))));
    lshr_ln414_18_fu_559_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln414_40_fu_549_p1(31-1 downto 0)))));
    lshr_ln414_fu_1314_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv512_lc_14),to_integer(unsigned('0' & zext_ln414_fu_1311_p1(31-1 downto 0)))));
    lshr_ln674_19_fu_1299_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv512_lc_14),to_integer(unsigned('0' & zext_ln674_19_fu_1291_p1(31-1 downto 0)))));
    lshr_ln674_20_fu_1332_p2 <= std_logic_vector(shift_right(unsigned(p_Val2_61_reg_1422),to_integer(unsigned('0' & zext_ln674_20_fu_1326_p1(31-1 downto 0)))));
    lshr_ln674_21_fu_1337_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln674_21_fu_1329_p1(31-1 downto 0)))));
    lshr_ln674_22_fu_1070_p2 <= std_logic_vector(shift_right(unsigned(p_Val2_s_reg_1416),to_integer(unsigned('0' & zext_ln674_22_fu_1064_p1(31-1 downto 0)))));
    lshr_ln674_23_fu_1075_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv512_lc_14),to_integer(unsigned('0' & zext_ln674_23_fu_1067_p1(31-1 downto 0)))));
    lshr_ln674_24_fu_1108_p2 <= std_logic_vector(shift_right(unsigned(p_Val2_61_reg_1422),to_integer(unsigned('0' & zext_ln674_24_fu_1102_p1(31-1 downto 0)))));
    lshr_ln674_25_fu_1113_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln674_25_fu_1105_p1(31-1 downto 0)))));
    lshr_ln674_26_fu_1143_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv512_lc_14),to_integer(unsigned('0' & zext_ln674_26_fu_1140_p1(31-1 downto 0)))));
    lshr_ln674_27_fu_1217_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln674_27_fu_1213_p1(31-1 downto 0)))));
    lshr_ln674_fu_1294_p2 <= std_logic_vector(shift_right(unsigned(p_Val2_s_reg_1416),to_integer(unsigned('0' & zext_ln674_fu_1288_p1(31-1 downto 0)))));
    optionalHeader_ready_load_load_fu_333_p1 <= optionalHeader_ready;
    or_ln414_fu_1010_p2 <= (select_ln414_23_fu_1003_p3 or select_ln414_22_fu_996_p3);
    or_ln563_fu_888_p2 <= (xor_ln563_fu_882_p2 or icmp_ln1065_fu_864_p2);
    or_ln582_fu_1052_p2 <= (xor_ln582_fu_1046_p2 or headerWritten);
    p_010_fu_1399_p4 <= ((ap_const_lv1_1 & p_Result_239_reg_1609) & p_Result_238_reg_1604);
    p_011_fu_1391_p4 <= ((sendWord_last_V_5_reg_1521_pp0_iter1_reg & p_Result_233_reg_1599) & p_Result_231_reg_1594);
    p_Result_216_fu_1034_p2 <= (and_ln414_fu_1022_p2 or and_ln414_22_fu_1028_p2);
    p_Result_217_fu_923_p2 <= "1" when (and_ln825_fu_917_p2 = ap_const_lv61_0) else "0";
    p_Result_226_fu_1081_p2 <= (lshr_ln674_23_fu_1075_p2 and lshr_ln674_22_fu_1070_p2);
    p_Result_227_fu_1096_p2 <= (p_Result_226_fu_1081_p2 and lshr_ln414_15_fu_1090_p2);
    p_Result_228_fu_1119_p2 <= (lshr_ln674_25_fu_1113_p2 and lshr_ln674_24_fu_1108_p2);
    p_Result_229_fu_1134_p2 <= (p_Result_228_fu_1119_p2 and lshr_ln414_16_fu_1128_p2);
    p_Result_230_fu_1149_p2 <= (tmp_data_V_5_reg_1432 and lshr_ln674_26_fu_1143_p2);
    p_Result_231_fu_1202_p2 <= (and_ln414_27_fu_1197_p2 or and_ln414_26_fu_1191_p2);
    p_Result_232_fu_1223_p2 <= (tmp_keep_V_4_reg_1437 and lshr_ln674_27_fu_1217_p2);
    p_Result_233_fu_1282_p2 <= (and_ln414_30_fu_1277_p2 or and_ln414_29_fu_1271_p2);
    p_Result_234_fu_1305_p2 <= (lshr_ln674_fu_1294_p2 and lshr_ln674_19_fu_1299_p2);
    p_Result_235_fu_1320_p2 <= (p_Result_234_fu_1305_p2 and lshr_ln414_fu_1314_p2);
    p_Result_236_fu_1343_p2 <= (lshr_ln674_21_fu_1337_p2 and lshr_ln674_20_fu_1332_p2);
    p_Result_237_fu_1358_p2 <= (p_Result_236_fu_1343_p2 and lshr_ln414_14_fu_1352_p2);
    p_Result_238_fu_1364_p2 <= (xor_ln391_reg_1540 and p_Result_235_fu_1320_p2);
    p_Result_239_fu_1369_p2 <= (xor_ln391_1_reg_1545 and p_Result_237_fu_1358_p2);
    p_Result_s_fu_617_p3 <= grp_fu_292_p4(to_integer(unsigned(zext_ln1184_fu_613_p1)) downto to_integer(unsigned(zext_ln1184_fu_613_p1))) when (to_integer(unsigned(zext_ln1184_fu_613_p1)) >= 0 and to_integer(unsigned(zext_ln1184_fu_613_p1)) <=63) else "-";

    rxEng_dataBuffer3_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, state_V_1_load_reg_1408_pp0_iter1_reg, rxEng_dataBuffer3_full_n, ap_predicate_op251_write_state3, ap_predicate_op253_write_state3, ap_predicate_op259_write_state3, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op259_write_state3 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op253_write_state3 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op251_write_state3 = ap_const_boolean_1)) or ((state_V_1_load_reg_1408_pp0_iter1_reg = ap_const_lv2_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            rxEng_dataBuffer3_blk_n <= rxEng_dataBuffer3_full_n;
        else 
            rxEng_dataBuffer3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxEng_dataBuffer3_din_assign_proc : process(ap_enable_reg_pp0_iter2, state_V_1_load_reg_1408_pp0_iter1_reg, ap_predicate_op251_write_state3, ap_predicate_op253_write_state3, ap_predicate_op259_write_state3, reg_320_pp0_iter1_reg, ap_block_pp0_stage0_01001, p_011_fu_1391_p4, p_010_fu_1399_p4)
    begin
        if (((state_V_1_load_reg_1408_pp0_iter1_reg = ap_const_lv2_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            rxEng_dataBuffer3_din <= p_010_fu_1399_p4;
        elsif ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_predicate_op259_write_state3 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_predicate_op253_write_state3 = ap_const_boolean_1)))) then 
            rxEng_dataBuffer3_din <= reg_320_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_predicate_op251_write_state3 = ap_const_boolean_1))) then 
            rxEng_dataBuffer3_din <= p_011_fu_1391_p4;
        else 
            rxEng_dataBuffer3_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxEng_dataBuffer3_write_assign_proc : process(ap_enable_reg_pp0_iter2, state_V_1_load_reg_1408_pp0_iter1_reg, ap_predicate_op251_write_state3, ap_predicate_op253_write_state3, ap_predicate_op259_write_state3, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op259_write_state3 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op253_write_state3 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op251_write_state3 = ap_const_boolean_1)) or ((state_V_1_load_reg_1408_pp0_iter1_reg = ap_const_lv2_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            rxEng_dataBuffer3_write <= ap_const_logic_1;
        else 
            rxEng_dataBuffer3_write <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_dataBuffer3b_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, rxEng_dataBuffer3b_empty_n, ap_predicate_op13_read_state1, ap_predicate_op107_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if ((((ap_done_reg = ap_const_logic_0) and (ap_predicate_op107_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_done_reg = ap_const_logic_0) and (ap_predicate_op13_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            rxEng_dataBuffer3b_blk_n <= rxEng_dataBuffer3b_empty_n;
        else 
            rxEng_dataBuffer3b_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxEng_dataBuffer3b_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op13_read_state1, ap_predicate_op107_read_state1, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op107_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op13_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            rxEng_dataBuffer3b_read <= ap_const_logic_1;
        else 
            rxEng_dataBuffer3b_read <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_dataOffsetFifo_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, rxEng_dataOffsetFifo_full_n, ap_predicate_op257_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op257_write_state3 = ap_const_boolean_1))) then 
            rxEng_dataOffsetFifo_blk_n <= rxEng_dataOffsetFifo_full_n;
        else 
            rxEng_dataOffsetFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rxEng_dataOffsetFifo_din <= tmp_dataOffset_V_reg_1558_pp0_iter1_reg;

    rxEng_dataOffsetFifo_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op257_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op257_write_state3 = ap_const_boolean_1))) then 
            rxEng_dataOffsetFifo_write <= ap_const_logic_1;
        else 
            rxEng_dataOffsetFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_optionalFieldsFifo_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, rxEng_optionalFieldsFifo_full_n, ap_predicate_op248_write_state3, ap_predicate_op258_write_state3, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op258_write_state3 = ap_const_boolean_1)) or ((ap_predicate_op248_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            rxEng_optionalFieldsFifo_blk_n <= rxEng_optionalFieldsFifo_full_n;
        else 
            rxEng_optionalFieldsFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxEng_optionalFieldsFifo_din_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op248_write_state3, ap_predicate_op258_write_state3, tmp_377_reg_1567_pp0_iter1_reg, ap_phi_reg_pp0_iter2_p_015_reg_282, ap_block_pp0_stage0_01001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then
            if ((ap_predicate_op258_write_state3 = ap_const_boolean_1)) then 
                rxEng_optionalFieldsFifo_din <= tmp_377_reg_1567_pp0_iter1_reg;
            elsif ((ap_predicate_op248_write_state3 = ap_const_boolean_1)) then 
                rxEng_optionalFieldsFifo_din <= ap_phi_reg_pp0_iter2_p_015_reg_282;
            else 
                rxEng_optionalFieldsFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            rxEng_optionalFieldsFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxEng_optionalFieldsFifo_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op248_write_state3, ap_predicate_op258_write_state3, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op258_write_state3 = ap_const_boolean_1)) or ((ap_predicate_op248_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            rxEng_optionalFieldsFifo_write <= ap_const_logic_1;
        else 
            rxEng_optionalFieldsFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_optionalFieldsMetaFifo_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, rxEng_optionalFieldsMetaFifo_empty_n, ap_predicate_op104_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op104_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rxEng_optionalFieldsMetaFifo_blk_n <= rxEng_optionalFieldsMetaFifo_empty_n;
        else 
            rxEng_optionalFieldsMetaFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxEng_optionalFieldsMetaFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op104_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op104_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rxEng_optionalFieldsMetaFifo_read <= ap_const_logic_1;
        else 
            rxEng_optionalFieldsMetaFifo_read <= ap_const_logic_0;
        end if; 
    end process;

    select_ln391_2_fu_714_p3 <= 
        sub_ln391_fu_708_p2 when (icmp_ln391_fu_694_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln391_3_fu_772_p3 <= 
        ap_const_lv7_3F when (icmp_ln391_1_fu_766_p2(0) = '1') else 
        sub_ln622_fu_676_p2;
    select_ln391_4_fu_786_p3 <= 
        sub_ln391_1_fu_780_p2 when (icmp_ln391_1_fu_766_p2(0) = '1') else 
        ap_const_lv7_0;
    select_ln391_fu_700_p3 <= 
        ap_const_lv10_1FF when (icmp_ln391_fu_694_p2(0) = '1') else 
        sub_ln621_fu_658_p2;
    select_ln414_21_fu_989_p3 <= 
        tmp_372_fu_979_p4 when (icmp_ln414_reg_1445(0) = '1') else 
        tmp_378_fu_956_p1;
    select_ln414_22_fu_996_p3 <= 
        ap_const_lv320_lc_15 when (icmp_ln414_reg_1445(0) = '1') else 
        ap_const_lv320_lc_3;
    select_ln414_23_fu_1003_p3 <= 
        ap_const_lv320_lc_16 when (icmp_ln414_reg_1445(0) = '1') else 
        ap_const_lv320_lc_3;
    select_ln414_24_fu_457_p3 <= 
        ap_const_lv10_1FF when (icmp_ln414_3_fu_445_p2(0) = '1') else 
        sub_ln599_fu_403_p2;
    select_ln414_25_fu_1154_p3 <= 
        sub_ln414_reg_1498 when (icmp_ln414_3_reg_1492(0) = '1') else 
        sub_ln599_reg_1464;
    select_ln414_26_fu_471_p3 <= 
        sub_ln414_14_fu_465_p2 when (icmp_ln414_3_fu_445_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln414_27_fu_1179_p3 <= 
        tmp_374_fu_1169_p4 when (icmp_ln414_3_reg_1492(0) = '1') else 
        shl_ln414_fu_1163_p2;
    select_ln414_28_fu_523_p3 <= 
        ap_const_lv7_3F when (icmp_ln414_4_fu_517_p2(0) = '1') else 
        sub_ln600_fu_421_p2;
    select_ln414_29_fu_1233_p3 <= 
        sub_ln414_15_fu_1228_p2 when (icmp_ln414_4_reg_1509(0) = '1') else 
        sub_ln600_reg_1481;
    select_ln414_30_fu_537_p3 <= 
        sub_ln414_16_fu_531_p2 when (icmp_ln414_4_fu_517_p2(0) = '1') else 
        ap_const_lv7_0;
    select_ln414_31_fu_1259_p3 <= 
        tmp_376_fu_1249_p4 when (icmp_ln414_4_reg_1509(0) = '1') else 
        shl_ln414_11_fu_1243_p2;
    select_ln414_fu_972_p3 <= 
        st_fu_964_p3 when (icmp_ln414_reg_1445(0) = '1') else 
        tmp_378_fu_956_p1;
    select_ln566_fu_929_p3 <= 
        ap_const_lv2_0 when (p_Result_217_fu_923_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln611_fu_637_p3 <= 
        ap_const_lv2_2 when (and_ln611_fu_631_p2(0) = '1') else 
        ap_const_lv2_0;
    sendWord_last_V_5_fu_587_p2 <= "1" when (and_ln825_1_fu_581_p2 = ap_const_lv61_0) else "0";
    shl_ln391_1_fu_802_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln391_6_fu_794_p1(31-1 downto 0)))));
    shl_ln391_fu_730_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv512_lc_14),to_integer(unsigned('0' & zext_ln391_3_fu_722_p1(31-1 downto 0)))));
    shl_ln414_10_fu_487_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv512_lc_14),to_integer(unsigned('0' & zext_ln414_35_fu_479_p1(31-1 downto 0)))));
    shl_ln414_11_fu_1243_p2 <= std_logic_vector(shift_left(unsigned(p_Result_232_fu_1223_p2),to_integer(unsigned('0' & zext_ln414_38_fu_1239_p1(31-1 downto 0)))));
    shl_ln414_12_fu_553_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln414_39_fu_545_p1(31-1 downto 0)))));
    shl_ln414_fu_1163_p2 <= std_logic_vector(shift_left(unsigned(p_Result_230_fu_1149_p2),to_integer(unsigned('0' & zext_ln414_34_fu_1159_p1(31-1 downto 0)))));
    shl_ln4_fu_664_p3 <= (dataOffset_V & ap_const_lv2_0);
    shl_ln5_fu_353_p3 <= (optionalHeader_idx & ap_const_lv9_0);
    shl_ln6_fu_391_p3 <= (dataOffset_V & ap_const_lv5_0);
    shl_ln825_1_fu_575_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv61_1),to_integer(unsigned('0' & zext_ln825_1_fu_571_p1(31-1 downto 0)))));
    shl_ln825_fu_911_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv61_1),to_integer(unsigned('0' & zext_ln825_fu_907_p1(31-1 downto 0)))));
    shl_ln_fu_646_p3 <= (dataOffset_V & ap_const_lv5_0);
    st_fu_964_p3 <= (trunc_ln414_fu_960_p1 & ap_const_lv319_lc_3);
    sub_ln391_1_fu_780_p2 <= std_logic_vector(unsigned(ap_const_lv7_3F) - unsigned(sub_ln622_fu_676_p2));
    sub_ln391_fu_708_p2 <= std_logic_vector(unsigned(ap_const_lv10_1FF) - unsigned(sub_ln621_fu_658_p2));
    sub_ln414_14_fu_465_p2 <= std_logic_vector(unsigned(ap_const_lv10_1FF) - unsigned(sub_ln599_fu_403_p2));
    sub_ln414_15_fu_1228_p2 <= std_logic_vector(unsigned(ap_const_lv7_3F) - unsigned(sub_ln600_reg_1481));
    sub_ln414_16_fu_531_p2 <= std_logic_vector(unsigned(ap_const_lv7_3F) - unsigned(sub_ln600_fu_421_p2));
    sub_ln414_fu_451_p2 <= std_logic_vector(unsigned(ap_const_lv10_1FF) - unsigned(sub_ln599_fu_403_p2));
    sub_ln599_fu_403_p2 <= std_logic_vector(signed(ap_const_lv10_200) - signed(zext_ln599_fu_399_p1));
    sub_ln600_fu_421_p2 <= std_logic_vector(signed(ap_const_lv7_40) - signed(zext_ln600_fu_417_p1));
    sub_ln621_fu_658_p2 <= std_logic_vector(signed(ap_const_lv10_200) - signed(zext_ln621_fu_654_p1));
    sub_ln622_fu_676_p2 <= std_logic_vector(signed(ap_const_lv7_40) - signed(zext_ln622_fu_672_p1));
    sub_ln674_13_fu_1208_p2 <= std_logic_vector(signed(ap_const_lv7_40) - signed(zext_ln600_reg_1476));
    sub_ln674_fu_427_p2 <= std_logic_vector(signed(ap_const_lv10_200) - signed(zext_ln599_fu_399_p1));
    tmp_366_fu_754_p3 <= sub_ln622_fu_676_p2(6 downto 6);
    
    tmp_372_fu_979_p4_proc : process(select_ln414_fu_972_p3)
    variable vlo_cpy : STD_LOGIC_VECTOR(320+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(320+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(320 - 1 downto 0);
    variable tmp_372_fu_979_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(320 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(320 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(320 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(9 - 1 downto 0) := ap_const_lv32_13F(9 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(9 - 1 downto 0) := ap_const_lv32_0(9 - 1 downto 0);
        v0_cpy := select_ln414_fu_972_p3;
        if (vlo_cpy(9 - 1 downto 0) > vhi_cpy(9 - 1 downto 0)) then
            vhi_cpy(9-1 downto 0) := std_logic_vector(320-1-unsigned(ap_const_lv32_0(9-1 downto 0)));
            vlo_cpy(9-1 downto 0) := std_logic_vector(320-1-unsigned(ap_const_lv32_13F(9-1 downto 0)));
            for tmp_372_fu_979_p4_i in 0 to 320-1 loop
                v0_cpy(tmp_372_fu_979_p4_i) := select_ln414_fu_972_p3(320-1-tmp_372_fu_979_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(9-1 downto 0)))));

        section := (others=>'0');
        section(9-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(9-1 downto 0)) - unsigned(vlo_cpy(9-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(320-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_372_fu_979_p4 <= resvalue(320-1 downto 0);
    end process;

    tmp_373_fu_433_p3 <= sub_ln599_fu_403_p2(9 downto 9);
    
    tmp_374_fu_1169_p4_proc : process(shl_ln414_fu_1163_p2)
    variable vlo_cpy : STD_LOGIC_VECTOR(512+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(512+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(512 - 1 downto 0);
    variable tmp_374_fu_1169_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(512 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(512 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(512 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(9 - 1 downto 0) := ap_const_lv32_1FF(9 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(9 - 1 downto 0) := ap_const_lv32_0(9 - 1 downto 0);
        v0_cpy := shl_ln414_fu_1163_p2;
        if (vlo_cpy(9 - 1 downto 0) > vhi_cpy(9 - 1 downto 0)) then
            vhi_cpy(9-1 downto 0) := std_logic_vector(512-1-unsigned(ap_const_lv32_0(9-1 downto 0)));
            vlo_cpy(9-1 downto 0) := std_logic_vector(512-1-unsigned(ap_const_lv32_1FF(9-1 downto 0)));
            for tmp_374_fu_1169_p4_i in 0 to 512-1 loop
                v0_cpy(tmp_374_fu_1169_p4_i) := shl_ln414_fu_1163_p2(512-1-tmp_374_fu_1169_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(9-1 downto 0)))));

        section := (others=>'0');
        section(9-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(9-1 downto 0)) - unsigned(vlo_cpy(9-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(512-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_374_fu_1169_p4 <= resvalue(512-1 downto 0);
    end process;

    tmp_375_fu_505_p3 <= sub_ln600_fu_421_p2(6 downto 6);
    
    tmp_376_fu_1249_p4_proc : process(shl_ln414_11_fu_1243_p2)
    variable vlo_cpy : STD_LOGIC_VECTOR(64+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(64+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(64 - 1 downto 0);
    variable tmp_376_fu_1249_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(64 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(64 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(64 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(6 - 1 downto 0) := ap_const_lv32_3F(6 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(6 - 1 downto 0) := ap_const_lv32_0(6 - 1 downto 0);
        v0_cpy := shl_ln414_11_fu_1243_p2;
        if (vlo_cpy(6 - 1 downto 0) > vhi_cpy(6 - 1 downto 0)) then
            vhi_cpy(6-1 downto 0) := std_logic_vector(64-1-unsigned(ap_const_lv32_0(6-1 downto 0)));
            vlo_cpy(6-1 downto 0) := std_logic_vector(64-1-unsigned(ap_const_lv32_3F(6-1 downto 0)));
            for tmp_376_fu_1249_p4_i in 0 to 64-1 loop
                v0_cpy(tmp_376_fu_1249_p4_i) := shl_ln414_11_fu_1243_p2(64-1-tmp_376_fu_1249_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(6-1 downto 0)))));

        section := (others=>'0');
        section(6-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(6-1 downto 0)) - unsigned(vlo_cpy(6-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(64-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_376_fu_1249_p4 <= resvalue(64-1 downto 0);
    end process;

    tmp_377_fu_848_p1 <= rxEng_dataBuffer3b_dout(320 - 1 downto 0);
    tmp_378_fu_956_p1 <= reg_320(320 - 1 downto 0);
    tmp_dataOffset_V_fu_826_p1 <= rxEng_optionalFieldsMetaFifo_dout(4 - 1 downto 0);
    tmp_data_V_5_fu_349_p1 <= rxEng_dataBuffer3b_dout(512 - 1 downto 0);
    tmp_data_V_fu_838_p1 <= rxEng_dataBuffer3b_dout(512 - 1 downto 0);
    tmp_fu_682_p3 <= sub_ln621_fu_658_p2(9 downto 9);
    tmp_i_nbreadreq_fu_176_p3 <= (0=>(rxEng_optionalFieldsMetaFifo_empty_n), others=>'-');
    tmp_syn_V_fu_830_p3 <= rxEng_optionalFieldsMetaFifo_dout(8 downto 8);
    trunc_ln414_fu_960_p1 <= reg_320(1 - 1 downto 0);
    xor_ln1069_fu_625_p2 <= (icmp_ln1065_78_fu_385_p2 xor ap_const_lv1_1);
    xor_ln391_1_fu_820_p2 <= (ap_const_lv64_FFFFFFFFFFFFFFFF xor and_ln391_3_fu_814_p2);
    xor_ln391_fu_748_p2 <= (ap_const_lv512_lc_14 xor and_ln391_fu_742_p2);
    xor_ln414_5_fu_1186_p2 <= (ap_const_lv512_lc_14 xor and_ln414_25_reg_1503);
    xor_ln414_6_fu_1266_p2 <= (ap_const_lv64_FFFFFFFFFFFFFFFF xor and_ln414_28_reg_1515);
    xor_ln414_fu_1016_p2 <= (or_ln414_fu_1010_p2 xor ap_const_lv320_lc_17);
    xor_ln563_fu_882_p2 <= (grp_fu_312_p3 xor ap_const_lv1_1);
    xor_ln582_fu_1046_p2 <= (parseHeader xor ap_const_lv1_1);
    zext_ln1184_fu_613_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bvh_1_fu_605_p3),32));
    zext_ln391_3_fu_722_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln391_fu_700_p3),512));
    zext_ln391_4_fu_726_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln391_2_fu_714_p3),512));
    zext_ln391_5_fu_762_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_366_fu_754_p3),26));
    zext_ln391_6_fu_794_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln391_3_fu_772_p3),64));
    zext_ln391_7_fu_798_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln391_4_fu_786_p3),64));
    zext_ln391_fu_690_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_682_p3),23));
    zext_ln414_30_fu_1349_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln4_reg_1533),64));
    zext_ln414_31_fu_1087_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln6_reg_1457),512));
    zext_ln414_32_fu_1125_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bvh_d_index_reg_1469),64));
    zext_ln414_33_fu_441_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_373_fu_433_p3),23));
    zext_ln414_34_fu_1159_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln414_25_fu_1154_p3),512));
    zext_ln414_35_fu_479_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln414_24_fu_457_p3),512));
    zext_ln414_36_fu_483_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln414_26_fu_471_p3),512));
    zext_ln414_37_fu_513_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_375_fu_505_p3),26));
    zext_ln414_38_fu_1239_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln414_29_fu_1233_p3),64));
    zext_ln414_39_fu_545_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln414_28_fu_523_p3),64));
    zext_ln414_40_fu_549_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln414_30_fu_537_p3),64));
    zext_ln414_fu_1311_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_reg_1526),512));
    zext_ln563_fu_894_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln563_fu_882_p2),2));
    zext_ln599_fu_399_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln6_fu_391_p3),10));
    zext_ln600_fu_417_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bvh_d_index_fu_409_p3),7));
    zext_ln621_fu_654_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_646_p3),10));
    zext_ln622_fu_672_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln4_fu_664_p3),7));
    zext_ln674_19_fu_1291_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_reg_1526),512));
    zext_ln674_20_fu_1326_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln4_reg_1533),64));
    zext_ln674_21_fu_1329_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln4_reg_1533),64));
    zext_ln674_22_fu_1064_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln6_reg_1457),512));
    zext_ln674_23_fu_1067_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln6_reg_1457),512));
    zext_ln674_24_fu_1102_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bvh_d_index_reg_1469),64));
    zext_ln674_25_fu_1105_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bvh_d_index_reg_1469),64));
    zext_ln674_26_fu_1140_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln674_reg_1487),512));
    zext_ln674_27_fu_1213_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln674_13_fu_1208_p2),64));
    zext_ln674_fu_1288_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_reg_1526),512));
    zext_ln825_1_fu_571_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bvh_d_index_fu_409_p3),61));
    zext_ln825_fu_907_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bvh_fu_899_p3),61));
end behav;
