<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1699384744" />
    <testcase name="testbench" classname="testbench" file="/home/neelvora/Projects/Verilog/verilog/testbench.py" lineno="41" time="5.852036952972412" sim_time_ns="5198.001" ratio_time="888.2378976366155" />
  </testsuite>
</testsuites>
