Hello,

This is my clock divider design in VHDL, and Ive also included a test bench code in there.

Doesnt get any simpler than this.

Good Luck.
