simSeconds 0.063421241332
simTicks 63421161496.679
finalTick 209346370051802.53
simFreq 1000002000000.0
hostSeconds 199.17163456
hostTickRate 318557440.7619871
hostMemory 52603878.303484
simInsts 110000236.68055902
simOps 132145258.40346499
hostInstRate 552527.9377159999
hostOpRate 663763.167804
system.clk_domain.clock 1000.0019999999998
system.cpu_clk_domain.clock 500.0009999999999
system.cpu_voltage_domain.voltage 1.0000019999999998
system.l2.demandHits::switch_cpus.inst 805024.7296460001
system.l2.demandHits::switch_cpus.data 416473.09726700006
system.l2.demandHits::total 1221497.826913
system.l2.overallHits::switch_cpus.inst 805024.7296460001
system.l2.overallHits::switch_cpus.data 416473.09726700006
system.l2.overallHits::total 1221497.826913
system.l2.demandMisses::cpu.inst 3.5665659999999995
system.l2.demandMisses::cpu.data 5.406250999999999
system.l2.demandMisses::switch_cpus.inst 1314.801227
system.l2.demandMisses::switch_cpus.data 145797.816832
system.l2.demandMisses::total 147112.618059
system.l2.overallMisses::cpu.inst 3.5665659999999995
system.l2.overallMisses::cpu.data 5.406250999999999
system.l2.overallMisses::switch_cpus.inst 1314.801227
system.l2.overallMisses::switch_cpus.data 145797.816832
system.l2.overallMisses::total 147112.618059
system.l2.demandMissLatency::switch_cpus.inst 105009660.647
system.l2.demandMissLatency::switch_cpus.data 12098812765.4045
system.l2.demandMissLatency::total 12203822426.0515
system.l2.overallMissLatency::switch_cpus.inst 105009660.647
system.l2.overallMissLatency::switch_cpus.data 12098812765.4045
system.l2.overallMissLatency::total 12203822426.0515
system.l2.demandAccesses::cpu.inst 3.5665659999999995
system.l2.demandAccesses::cpu.data 5.406250999999999
system.l2.demandAccesses::switch_cpus.inst 806339.5308730002
system.l2.demandAccesses::switch_cpus.data 562270.9140990002
system.l2.demandAccesses::total 1368610.4449719999
system.l2.overallAccesses::cpu.inst 3.5665659999999995
system.l2.overallAccesses::cpu.data 5.406250999999999
system.l2.overallAccesses::switch_cpus.inst 806339.5308730002
system.l2.overallAccesses::switch_cpus.data 562270.9140990002
system.l2.overallAccesses::total 1368610.4449719999
system.l2.demandMissRate::cpu.inst 1.0000019999999998
system.l2.demandMissRate::cpu.data 1.0000019999999998
system.l2.demandMissRate::switch_cpus.inst 0.001645872536
system.l2.demandMissRate::switch_cpus.data 0.26091928506900003
system.l2.demandMissRate::total 0.10754976144100001
system.l2.overallMissRate::cpu.inst 1.0000019999999998
system.l2.overallMissRate::cpu.data 1.0000019999999998
system.l2.overallMissRate::switch_cpus.inst 0.001645872536
system.l2.overallMissRate::switch_cpus.data 0.26091928506900003
system.l2.overallMissRate::total 0.10754976144100001
system.l2.demandAvgMissLatency::switch_cpus.inst 83537.20355167154
system.l2.demandAvgMissLatency::switch_cpus.data 82984.43061620634
system.l2.demandAvgMissLatency::total 82954.64019851682
system.l2.overallAvgMissLatency::switch_cpus.inst 83537.20355167154
system.l2.overallAvgMissLatency::switch_cpus.data 82984.43061620634
system.l2.overallAvgMissLatency::total 82954.64019851682
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.writebacks::writebacks 10333.365211000002
system.l2.writebacks::total 10333.365211000002
system.l2.demandMshrMisses::switch_cpus.inst 1314.801227
system.l2.demandMshrMisses::switch_cpus.data 145797.816832
system.l2.demandMshrMisses::total 147112.618059
system.l2.overallMshrMisses::switch_cpus.inst 1314.801227
system.l2.overallMshrMisses::switch_cpus.data 145797.816832
system.l2.overallMshrMisses::total 147112.618059
system.l2.demandMshrMissLatency::switch_cpus.inst 91861648.37699999
system.l2.demandMshrMissLatency::switch_cpus.data 10640834595.64738
system.l2.demandMshrMissLatency::total 10732696244.024378
system.l2.overallMshrMissLatency::switch_cpus.inst 91861648.37699999
system.l2.overallMshrMissLatency::switch_cpus.data 10640834595.64738
system.l2.overallMshrMissLatency::total 10732696244.024378
system.l2.demandMshrMissRate::switch_cpus.inst 0.001645872536
system.l2.demandMshrMissRate::switch_cpus.data 0.26091928506900003
system.l2.demandMshrMissRate::total 0.10754976144100001
system.l2.overallMshrMissRate::switch_cpus.inst 0.001645872536
system.l2.overallMshrMissRate::switch_cpus.data 0.26091928506900003
system.l2.overallMshrMissRate::total 0.10754976144100001
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 73537.18355167151
system.l2.demandAvgMshrMissLatency::switch_cpus.data 72984.41058928006
system.l2.demandAvgMshrMissLatency::total 72954.62017179329
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 73537.18355167151
system.l2.overallAvgMshrMissLatency::switch_cpus.data 72984.41058928006
system.l2.overallAvgMshrMissLatency::total 72954.62017179329
system.l2.replacements 131758.983277
system.l2.ReadCleanReq.hits::switch_cpus.inst 805024.7296460001
system.l2.ReadCleanReq.hits::total 805024.7296460001
system.l2.ReadCleanReq.misses::cpu.inst 3.5665659999999995
system.l2.ReadCleanReq.misses::switch_cpus.inst 1314.801227
system.l2.ReadCleanReq.misses::total 1314.801227
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 105009660.647
system.l2.ReadCleanReq.missLatency::total 105009660.647
system.l2.ReadCleanReq.accesses::cpu.inst 3.5665659999999995
system.l2.ReadCleanReq.accesses::switch_cpus.inst 806339.5308730002
system.l2.ReadCleanReq.accesses::total 806339.5308730002
system.l2.ReadCleanReq.missRate::cpu.inst 1.0000019999999998
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.001645872536
system.l2.ReadCleanReq.missRate::total 0.001645872536
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 83537.20355167154
system.l2.ReadCleanReq.avgMissLatency::total 83537.20355167154
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 1314.801227
system.l2.ReadCleanReq.mshrMisses::total 1314.801227
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 91861648.37699999
system.l2.ReadCleanReq.mshrMissLatency::total 91861648.37699999
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.001645872536
system.l2.ReadCleanReq.mshrMissRate::total 0.001645872536
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 73537.18355167151
system.l2.ReadCleanReq.avgMshrMissLatency::total 73537.18355167151
system.l2.ReadExReq.hits::switch_cpus.data 65869.594166
system.l2.ReadExReq.hits::total 65869.594166
system.l2.ReadExReq.misses::cpu.data 1.103757
system.l2.ReadExReq.misses::switch_cpus.data 670.3198639999999
system.l2.ReadExReq.misses::total 670.6560289999999
system.l2.ReadExReq.missLatency::switch_cpus.data 54731647.63600001
system.l2.ReadExReq.missLatency::total 54731647.63600001
system.l2.ReadExReq.accesses::cpu.data 1.103757
system.l2.ReadExReq.accesses::switch_cpus.data 66529.25174200001
system.l2.ReadExReq.accesses::total 66529.25174200001
system.l2.ReadExReq.missRate::cpu.data 0.6416759999999999
system.l2.ReadExReq.missRate::switch_cpus.data 0.011343435628999999
system.l2.ReadExReq.missRate::total 0.011394117971
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 83417.08407542789
system.l2.ReadExReq.avgMissLatency::total 82322.30747501382
system.l2.ReadExReq.mshrMisses::switch_cpus.data 670.3198639999999
system.l2.ReadExReq.mshrMisses::total 670.3198639999999
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 48028447.558879994
system.l2.ReadExReq.mshrMissLatency::total 48028447.558879994
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.011343435628999999
system.l2.ReadExReq.mshrMissRate::total 0.011343178036999997
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 73417.06404468388
system.l2.ReadExReq.avgMshrMissLatency::total 73417.06404468388
system.l2.ReadSharedReq.hits::switch_cpus.data 350603.503101
system.l2.ReadSharedReq.hits::total 350603.503101
system.l2.ReadSharedReq.misses::cpu.data 4.302494000000001
system.l2.ReadSharedReq.misses::switch_cpus.data 145138.15925599998
system.l2.ReadSharedReq.misses::total 145138.15925599998
system.l2.ReadSharedReq.missLatency::switch_cpus.data 12044961188.76
system.l2.ReadSharedReq.missLatency::total 12044961188.76
system.l2.ReadSharedReq.accesses::cpu.data 4.302494000000001
system.l2.ReadSharedReq.accesses::switch_cpus.data 495741.6623570001
system.l2.ReadSharedReq.accesses::total 495741.6623570001
system.l2.ReadSharedReq.missRate::cpu.data 0.9005630000000001
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.2951407692380001
system.l2.ReadSharedReq.missRate::total 0.2951407692380001
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 82987.01744219387
system.l2.ReadSharedReq.avgMissLatency::total 82987.01744219387
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 145138.15925599998
system.l2.ReadSharedReq.mshrMisses::total 145138.15925599998
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 10593579596.199999
system.l2.ReadSharedReq.mshrMissLatency::total 10593579596.199999
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.2951407692380001
system.l2.ReadSharedReq.mshrMissRate::total 0.2951407692380001
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 72986.99744219384
system.l2.ReadSharedReq.avgMshrMissLatency::total 72986.99744219384
system.l2.WritebackClean.hits::writebacks 806269.400254
system.l2.WritebackClean.hits::total 806269.400254
system.l2.WritebackClean.accesses::writebacks 806269.400254
system.l2.WritebackClean.accesses::total 806269.400254
system.l2.WritebackDirty.hits::writebacks 200628.633326
system.l2.WritebackDirty.hits::total 200628.633326
system.l2.WritebackDirty.accesses::writebacks 200628.633326
system.l2.WritebackDirty.accesses::total 200628.633326
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 63421161496.679
system.l2.tags.tagsInUse 31529.74899104141
system.l2.tags.totalRefs 3016408.7692200006
system.l2.tags.sampledRefs 164527.04881299997
system.l2.tags.avgRefs 18.362982386297002
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 1.22624987121
system.l2.tags.occupancies::cpu.data 2.9372200347849997
system.l2.tags.occupancies::switch_cpus.inst 462.773236283042
system.l2.tags.occupancies::switch_cpus.data 31014.468708425306
system.l2.tags.avgOccs::cpu.inst 3.739038500000001e-05
system.l2.tags.avgOccs::cpu.data 8.979127e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.014122611252
system.l2.tags.avgOccs::switch_cpus.data 0.946486514871
system.l2.tags.avgOccs::total 0.9622117032650002
system.l2.tags.occupanciesTaskId::1024 32768.065535999995
system.l2.tags.ageTaskId_1024::0 25.401116000000002
system.l2.tags.ageTaskId_1024::1 221.25277
system.l2.tags.ageTaskId_1024::2 2120.2429769999994
system.l2.tags.ageTaskId_1024::3 20087.546245
system.l2.tags.ratioOccsTaskId::1024 1.0000019999999998
system.l2.tags.tagAccesses 22044671.945244998
system.l2.tags.dataAccesses 22044671.945244998
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 63421161496.679
system.mem_ctrls.avgPriority_writebacks::samples 10333.365211000002
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 1314.801227
system.mem_ctrls.avgPriority_switch_cpus.data::samples 145780.031518
system.mem_ctrls.priorityMinLatency 1.8750037500000003e-08
system.mem_ctrls.priorityMaxLatency 0.009812053181972749
system.mem_ctrls.numReadWriteTurnArounds 588.369363
system.mem_ctrls.numWriteReadTurnArounds 588.369363
system.mem_ctrls.numStayReadState 318838.29554699996
system.mem_ctrls.numStayWriteState 9737.747183999998
system.mem_ctrls.readReqs 147112.618059
system.mem_ctrls.writeReqs 10333.365211000002
system.mem_ctrls.readBursts 147112.618059
system.mem_ctrls.writeBursts 10333.365211000002
system.mem_ctrls.servicedByWrQ 17.785313999999996
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.034148
system.mem_ctrls.avgWrQLen 24.457524350000003
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 147112.618059
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 10333.365211000002
system.mem_ctrls.rdQLenPdf::0 134969.10246300002
system.mem_ctrls.rdQLenPdf::1 11890.223806000002
system.mem_ctrls.rdQLenPdf::2 224.51268200000004
system.mem_ctrls.rdQLenPdf::3 9.751311000000001
system.mem_ctrls.rdQLenPdf::4 1.2424830000000002
system.mem_ctrls.rdQLenPdf::5 0.0
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.000576
system.mem_ctrls.wrQLenPdf::1 0.09713699999999999
system.mem_ctrls.wrQLenPdf::2 0.09713699999999999
system.mem_ctrls.wrQLenPdf::3 0.311412
system.mem_ctrls.wrQLenPdf::4 0.35314500000000004
system.mem_ctrls.wrQLenPdf::5 0.380199
system.mem_ctrls.wrQLenPdf::6 0.423659
system.mem_ctrls.wrQLenPdf::7 0.47417000000000004
system.mem_ctrls.wrQLenPdf::8 0.709888
system.mem_ctrls.wrQLenPdf::9 0.7205370000000001
system.mem_ctrls.wrQLenPdf::10 0.735359
system.mem_ctrls.wrQLenPdf::11 0.735359
system.mem_ctrls.wrQLenPdf::12 0.735359
system.mem_ctrls.wrQLenPdf::13 0.735359
system.mem_ctrls.wrQLenPdf::14 0.735359
system.mem_ctrls.wrQLenPdf::15 445.743547
system.mem_ctrls.wrQLenPdf::16 453.42121899999995
system.mem_ctrls.wrQLenPdf::17 586.498393
system.mem_ctrls.wrQLenPdf::18 589.274821
system.mem_ctrls.wrQLenPdf::19 589.1668259999999
system.mem_ctrls.wrQLenPdf::20 589.244594
system.mem_ctrls.wrQLenPdf::21 589.097254
system.mem_ctrls.wrQLenPdf::22 589.2470740000001
system.mem_ctrls.wrQLenPdf::23 589.30522
system.mem_ctrls.wrQLenPdf::24 589.133108
system.mem_ctrls.wrQLenPdf::25 589.3768039999999
system.mem_ctrls.wrQLenPdf::26 589.092999
system.mem_ctrls.wrQLenPdf::27 590.0243619999999
system.mem_ctrls.wrQLenPdf::28 589.52242
system.mem_ctrls.wrQLenPdf::29 592.489463
system.mem_ctrls.wrQLenPdf::30 588.687278
system.mem_ctrls.wrQLenPdf::31 588.410835
system.mem_ctrls.wrQLenPdf::32 588.373971
system.mem_ctrls.wrQLenPdf::33 0.00576
system.mem_ctrls.wrQLenPdf::34 0.00288
system.mem_ctrls.wrQLenPdf::35 0.000576
system.mem_ctrls.wrQLenPdf::36 0.000576
system.mem_ctrls.wrQLenPdf::37 0.000576
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 1138.2600959999997
system.mem_ctrls.bytesReadSys 9415207.555776
system.mem_ctrls.bytesWrittenSys 661335.3735040001
system.mem_ctrls.avgRdBWSys 148420460.15226915
system.mem_ctrls.avgWrBWSys 10446240.183428163
system.mem_ctrls.totGap 63341907838.542496
system.mem_ctrls.avgGap 402627.82996188995
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 84147.278528
system.mem_ctrls.requestorReadBytes::switch_cpus.data 9329922.017152
system.mem_ctrls.requestorReadRate::switch_cpus.inst 1322815.795162459
system.mem_ctrls.requestorReadRate::switch_cpus.data 147079705.03385553
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 1314.801227
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 145797.816832
system.mem_ctrls.requestorWriteAccesses::writebacks 10333.365211000002
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 37794523.70325
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 4638697105.548749
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 32370.60543835
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 31816.716870170003
system.mem_ctrls.requestorWriteAvgLat::writebacks 161477800.74526644
system.mem_ctrls.dram.bytesRead::cpu.inst 228.26022399999997
system.mem_ctrls.dram.bytesRead::cpu.data 346.00006399999995
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 84147.278528
system.mem_ctrls.dram.bytesRead::switch_cpus.data 9331060.277248
system.mem_ctrls.dram.bytesRead::total 9415207.555776
system.mem_ctrls.dram.bytesInstRead::cpu.inst 228.26022399999997
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 84147.278528
system.mem_ctrls.dram.bytesInstRead::total 84147.278528
system.mem_ctrls.dram.bytesWritten::writebacks 661335.3735040001
system.mem_ctrls.dram.bytesWritten::total 661335.3735040001
system.mem_ctrls.dram.numReads::cpu.inst 3.5665659999999995
system.mem_ctrls.dram.numReads::cpu.data 5.406250999999999
system.mem_ctrls.dram.numReads::switch_cpus.inst 1314.801227
system.mem_ctrls.dram.numReads::switch_cpus.data 145797.816832
system.mem_ctrls.dram.numReads::total 147112.618059
system.mem_ctrls.dram.numWrites::writebacks 10333.365211000002
system.mem_ctrls.dram.numWrites::total 10333.365211000002
system.mem_ctrls.dram.bwRead::cpu.inst 35033.774466
system.mem_ctrls.dram.bwRead::cpu.data 52600.767268
system.mem_ctrls.dram.bwRead::switch_cpus.inst 1322815.753719
system.mem_ctrls.dram.bwRead::switch_cpus.data 147097644.556725
system.mem_ctrls.dram.bwRead::total 148420460.05098197
system.mem_ctrls.dram.bwInstRead::cpu.inst 35033.774466
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 1322815.753719
system.mem_ctrls.dram.bwInstRead::total 1322815.753719
system.mem_ctrls.dram.bwWrite::writebacks 10446240.225968
system.mem_ctrls.dram.bwWrite::total 10446240.225968
system.mem_ctrls.dram.bwTotal::writebacks 10446240.225968
system.mem_ctrls.dram.bwTotal::cpu.inst 35033.774466
system.mem_ctrls.dram.bwTotal::cpu.data 52600.767268
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 1322815.753719
system.mem_ctrls.dram.bwTotal::switch_cpus.data 147097644.556725
system.mem_ctrls.dram.bwTotal::total 158866700.465323
system.mem_ctrls.dram.readBursts 147094.832745
system.mem_ctrls.dram.writeBursts 10316.246181999997
system.mem_ctrls.dram.perBankRdBursts::0 9310.299025
system.mem_ctrls.dram.perBankRdBursts::1 9550.333298000001
system.mem_ctrls.dram.perBankRdBursts::2 9202.907547000003
system.mem_ctrls.dram.perBankRdBursts::3 9354.520008
system.mem_ctrls.dram.perBankRdBursts::4 9289.903553999999
system.mem_ctrls.dram.perBankRdBursts::5 8960.94944
system.mem_ctrls.dram.perBankRdBursts::6 8465.591161999999
system.mem_ctrls.dram.perBankRdBursts::7 8805.714934000001
system.mem_ctrls.dram.perBankRdBursts::8 8978.527716000002
system.mem_ctrls.dram.perBankRdBursts::9 9084.515289
system.mem_ctrls.dram.perBankRdBursts::10 9200.666362000002
system.mem_ctrls.dram.perBankRdBursts::11 9188.511500999999
system.mem_ctrls.dram.perBankRdBursts::12 9436.208449000002
system.mem_ctrls.dram.perBankRdBursts::13 9440.763001
system.mem_ctrls.dram.perBankRdBursts::14 9580.825241
system.mem_ctrls.dram.perBankRdBursts::15 9244.596217999997
system.mem_ctrls.dram.perBankWrBursts::0 569.284492
system.mem_ctrls.dram.perBankWrBursts::1 690.9012959999999
system.mem_ctrls.dram.perBankWrBursts::2 677.2576229999999
system.mem_ctrls.dram.perBankWrBursts::3 701.0923089999999
system.mem_ctrls.dram.perBankWrBursts::4 665.232117
system.mem_ctrls.dram.perBankWrBursts::5 668.5082350000001
system.mem_ctrls.dram.perBankWrBursts::6 578.6233310000001
system.mem_ctrls.dram.perBankWrBursts::7 650.7863050000001
system.mem_ctrls.dram.perBankWrBursts::8 553.230449
system.mem_ctrls.dram.perBankWrBursts::9 670.8876899999999
system.mem_ctrls.dram.perBankWrBursts::10 606.611961
system.mem_ctrls.dram.perBankWrBursts::11 621.789845
system.mem_ctrls.dram.perBankWrBursts::12 711.5765370000003
system.mem_ctrls.dram.perBankWrBursts::13 713.6963999999999
system.mem_ctrls.dram.perBankWrBursts::14 625.6902039999999
system.mem_ctrls.dram.perBankWrBursts::15 611.077388
system.mem_ctrls.dram.totQLat 1918463515.2832503
system.mem_ctrls.dram.totBusLat 735474163.7249999
system.mem_ctrls.dram.totMemAccLat 4676491629.252
system.mem_ctrls.dram.avgQLat 13041.218583139998
system.mem_ctrls.dram.avgBusLat 5000.01
system.mem_ctrls.dram.avgMemAccLat 31791.256083140004
system.mem_ctrls.dram.readRowHits 81443.57864400001
system.mem_ctrls.dram.writeRowHits 1415.0710209999997
system.mem_ctrls.dram.readRowHitRate 55.37322266
system.mem_ctrls.dram.writeRowHitRate 11.93440174
system.mem_ctrls.dram.bytesPerActivate::samples 74551.78945699999
system.mem_ctrls.dram.bytesPerActivate::mean 135.311803184129
system.mem_ctrls.dram.bytesPerActivate::gmean 104.298283641446
system.mem_ctrls.dram.bytesPerActivate::stdev 121.34718123867798
system.mem_ctrls.dram.bytesPerActivate::0-127 33531.867865
system.mem_ctrls.dram.bytesPerActivate::128-255 15078.327847999997
system.mem_ctrls.dram.bytesPerActivate::256-383 4609.741583
system.mem_ctrls.dram.bytesPerActivate::384-511 2763.887664
system.mem_ctrls.dram.bytesPerActivate::512-639 1143.9134739999997
system.mem_ctrls.dram.bytesPerActivate::640-767 255.38569699999996
system.mem_ctrls.dram.bytesPerActivate::768-895 82.76028499999998
system.mem_ctrls.dram.bytesPerActivate::896-1023 24.517134
system.mem_ctrls.dram.bytesPerActivate::1024-1151 45.54303200000001
system.mem_ctrls.dram.bytesPerActivate::total 74551.78945699999
system.mem_ctrls.dram.dramBytesRead 9414069.29568
system.mem_ctrls.dram.dramBytesWritten 660239.7556479998
system.mem_ctrls.dram.avgRdBW 148.40252069225104
system.mem_ctrls.dram.avgWrBW 10.428998917507
system.mem_ctrls.dram.peakBW 12800.025599999999
system.mem_ctrls.dram.busUtil 1.24060379
system.mem_ctrls.dram.busUtilRead 1.1578952900000004
system.mem_ctrls.dram.busUtilWrite 0.08303948
system.mem_ctrls.dram.pageHitRate 52.64544957000001
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 63421161496.679
system.mem_ctrls.dram.rank0.actEnergy 264111529.37778002
system.mem_ctrls.dram.rank0.preEnergy 140378180.48116502
system.mem_ctrls.dram.rank0.readEnergy 520793163.43152004
system.mem_ctrls.dram.rank0.writeEnergy 27152799.39576
system.mem_ctrls.dram.rank0.refreshEnergy 5006356630.71336
system.mem_ctrls.dram.rank0.actBackEnergy 21991786585.12929
system.mem_ctrls.dram.rank0.preBackEnergy 5834314666.600321
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 33784893555.129196
system.mem_ctrls.dram.rank0.averagePower 532.700618719586
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 14977456535.177496
system.mem_ctrls.dram.rank0.pwrStateTime::REF 2117783287.2865
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 46325921674.21499
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 268192815.55289996
system.mem_ctrls.dram.rank1.preEnergy 142545860.50814998
system.mem_ctrls.dram.rank1.readEnergy 529463942.3677801
system.mem_ctrls.dram.rank1.writeEnergy 26698005.674279995
system.mem_ctrls.dram.rank1.refreshEnergy 5006356630.71336
system.mem_ctrls.dram.rank1.actBackEnergy 22132476359.6256
system.mem_ctrls.dram.rank1.preBackEnergy 5715839152.9536
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 33821572767.395668
system.mem_ctrls.dram.rank1.averagePower 533.2781896732
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 14668063965.559752
system.mem_ctrls.dram.rank1.pwrStateTime::REF 2117782974.00325
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 46635314557.11601
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 63421161496.679
system.membus.transDist::ReadResp 146452.960483
system.membus.transDist::WritebackDirty 10333.365211000002
system.membus.transDist::CleanEvict 120936.745693
system.membus.transDist::ReadExReq 670.6560289999999
system.membus.transDist::ReadExResp 670.6560289999999
system.membus.transDist::ReadSharedReq 146452.960483
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 425506.56865400006
system.membus.pktCount::total 425506.56865400006
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 10076542.92928
system.membus.pktSize::total 10076542.92928
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 147123.839691
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 147123.839691
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 147123.839691
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 63421161496.679
system.membus.reqLayer0.occupancy 358875669.26250005
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 790188679.9835
system.membus.respLayer1.utilization 0.0
system.membus.snoop_filter.totRequests 278393.950595
system.membus.snoop_filter.hitSingleRequests 131270.110904
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 126842323.46522503
system.switch_cpus.cpi 1.2680457048869997
system.switch_cpus.ipc 0.7886739787600001
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 124353925.13956302
system.switch_cpus.instsIssued 123580190.04378699
system.switch_cpus.squashedInstsExamined 4219460.806643999
system.switch_cpus.squashedOperandsExamined 1923625.7768440002
system.switch_cpus.numIssuedDist::samples 123612772.70551603
system.switch_cpus.numIssuedDist::mean 0.9998011123739998
system.switch_cpus.numIssuedDist::stdev 1.2269468517380002
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 58874380.323901996
system.switch_cpus.numIssuedDist::1 28694579.108200002
system.switch_cpus.numIssuedDist::2 20460347.616395
system.switch_cpus.numIssuedDist::3 11070811.942285001
system.switch_cpus.numIssuedDist::4 2763272.0263079996
system.switch_cpus.numIssuedDist::5 1185218.2629159999
system.switch_cpus.numIssuedDist::6 307675.839274
system.switch_cpus.numIssuedDist::7 124655.269402
system.switch_cpus.numIssuedDist::8 131832.316834
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 8.000015999999999
system.switch_cpus.numIssuedDist::total 123612772.70551603
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 0.0
system.switch_cpus.statFuBusy::IntDiv 0.0
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 36956.186675
system.switch_cpus.statFuBusy::MemWrite 62995.727557
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 19.937968999999995
system.switch_cpus.statIssuedInstType_0::IntAlu 72814183.506771
system.switch_cpus.statIssuedInstType_0::IntMult 217608.69707199995
system.switch_cpus.statIssuedInstType_0::IntDiv 6.962924
system.switch_cpus.statIssuedInstType_0::FloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::FloatCmp 10.201917
system.switch_cpus.statIssuedInstType_0::FloatCvt 11.686594
system.switch_cpus.statIssuedInstType_0::FloatMult 0.0
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::FloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::FloatMisc 58.04119100000001
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 35.733971000000004
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 2449.9837120000007
system.switch_cpus.statIssuedInstType_0::SimdCmp 4849.757642
system.switch_cpus.statIssuedInstType_0::SimdCvt 2.928772
system.switch_cpus.statIssuedInstType_0::SimdMisc 5886.1225380000005
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 26.168291000000004
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 27598555.207137
system.switch_cpus.statIssuedInstType_0::MemWrite 22936485.107286002
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 123580190.04378699
system.switch_cpus.issueRate 0.9743550879160001
system.switch_cpus.fuBusy 99951.91423200002
system.switch_cpus.fuBusyRate 0.0008086009379999999
system.switch_cpus.intInstQueueReads 369994517.46719605
system.switch_cpus.intInstQueueWrites 128095742.46046399
system.switch_cpus.intInstQueueWakeupAccesses 122499972.725717
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 878844.1857479999
system.switch_cpus.vecInstQueueWrites 477682.95668000006
system.switch_cpus.vecInstQueueWakeupAccesses 427422.945893
system.switch_cpus.intAluAccesses 123240705.66931602
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 439416.35073399986
system.switch_cpus.numSquashedInsts 492089.46346000006
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 742286.0114760001
system.switch_cpus.idleCycles 3229550.7597089997
system.switch_cpus.MemDepUnit__0.insertedLoads 27782654.776189998
system.switch_cpus.MemDepUnit__0.insertedStores 23048578.035633996
system.switch_cpus.MemDepUnit__0.conflictingLoads 10990624.349504
system.switch_cpus.MemDepUnit__0.conflictingStores 24.213020999999998
system.switch_cpus.MemDepUnit__0.MDPLookups 27611440.835611
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 171213.940579
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 9981172.838949
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 414404.1146199999
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 1430387.1165649998
system.switch_cpus.branchPred.lookups_0::CallDirect 618470.7339199999
system.switch_cpus.branchPred.lookups_0::CallIndirect 850102.2551819999
system.switch_cpus.branchPred.lookups_0::DirectCond 13844432.714393005
system.switch_cpus.branchPred.lookups_0::DirectUncond 1809680.1759910001
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 324002.13110799994
system.switch_cpus.branchPred.lookups_0::total 18877075.127158996
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 30831.365627
system.switch_cpus.branchPred.squashes_0::CallDirect 19632.250137
system.switch_cpus.branchPred.squashes_0::CallIndirect 49385.23410699999
system.switch_cpus.branchPred.squashes_0::DirectCond 427652.88948899996
system.switch_cpus.branchPred.squashes_0::DirectUncond 63564.069338
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 806.1139440000001
system.switch_cpus.branchPred.squashes_0::total 591871.9226420001
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 7.797965999999999
system.switch_cpus.branchPred.corrected_0::CallDirect 6894.149472
system.switch_cpus.branchPred.corrected_0::CallIndirect 166775.782394
system.switch_cpus.branchPred.corrected_0::DirectCond 72773.65072600002
system.switch_cpus.branchPred.corrected_0::DirectUncond 1639.195139
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 1084.0933200000002
system.switch_cpus.branchPred.corrected_0::total 249174.66901699995
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 1399555.6850300003
system.switch_cpus.branchPred.committed_0::CallDirect 598838.2800140001
system.switch_cpus.branchPred.committed_0::CallIndirect 800717.024673
system.switch_cpus.branchPred.committed_0::DirectCond 13416778.037019998
system.switch_cpus.branchPred.committed_0::DirectUncond 1746116.168675
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 323196.31763899996
system.switch_cpus.branchPred.committed_0::total 18285201.513051003
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 0.0
system.switch_cpus.branchPred.mispredicted_0::CallDirect 6258.309976000001
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 166763.15609499995
system.switch_cpus.branchPred.mispredicted_0::DirectCond 70126.01960000001
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 1166.728626
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 1078.750809
system.switch_cpus.branchPred.mispredicted_0::total 245392.96510600005
system.switch_cpus.branchPred.targetProvider_0::NoTarget 6646496.592970001
system.switch_cpus.branchPred.targetProvider_0::BTB 9660696.202359999
system.switch_cpus.branchPred.targetProvider_0::RAS 1430387.1165649998
system.switch_cpus.branchPred.targetProvider_0::Indirect 1139495.2152639998
system.switch_cpus.branchPred.targetProvider_0::total 18877075.127158996
system.switch_cpus.branchPred.targetWrong_0::NoBranch 52954.94235499999
system.switch_cpus.branchPred.targetWrong_0::Return 29583.823806000004
system.switch_cpus.branchPred.targetWrong_0::CallDirect 7.797965999999999
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 166628.10489000002
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 249174.66901699995
system.switch_cpus.branchPred.condPredicted 13844432.714393005
system.switch_cpus.branchPred.condPredictedTaken 7305166.569193001
system.switch_cpus.branchPred.condIncorrect 249174.66901699995
system.switch_cpus.branchPred.predTakenBTBMiss 21185.817521
system.switch_cpus.branchPred.NotTakenMispredicted 219590.845211
system.switch_cpus.branchPred.TakenMispredicted 29583.823806000004
system.switch_cpus.branchPred.BTBLookups 18877075.127158996
system.switch_cpus.branchPred.BTBUpdates 51723.171531000015
system.switch_cpus.branchPred.BTBHits 10960544.918362
system.switch_cpus.branchPred.BTBHitRatio 0.5805220448830001
system.switch_cpus.branchPred.BTBMispredicted 22808.936792
system.switch_cpus.branchPred.indirectLookups 1174104.3862899998
system.switch_cpus.branchPred.indirectHits 1139495.2152639998
system.switch_cpus.branchPred.indirectMisses 34609.171025999996
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 1430387.1165649998
system.switch_cpus.branchPred.btb.lookups::CallDirect 618470.7339199999
system.switch_cpus.branchPred.btb.lookups::CallIndirect 850102.2551819999
system.switch_cpus.branchPred.btb.lookups::DirectCond 13844432.714393005
system.switch_cpus.branchPred.btb.lookups::DirectUncond 1809680.1759910001
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 324002.13110799994
system.switch_cpus.branchPred.btb.lookups::total 18877075.127158996
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 1430387.1165649998
system.switch_cpus.branchPred.btb.misses::CallDirect 7264.705820000001
system.switch_cpus.branchPred.btb.misses::CallIndirect 850102.2551819999
system.switch_cpus.branchPred.btb.misses::DirectCond 5275150.520127
system.switch_cpus.branchPred.btb.misses::DirectUncond 29623.479995000005
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 324002.13110799994
system.switch_cpus.branchPred.btb.misses::total 7916530.208796999
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 6894.149472
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 43189.82692
system.switch_cpus.branchPred.btb.updates::DirectUncond 1639.195139
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 51723.171531000015
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 6894.149472
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 43189.82692
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 1639.195139
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 51723.171531000015
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 63421161496.679
system.switch_cpus.branchPred.indirectBranchPred.lookups 1174104.3862899998
system.switch_cpus.branchPred.indirectBranchPred.hits 1139495.2152639998
system.switch_cpus.branchPred.indirectBranchPred.misses 34609.171025999996
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 167859.87571399997
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 1341964.262004
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 1499404.354729
system.switch_cpus.branchPred.ras.pops 1499404.6008089995
system.switch_cpus.branchPred.ras.squashes 99848.84987099997
system.switch_cpus.branchPred.ras.used 1399555.6850300003
system.switch_cpus.branchPred.ras.correct 1399555.6850300003
system.switch_cpus.branchPred.ras.incorrect 0.0
system.switch_cpus.commit.commitSquashedInsts 4223404.510387001
system.switch_cpus.commit.branchMispredicts 240641.67899000001
system.switch_cpus.commit.numCommittedDist::samples 122115158.13927098
system.switch_cpus.commit.numCommittedDist::mean 0.9840891482010001
system.switch_cpus.commit.numCommittedDist::stdev 1.2115193241680002
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 64691828.464726
system.switch_cpus.commit.numCommittedDist::1 20603177.09234
system.switch_cpus.commit.numCommittedDist::2 10899295.129059998
system.switch_cpus.commit.numCommittedDist::3 25920857.45314499
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 3.0000060000000004
system.switch_cpus.commit.numCommittedDist::total 122115158.13927098
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 6.35044
system.switch_cpus.commit.functionCalls 1399555.3046869999
system.switch_cpus.commit.committedInstType_0::No_OpClass 19.30550200000001
system.switch_cpus.commit.committedInstType_0::IntAlu 71015163.07784998
system.switch_cpus.commit.committedInstType_0::IntMult 217507.559974
system.switch_cpus.commit.committedInstType_0::IntDiv 5.597401
system.switch_cpus.commit.committedInstType_0::FloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::FloatCmp 10.201917
system.switch_cpus.commit.committedInstType_0::FloatCvt 11.666303
system.switch_cpus.commit.committedInstType_0::FloatMult 0.0
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::FloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::FloatMisc 56.817847
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 35.205261
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 2421.045049
system.switch_cpus.commit.committedInstType_0::SimdCmp 4756.323611999999
system.switch_cpus.commit.committedInstType_0::SimdCvt 2.928772
system.switch_cpus.commit.committedInstType_0::SimdMisc 5753.3097419999995
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 25.909548000000004
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 27061726.656958997
system.switch_cpus.commit.committedInstType_0::MemWrite 21856844.104158
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 120164339.70989498
system.switch_cpus.commit.commitEligibleSamples 25920857.45314499
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 0.0
system.switch_cpus.commitStats0.numInsts 100030045.49574798
system.switch_cpus.commitStats0.numOps 120164339.70989498
system.switch_cpus.commitStats0.numInstsNotNOP 100000200.10648999
system.switch_cpus.commitStats0.numOpsNotNOP 120134494.320637
system.switch_cpus.commitStats0.cpi 1.2680457048869997
system.switch_cpus.commitStats0.ipc 0.7886739787600001
system.switch_cpus.commitStats0.numMemRefs 48918570.76111701
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 111611675.69068101
system.switch_cpus.commitStats0.numLoadInsts 27061726.656958997
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 21856837.753717996
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 403049.07883
system.switch_cpus.commitStats0.committedInstType::No_OpClass 19.30550200000001
system.switch_cpus.commitStats0.committedInstType::IntAlu 71015163.07784998
system.switch_cpus.commitStats0.committedInstType::IntMult 217507.559974
system.switch_cpus.commitStats0.committedInstType::IntDiv 5.597401
system.switch_cpus.commitStats0.committedInstType::FloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::FloatCmp 10.201917
system.switch_cpus.commitStats0.committedInstType::FloatCvt 11.666303
system.switch_cpus.commitStats0.committedInstType::FloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::FloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMisc 56.817847
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 35.205261
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 2421.045049
system.switch_cpus.commitStats0.committedInstType::SimdCmp 4756.323611999999
system.switch_cpus.commitStats0.committedInstType::SimdCvt 2.928772
system.switch_cpus.commitStats0.committedInstType::SimdMisc 5753.3097419999995
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 25.909548000000004
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 27061726.656958997
system.switch_cpus.commitStats0.committedInstType::MemWrite 21856844.104158
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 120164339.70989498
system.switch_cpus.commitStats0.committedControl::IsControl 18285201.76647
system.switch_cpus.commitStats0.committedControl::IsDirectControl 15761732.918147003
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 2523468.848323
system.switch_cpus.commitStats0.committedControl::IsCondControl 13416778.390884997
system.switch_cpus.commitStats0.committedControl::IsUncondControl 4868423.375584999
system.switch_cpus.commitStats0.committedControl::IsCall 1399555.3046869999
system.switch_cpus.commitStats0.committedControl::IsReturn 1399555.6850300003
system.switch_cpus.decode.idleCycles 47561943.477287
system.switch_cpus.decode.blockedCycles 19520626.868096996
system.switch_cpus.decode.runCycles 55368648.07405901
system.switch_cpus.decode.unblockCycles 920910.8741350002
system.switch_cpus.decode.squashCycles 240643.411938
system.switch_cpus.decode.branchResolved 9645010.387637
system.switch_cpus.decode.branchMispred 8625.393532
system.switch_cpus.decode.decodedInsts 125304928.54832801
system.switch_cpus.decode.squashedInsts 5231.984157
system.switch_cpus.executeStats0.numInsts 123088100.27424002
system.switch_cpus.executeStats0.numNop 29901.277707999998
system.switch_cpus.executeStats0.numBranches 18381427.480959002
system.switch_cpus.executeStats0.numLoadInsts 27303134.681609005
system.switch_cpus.executeStats0.numStoreInsts 22846230.841631994
system.switch_cpus.executeStats0.instRate 0.9704758600240001
system.switch_cpus.executeStats0.numCCRegReads 26041814.860623006
system.switch_cpus.executeStats0.numCCRegWrites 25412729.15292601
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 132499939.732561
system.switch_cpus.executeStats0.numIntRegWrites 80653801.18898898
system.switch_cpus.executeStats0.numMemRefs 50149365.523241
system.switch_cpus.executeStats0.numMiscRegReads 12888099.022347003
system.switch_cpus.executeStats0.numMiscRegWrites 41.777746
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecRegReads 205119.274794
system.switch_cpus.executeStats0.numVecRegWrites 290684.36399000004
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 12230578.534189003
system.switch_cpus.fetch.cycles 71722611.950018
system.switch_cpus.fetch.squashCycles 498353.5130979999
system.switch_cpus.fetch.cacheLines 35407589.670303
system.switch_cpus.fetch.icacheSquashes 78172.634254
system.switch_cpus.fetch.nisnDist::samples 123612772.70551603
system.switch_cpus.fetch.nisnDist::mean 1.017731830911
system.switch_cpus.fetch.nisnDist::stdev 1.239484409356
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 65110743.87416399
system.switch_cpus.fetch.nisnDist::1 19981450.580663
system.switch_cpus.fetch.nisnDist::2 9746514.188143998
system.switch_cpus.fetch.nisnDist::3 28774064.062544994
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 3.0000060000000004
system.switch_cpus.fetch.nisnDist::total 123612772.70551603
system.switch_cpus.fetchStats0.numInsts 104175409.78362598
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.8213562458679999
system.switch_cpus.fetchStats0.numBranches 18877075.127158996
system.switch_cpus.fetchStats0.branchRate 0.14883198112200002
system.switch_cpus.fetchStats0.icacheStallCycles 51640973.821345
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 240643.411938
system.switch_cpus.iew.blockCycles 1490667.136665
system.switch_cpus.iew.unblockCycles 4327338.247473
system.switch_cpus.iew.dispatchedInsts 124383865.88820799
system.switch_cpus.iew.dispSquashedInsts 24087.376314
system.switch_cpus.iew.dispLoadInsts 27782654.776189998
system.switch_cpus.iew.dispStoreInsts 23048578.035633996
system.switch_cpus.iew.dispNonSpecInsts 39.47093699999999
system.switch_cpus.iew.iqFullEvents 4491.7985739999995
system.switch_cpus.iew.lsqFullEvents 4313590.409201999
system.switch_cpus.iew.predictedTakenIncorrect 197360.200717
system.switch_cpus.iew.predictedNotTakenIncorrect 46315.623217
system.switch_cpus.iew.branchMispredicts 243675.82393400001
system.switch_cpus.iew.instsToCommit 122943131.77288897
system.switch_cpus.iew.writebackCount 122927395.67161
system.switch_cpus.iew.producerInst 56847802.050246015
system.switch_cpus.iew.consumerInst 89623327.589224
system.switch_cpus.iew.wbRate 0.9692087388499999
system.switch_cpus.iew.wbFanout 0.634347480246
system.switch_cpus.lsq0.forwLoads 578823.0539770001
system.switch_cpus.lsq0.squashedLoads 720926.6803220001
system.switch_cpus.lsq0.ignoredResponses 34.603426
system.switch_cpus.lsq0.memOrderViolation 0.0
system.switch_cpus.lsq0.squashedStores 1191733.189935
system.switch_cpus.lsq0.rescheduledLoads 111528.50691400003
system.switch_cpus.lsq0.blockedByCache 36.75573800000001
system.switch_cpus.lsq0.loadToUse::samples 27061726.68531
system.switch_cpus.lsq0.loadToUse::mean 5.371579131375
system.switch_cpus.lsq0.loadToUse::stdev 18.625469366624
system.switch_cpus.lsq0.loadToUse::0-9 26327440.991637997
system.switch_cpus.lsq0.loadToUse::10-19 42304.766595
system.switch_cpus.lsq0.loadToUse::20-29 387774.72414199996
system.switch_cpus.lsq0.loadToUse::30-39 4036.1963809999997
system.switch_cpus.lsq0.loadToUse::40-49 385.677552
system.switch_cpus.lsq0.loadToUse::50-59 1690.0568269999997
system.switch_cpus.lsq0.loadToUse::60-69 573.129238
system.switch_cpus.lsq0.loadToUse::70-79 1376.1553489999997
system.switch_cpus.lsq0.loadToUse::80-89 1294.294656
system.switch_cpus.lsq0.loadToUse::90-99 803.4015670000001
system.switch_cpus.lsq0.loadToUse::100-109 1060.342845
system.switch_cpus.lsq0.loadToUse::110-119 14120.161698
system.switch_cpus.lsq0.loadToUse::120-129 26191.571708000003
system.switch_cpus.lsq0.loadToUse::130-139 29706.359126
system.switch_cpus.lsq0.loadToUse::140-149 99206.977006
system.switch_cpus.lsq0.loadToUse::150-159 4415.588016000001
system.switch_cpus.lsq0.loadToUse::160-169 13985.154256999998
system.switch_cpus.lsq0.loadToUse::170-179 59290.598456
system.switch_cpus.lsq0.loadToUse::180-189 5061.530424000001
system.switch_cpus.lsq0.loadToUse::190-199 6606.595900000001
system.switch_cpus.lsq0.loadToUse::200-209 18103.776475000002
system.switch_cpus.lsq0.loadToUse::210-219 2106.9734559999997
system.switch_cpus.lsq0.loadToUse::220-229 2732.3682069999995
system.switch_cpus.lsq0.loadToUse::230-239 185.05511600000006
system.switch_cpus.lsq0.loadToUse::240-249 220.997379
system.switch_cpus.lsq0.loadToUse::250-259 249.22807399999994
system.switch_cpus.lsq0.loadToUse::260-269 346.83203599999996
system.switch_cpus.lsq0.loadToUse::270-279 125.064532
system.switch_cpus.lsq0.loadToUse::280-289 141.925249
system.switch_cpus.lsq0.loadToUse::290-299 304.548768
system.switch_cpus.lsq0.loadToUse::overflows 9885.643788999998
system.switch_cpus.lsq0.loadToUse::min_value 1.4426569999999999
system.switch_cpus.lsq0.loadToUse::max_value 1068.860112
system.switch_cpus.lsq0.loadToUse::total 27061726.68531
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 63421161496.679
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 63421161496.679
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 63421161496.679
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 63421161496.679
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 63421161496.679
system.switch_cpus.rename.squashCycles 240643.411938
system.switch_cpus.rename.idleCycles 48057569.32037
system.switch_cpus.rename.blockCycles 13282524.667200001
system.switch_cpus.rename.serializeStallCycles 70393.09391899998
system.switch_cpus.rename.runCycles 55705331.637675
system.switch_cpus.rename.unblockCycles 6256310.574414
system.switch_cpus.rename.renamedInsts 124926585.31696902
system.switch_cpus.rename.ROBFullEvents 177848.90409599995
system.switch_cpus.rename.IQFullEvents 14552.719811999998
system.switch_cpus.rename.LQFullEvents 235199.12511100003
system.switch_cpus.rename.SQFullEvents 5566791.677505999
system.switch_cpus.rename.fullRegistersEvents 193799.59325
system.switch_cpus.rename.renamedOperands 116013115.634968
system.switch_cpus.rename.lookups 174173687.66213298
system.switch_cpus.rename.intLookups 134417472.024072
system.switch_cpus.rename.vecLookups 206529.417788
system.switch_cpus.rename.committedMaps 112107372.69246902
system.switch_cpus.rename.undoneMaps 3905732.3913569995
system.switch_cpus.rename.serializing 6762.599381000001
system.switch_cpus.rename.tempSerializing 13.220842
system.switch_cpus.rename.skidInsts 1669615.845998
system.switch_cpus.rob.reads 220582022.37808397
system.switch_cpus.rob.writes 250273393.454079
system.switch_cpus.rob.squashedLoads 725203.1449639999
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 1194985.1224079998
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 100000200.10648999
system.switch_cpus.thread_0.numOps 120134494.320637
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 1302081.197979
system.tol2bus.transDist::WritebackDirty 210961.998537
system.tol2bus.transDist::WritebackClean 806271.8747139999
system.tol2bus.transDist::CleanEvict 483079.1204710001
system.tol2bus.transDist::ReadExReq 66529.25174200001
system.tol2bus.transDist::ReadExResp 66529.25174200001
system.tol2bus.transDist::ReadCleanReq 806339.5308730002
system.tol2bus.transDist::ReadSharedReq 495741.6623570001
system.tol2bus.pktCount::total 4105797.348402
system.tol2bus.pktSize::total 152032701.296704
system.tol2bus.snoops 131758.983277
system.tol2bus.snoopTraffic 661335.3735040001
system.tol2bus.snoopFanout::samples 1500380.649881
system.tol2bus.snoopFanout::mean 0.00033039549400000007
system.tol2bus.snoopFanout::stdev 0.017903896160999997
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 1499883.2257560003
system.tol2bus.snoopFanout::1 497.42412500000006
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 1.0000019999999998
system.tol2bus.snoopFanout::total 1500380.649881
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 63421161496.679
system.tol2bus.reqLayer0.occupancy 2375488346.5645003
system.tol2bus.reqLayer0.utilization 5.7600000000000004e-05
system.tol2bus.respLayer0.occupancy 1209521538.577173
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 843470360.7554349
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 2737175.6770490007
system.tol2bus.snoop_filter.hitSingleRequests 1368554.0104450001
system.tol2bus.snoop_filter.hitMultiRequests 2.9506449999999997
system.tol2bus.snoop_filter.totSnoops 494.47348
system.tol2bus.snoop_filter.hitSingleSnoops 494.47348
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 1.0000019999999998
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.CleanEvict.mshrMisses::writebacks 5.601107000000001
system.l2.CleanEvict.mshrMisses::total 5.601107000000001
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.l2.tags.occupancies::writebacks 48.34357642922599
system.l2.tags.avgOccs::writebacks 0.0014754180800000002
system.l2.tags.ageTaskId_1024::4 10480.386578000001
system.mem_ctrls.rdPerTurnAround::samples 588.369363
system.mem_ctrls.rdPerTurnAround::mean 307.932991160696
system.mem_ctrls.rdPerTurnAround::gmean 242.910514651407
system.mem_ctrls.rdPerTurnAround::stdev 807.0746643021181
system.mem_ctrls.rdPerTurnAround::0-1023 467.816653
system.mem_ctrls.rdPerTurnAround::1024-2047 2.848329
system.mem_ctrls.rdPerTurnAround::21504-22527 0.598072
system.mem_ctrls.rdPerTurnAround::total 588.369363
system.mem_ctrls.wrPerTurnAround::samples 588.369363
system.mem_ctrls.wrPerTurnAround::mean 17.529538564733
system.mem_ctrls.wrPerTurnAround::gmean 17.508143307040005
system.mem_ctrls.wrPerTurnAround::stdev 0.8492825335069999
system.mem_ctrls.wrPerTurnAround::16 135.24229
system.mem_ctrls.wrPerTurnAround::17 7.600962999999999
system.mem_ctrls.wrPerTurnAround::18 441.9581190000001
system.mem_ctrls.wrPerTurnAround::19 3.5132709999999996
system.mem_ctrls.wrPerTurnAround::total 588.369363
system.mem_ctrls.requestorWriteBytes::writebacks 660239.7556479998
system.mem_ctrls.requestorWriteRate::writebacks 10428998.802066596
system.mem_ctrls.requestorWriteTotalLat::writebacks 1492170123978.0945
system.switch_cpus.nonSpecInstsAdded 46.85758499999999
system.switch_cpus.squashedInstsIssued 257.251709
system.switch_cpus.squashedNonSpecRemoved 31.151452999999993
system.switch_cpus.commit.commitNonSpecStalls 15.706132
system.switch_cpus.executeStats0.numVecPredRegReads 14562.168682000003
system.switch_cpus.executeStats0.numVecPredRegWrites 4912.130453000001
system.switch_cpus.fetch.miscStallCycles 1.7129099999999997
system.switch_cpus.fetch.icacheWaitRetryStallCycles 8.464394
system.switch_cpus.rename.vecPredLookups 9849.093733
system.mem_ctrls.rdPerTurnAround::22528-23551 0.082746
system.switch_cpus.fetch.pendingTrapStallCycles 2.2806240000000004
system.mem_ctrls.rdPerTurnAround::2048-3071 0.46769399999999994
system.mem_ctrls.rdPerTurnAround::19456-20479 0.093971
system.mem_ctrls.rdPerTurnAround::17408-18431 0.083897
system.mem_ctrls.rdPerTurnAround::64-127 0.254297
system.mem_ctrls.rdPerTurnAround::128-191 1.653921
system.mem_ctrls.rdPerTurnAround::192-255 6.040470999999999
system.mem_ctrls.rdPerTurnAround::256-319 10.059483
system.mem_ctrls.rdPerTurnAround::320-383 10.395071
system.mem_ctrls.rdPerTurnAround::384-447 5.684886
system.mem_ctrls.rdPerTurnAround::448-511 2.556791
system.mem_ctrls.rdPerTurnAround::512-575 0.824298
system.mem_ctrls.rdPerTurnAround::576-639 0.419485
system.mem_ctrls.rdPerTurnAround::640-703 0.09454699999999999
system.mem_ctrls.rdPerTurnAround::704-767 0.09454699999999999
system.mem_ctrls.rdPerTurnAround::832-895 0.178444
system.mem_ctrls.rdPerTurnAround::960-1023 0.167794
system.mem_ctrls.rdPerTurnAround::1088-1151 0.09454699999999999
system.mem_ctrls.rdPerTurnAround::1280-1343 0.083897
system.mem_ctrls.rdPerTurnAround::1344-1407 0.083897
system.mem_ctrls.dram.bytesPerActivate::64-127 10670.685466
system.mem_ctrls.dram.bytesPerActivate::128-191 3668.4745940000003
system.mem_ctrls.dram.bytesPerActivate::192-255 1492.339569
system.mem_ctrls.dram.bytesPerActivate::256-319 910.628774
system.mem_ctrls.dram.bytesPerActivate::320-383 745.997877
system.mem_ctrls.dram.bytesPerActivate::384-447 598.893714
system.mem_ctrls.dram.bytesPerActivate::448-511 448.741487
system.mem_ctrls.dram.bytesPerActivate::512-575 280.60404400000004
system.mem_ctrls.dram.bytesPerActivate::576-639 145.168629
system.mem_ctrls.dram.bytesPerActivate::640-703 59.681932
system.mem_ctrls.dram.bytesPerActivate::704-767 28.691519
system.mem_ctrls.dram.bytesPerActivate::768-831 16.071551
system.mem_ctrls.dram.bytesPerActivate::832-895 6.969935
system.mem_ctrls.dram.bytesPerActivate::896-959 4.469571999999999
system.mem_ctrls.dram.bytesPerActivate::960-1023 1.219458
system.l2.InvalidateReq.misses::switch_cpus.data 11.221632
system.l2.InvalidateReq.misses::total 11.221632
system.l2.InvalidateReq.accesses::switch_cpus.data 11.221632
system.l2.InvalidateReq.accesses::total 11.221632
system.l2.InvalidateReq.missRate::switch_cpus.data 0.000576
system.l2.InvalidateReq.missRate::total 0.000576
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 11.221632
system.l2.InvalidateReq.mshrMisses::total 11.221632
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 216059.328
system.l2.InvalidateReq.mshrMissLatency::total 216059.328
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.000576
system.l2.InvalidateReq.mshrMissRate::total 0.000576
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 11.090202648768
system.l2.InvalidateReq.avgMshrMissLatency::total 11.090202648768
system.membus.transDist::InvalidateReq 11.221632
system.tol2bus.transDist::InvalidateReq 11.221632
system.tol2bus.transDist::InvalidateResp 11.221632
system.mem_ctrls.wrPerTurnAround::20 0.0288
system.mem_ctrls.wrPerTurnAround::21 0.012672000000000001
system.mem_ctrls.wrPerTurnAround::22 0.004608
system.mem_ctrls.wrPerTurnAround::23 0.004032
system.mem_ctrls.wrPerTurnAround::24 0.001728
system.mem_ctrls.wrPerTurnAround::25 0.000576
system.mem_ctrls.wrPerTurnAround::26 0.000576
system.mem_ctrls.wrPerTurnAround::27 0.000576
system.mem_ctrls.wrPerTurnAround::28 0.001152
system.mem_ctrls.rdPerTurnAround::20480-21503 0.094258
system.mem_ctrls.rdPerTurnAround::0-31 1.358464
system.mem_ctrls.rdPerTurnAround::32-63 23.433504
system.mem_ctrls.rdPerTurnAround::64-95 15.792143999999999
system.mem_ctrls.rdPerTurnAround::96-127 7.8111679999999994
system.mem_ctrls.rdPerTurnAround::128-159 4.415007999999999
system.mem_ctrls.rdPerTurnAround::160-191 3.481064
system.mem_ctrls.rdPerTurnAround::192-223 4.3301039999999995
system.mem_ctrls.rdPerTurnAround::224-255 3.9904879999999996
system.mem_ctrls.rdPerTurnAround::256-287 4.3301039999999995
system.mem_ctrls.rdPerTurnAround::288-319 3.3112559999999998
system.mem_ctrls.rdPerTurnAround::320-351 2.037696
system.mem_ctrls.rdPerTurnAround::352-383 1.8678879999999998
system.mem_ctrls.rdPerTurnAround::384-415 1.188656
system.mem_ctrls.rdPerTurnAround::416-447 0.679232
system.mem_ctrls.rdPerTurnAround::448-479 0.42451999999999995
system.mem_ctrls.rdPerTurnAround::480-511 0.169808
system.mem_ctrls.rdPerTurnAround::512-543 0.254712
system.mem_ctrls.rdPerTurnAround::704-735 0.084904
system.mem_ctrls.rdPerTurnAround::768-799 0.084904
system.mem_ctrls.rdPerTurnAround::23552-24575 0.041733
system.mem_ctrls.rdPerTurnAround::18432-19455 0.005325
system.mem_ctrls.rdPerTurnAround::0-63 0.01065
system.mem_ctrls.rdPerTurnAround::768-831 0.01065
system.mem_ctrls.rdPerTurnAround::896-959 0.01065
system.mem_ctrls.rdPerTurnAround::1024-1087 0.005325
CPI 1.2684206964601163

Per-Address PND Load Violations:
