#
# Every CPU automatically has PAPI_TOT_CYC and PAPI_TOT_INS added
#
# Processor identifier and additional flags
#
CPU,MIPS20KC
#
PRESET,PAPI_FP_INS,NOT_DERIVED,FP_INST
PRESET,PAPI_BR_INS,NOT_DERIVED,BRANCHES
PRESET,PAPI_BR_MSP,NOT_DERIVED,BR_MISPRED
PRESET,PAPI_TLB_TL,NOT_DERIVED,TLB_MISS_EXC
PRESET,PAPI_L1_ICA,NOT_DERIVED,INST_RQ
#
CPU,MIPS24K
#
CPU,MIPS25KF
#
PRESET,PAPI_FP_INS,NOT_DERIVED,INSN_FP_DATAPATH_COMPLETED
PRESET,PAPI_BR_INS,NOT_DERIVED,BRANCHES_COMPLETED
PRESET,PAPI_BR_MSP,NOT_DERIVED,BRANCHES_MISSPREDICTED
PRESET,PAPI_L1_ICA,NOT_DERIVED,INSNS_FETCHED_FROM_ICACHE
PRESET,PAPI_L1_ICM,NOT_DERIVED,ICACHE_MISSES
PRESET,PAPI_L1_DCA,NOT_DERIVED,CACHEABLE_DCACHE_REQUEST
PRESET,PAPI_L1_DCM,NOT_DERIVED,DCACHE_MISSES
PRESET,PAPI_L2_TCM,NOT_DERIVED,L2_MISSES
PRESET,PAPI_L2_TCA,NOT_DERIVED,CACHEABLE_L2_REQS
PRESET,PAPI_SR_INS,NOT_DERIVED,STORE_INSNS_ISSUED
PRESET,PAPI_LD_INS,NOT_DERIVED,LOAD_INSNS_ISSUED
PRESET,PAPI_LST_INS,NOT_DERIVED,LOAD_STORE_ISSUED
#
CPU,MIPS34K
#
CPU,MIPS5KC
#
PRESET,PAPI_L1_ICA,NOT_DERIVED,FETCHED_INST
PRESET,PAPI_LD_INS,NOT_DERIVED,LOAD_PREF_SYNC_CACHE_OPS
PRESET,PAPI_SR_INS,NOT_DERIVED,STORES_COND_ST
PRESET,PAPI_CSR_FAL,NOT_DERIVED,COND_STORE_FAIL
PRESET,PAPI_FP_INS,NOT_DERIVED,FP_INST
PRESET,PAPI_BR_INS,NOT_DERIVED,BRANCHES
PRESET,PAPI_TLB_IM,NOT_DERIVED,ITLB_MISS
PRESET,PAPI_TLB_TL,NOT_DERIVED,TLM_MISS_EXC
PRESET,PAPI_TLB_DM,NOT_DERIVED,DTLB_MISS
PRESET,PAPI_BR_MSP,NOT_DERIVED,BR_MISPRED
PRESET,PAPI_L1_ICM,NOT_DERIVED,IC_MISS
PRESET,PAPI_L1_DCM,NOT_DERIVED,DC_MISS
PRESET,PAPI_MEM_SCY,NOT_DERIVED,INST_STALL_M
PRESET,PAPI_FUL_ICY,NOT_DERIVED,DUAL_ISSUE_INST
#
CPU,MIPS74K
#
CPU,MIPSR10000
#
CPU,MIPSR12000
#
CPU,MIPSRM7000
#
CPU,MIPSRM9000
#
CPU,MIPSSB1
#
CPU,MIPSVR5432
#
CPU,MIPSVR5500
#
CPU,AMD64
#
#?#   {PAPI_L1_ICH, {DERIVED_POSTFIX, {PNE_OPT_IC_FETCH, PNE_OPT_IC_SYS_REFILL, PNE_OPT_IC_L2_REFILL, PAPI_NULL}, {"N0|N1|-|N2|-|",}}},
#X   {PAPI_L2_ICH, {0, {PNE_OPT_IC_L2_REFILL, PAPI_NULL}, {0,}}},
#?   {PAPI_L1_DCM, {DERIVED_ADD, {PNE_OPT_DC_SYS_REFILL_MOES, PNE_OPT_DC_L2_REFILL_MOES, PAPI_NULL}, {0,}}},
#?   {PAPI_L1_ICM, {DERIVED_ADD, {PNE_OPT_IC_L2_REFILL, PNE_OPT_IC_SYS_REFILL, PAPI_NULL}, {0,}}},
#?   {PAPI_L2_DCM, {0, {PNE_OPT_DC_SYS_REFILL_MOES, PAPI_NULL}, {0,}}},
#?   {PAPI_L2_ICM, {0, {PNE_OPT_IC_SYS_REFILL, PAPI_NULL}, {0,}}},
#?   {PAPI_L1_TCM, {DERIVED_ADD, {PNE_OPT_DC_SYS_REFILL_MOES, PNE_OPT_IC_SYS_REFILL,PNE_OPT_IC_L2_REFILL,PNE_OPT_DC_L2_REFILL_MOES},{0,}}},
#?   {PAPI_L2_TCM, {DERIVED_ADD, {PNE_OPT_DC_SYS_REFILL_MOES, PNE_OPT_IC_SYS_REFILL, PAPI_NULL}, {0,}}},
#X   {PAPI_FPU_IDL, {0, {PNE_OPT_FP_NONE_RET, PAPI_NULL}, {0,}}},
#X   {PAPI_TLB_DM, {0, {PNE_OPT_DC_L1_DTLB_MISS_AND_L2_DTLB_MISS, PAPI_NULL}, {0,}}},
#X   {PAPI_TLB_IM, {0, {PNE_OPT_IC_L1ITLB_MISS_AND_L2ITLB_MISS, PAPI_NULL}, {0,}}},
#X   {PAPI_TLB_TL, {DERIVED_ADD, {PNE_OPT_DC_L1_DTLB_MISS_AND_L2_DTLB_MISS,PNE_OPT_IC_L1ITLB_MISS_AND_L2ITLB_MISS,PAPI_NULL},{0,}}},
#   {PAPI_L1_LDM, {0, {PNE_OPT_DC_L2_REFILL_OES,PAPI_NULL},{0,}}},
#   {PAPI_L1_STM, {0, {PNE_OPT_DC_L2_REFILL_M,PAPI_NULL},{0,}}},
#   {PAPI_L2_LDM, {0, {PNE_OPT_DC_SYS_REFILL_OES,PAPI_NULL},{0,}}},
#   {PAPI_L2_STM, {0, {PNE_OPT_DC_SYS_REFILL_M,PAPI_NULL},{0,}}},
#X   {PAPI_STL_ICY,{0, {PNE_OPT_EU_DECODER_EMPTY, PAPI_NULL}, {0,}}},
#X   {PAPI_HW_INT, {0, {PNE_OPT_EU_HW_INTS, PAPI_NULL}, {0,}}},
#X   {PAPI_BR_TKN, {0, {PNE_OPT_EU_BR_TAKEN, PAPI_NULL}, {0,}}},
#X   {PAPI_BR_MSP, {0, {PNE_OPT_EU_BR_MIS, PAPI_NULL}, {0,}}},
#-   {PAPI_TOT_INS, {0, {PNE_OPT_EU_RET_X86_INS, PAPI_NULL}, {0,}}},
#
#/*  This definition give an accurate count of the instructions retired through the FP unit
#    It counts just about everything except MMX and 3DNow instructions
#    Unfortunately, it also counts loads and stores. Therefore the count will be uniformly
#    high, but proportional to the work done.
#*/
#X   {PAPI_FP_INS, {0, {PNE_OPT_EU_FPU_X87_SSE_SSE2_SCALAR_PACKED, PAPI_NULL}, {0,}}},
#
#/*  This definition is speculative but gives good answers on our simple test cases
#    It overcounts FP operations, sometimes by A LOT, but doesn't count loads and stores
#*/
#   {PAPI_FP_OPS, {0, {PNE_OPT_FP_MULT_AND_ADD_PIPE, PAPI_NULL}, {0,}}},
#
#X   {PAPI_BR_INS, {0, {PNE_OPT_EU_BR, PAPI_NULL}, {0,}}},
#X   {PAPI_VEC_INS, {0, {PNE_OPT_EU_FPU_SSE_SSE2_PACKED, PAPI_NULL}, {0,}}},
#X   {PAPI_RES_STL, {0, {PNE_OPT_EU_DISP_STALLS, PAPI_NULL}, {0,}}},
#-   {PAPI_TOT_CYC, {0, {PNE_OPT_EU_CPU_CLK_UNHALTED, PAPI_NULL}, {0,}}},
#?   {PAPI_L1_DCH,  {DERIVED_POSTFIX, {PNE_OPT_DC_ACCESS,PNE_OPT_DC_L2_REFILL_MOES, PNE_OPT_DC_SYS_REFILL_MOES,PAPI_NULL},{"N0|N1|-|N2|-|",}}},
#?   {PAPI_L2_DCH,  {0, {PNE_OPT_DC_L2_REFILL_MOES,PAPI_NULL},{0,}}},
#X   {PAPI_L1_DCA, {0, {PNE_OPT_DC_ACCESS, PAPI_NULL}, {0,}}},
#?   {PAPI_L2_DCA, {DERIVED_ADD, {PNE_OPT_DC_SYS_REFILL_MOES, PNE_OPT_DC_L2_REFILL_MOES, PAPI_NULL}, {0,}}},
#   {PAPI_L2_DCR, {0, {PNE_OPT_DC_L2_REFILL_OES, PAPI_NULL}, {0,}}},
#   {PAPI_L2_DCW, {0, {PNE_OPT_DC_L2_REFILL_M, PAPI_NULL}, {0,}}},
#X   {PAPI_L1_ICA, {0, {PNE_OPT_IC_FETCH, PAPI_NULL}, {0,}}},
#?   {PAPI_L2_ICA, {DERIVED_ADD, {PNE_OPT_IC_L2_REFILL, PNE_OPT_IC_SYS_REFILL, PAPI_NULL}, {0,}}},
#X   {PAPI_L1_ICR, {0, {PNE_OPT_IC_FETCH, PAPI_NULL}, {0,}}},
#X   {PAPI_L1_TCA, {DERIVED_ADD, {PNE_OPT_DC_ACCESS, PNE_OPT_IC_FETCH, PAPI_NULL}, {0,}}},
#?   {PAPI_L2_TCA, {DERIVED_ADD, {PNE_OPT_IC_L2_REFILL, PNE_OPT_IC_SYS_REFILL, PNE_OPT_DC_L2_REFILL_MOES, PNE_OPT_DC_SYS_REFILL_MOES}, {0,}}},
#?   {PAPI_L2_TCH, {DERIVED_ADD, {PNE_OPT_IC_L2_REFILL, PNE_OPT_DC_L2_REFILL_MOES, PAPI_NULL}, {0,}}},
#X   {PAPI_FML_INS, {0, {PNE_OPT_FP_MULT_PIPE, PAPI_NULL}, {0,}}},
#X   {PAPI_FAD_INS, {0, {PNE_OPT_FP_ADD_PIPE, PAPI_NULL}, {0,}}},
#X   {PAPI_L1_TCH, {DERIVED_POSTFIX, {PNE_OPT_DC_ACCESS,PNE_OPT_IC_FETCH,PNE_OPT_DC_MISS,PNE_OPT_IC_MISS}, {"N0|N1|+|N2|-|N3|-|"}}},
#
PRESET,PAPI_L1_ICH,DERIVED_SUB,INSTRUCTION_CACHE_FETCHES,INSTRUCTION_CACHE_REFILLS_FROM_SYSTEM,INSTRUCTION_CACHE_REFILLS_FROM_L2
PRESET,PAPI_L1_ICM,NOT_DERIVED,INSTRUCTION_CACHE_MISSES
PRESET,PAPI_L1_ICA,NOT_DERIVED,INSTRUCTION_CACHE_FETCHES
PRESET,PAPI_L1_ICR,NOT_DERIVED,INSTRUCTION_CACHE_FETCHES
PRESET,PAPI_L1_DCM,NOT_DERIVED,DATA_CACHE_MISSES
PRESET,PAPI_L1_DCA,NOT_DERIVED,DATA_CACHE_ACCESSES
PRESET,PAPI_L1_DCH,DERIVED_SUB,DATA_CACHE_ACCESSES,DATA_CACHE_MISSES
PRESET,PAPI_L1_TCA,DERIVED_ADD,DATA_CACHE_ACCESSES,INSTRUCTION_CACHE_FETCHES
PRESET,PAPI_L1_TCM,DERIVED_ADD,INSTRUCTION_CACHE_MISSES,DATA_CACHE_MISSES
PRESET,PAPI_L1_TCH,DERIVED_POSTFIX,N0|N1|+|N2|-|N3|-|,DATA_CACHE_ACCESSES,INSTRUCTION_CACHE_FETCHES,DATA_CACHE_MISSES,INSTRUCTION_CACHE_MISSES
#
PRESET,PAPI_L2_ICA,NOT_DERIVED,REQUESTS_TO_L2:INSTRUCTIONS
PRESET,PAPI_L2_ICM,NOT_DERIVED,L2_CACHE_MISS:INSTRUCTIONS
PRESET,PAPI_L2_ICH,NOT_DERIVED,INSTRUCTION_CACHE_REFILLS_FROM_L2
PRESET,PAPI_L2_DCA,NOT_DERIVED,REQUESTS_TO_L2:DATA
PRESET,PAPI_L2_DCM,NOT_DERIVED,L2_CACHE_MISS:DATA
PRESET,PAPI_L2_DCH,DERIVED_SUB,REQUESTS_TO_L2:DATA,L2_CACHE_MISS:DATA
PRESET,PAPI_L2_TCA,NOT_DERIVED,REQUESTS_TO_L2:ALL
PRESET,PAPI_L2_TCM,NOT_DERIVED,L2_CACHE_MISS:INSTRUCTIONS:DATA
PRESET,PAPI_L2_TCH,DERIVED_SUB,REQUESTS_TO_L2:INSTRUCTIONS:DATA,L2_CACHE_MISS:ALL
#
PRESET,PAPI_TLB_DM,NOT_DERIVED,L1_DTLB_AND_L2_DLTB_MISS
PRESET,PAPI_TLB_IM,NOT_DERIVED,L1_ITLB_MISS_AND_L2_ITLB_MISS
PRESET,PAPI_TLB_TL,DERIVED_ADD,L1_DTLB_AND_L2_DLTB_MISS,L1_ITLB_MISS_AND_L2_ITLB_MISS
#
PRESET,PAPI_BR_INS,NOT_DERIVED,RETIRED_BRANCH_INSTRUCTIONS
PRESET,PAPI_BR_TKN,NOT_DERIVED,RETIRED_TAKEN_BRANCH_INSTRUCTIONS
PRESET,PAPI_BR_MSP,NOT_DERIVED,RETIRED_MISPREDICTED_BRANCH_INSTRUCTIONS
#
PRESET,PAPI_STL_ICY,NOT_DERIVED,DECODER_EMPTY
PRESET,PAPI_RES_STL,NOT_DERIVED,DISPATCH_STALLS
PRESET,PAPI_HW_INT,NOT_DERIVED,INTERRUPTS_TAKEN
#
PRESET,PAPI_FPU_IDL,NOT_DERIVED,CYCLES_NO_FPU_OPS_RETIRED
PRESET,PAPI_FML_INS,NOT_DERIVED,DISPATCHED_FPU:OPS_MULTIPLY
PRESET,PAPI_FAD_INS,NOT_DERIVED,DISPATCHED_FPU:OPS_ADD
PRESET,PAPI_VEC_INS,NOT_DERIVED,RETIRED_MMX_AND_FP_INSTRUCTIONS:PACKED_SSE_AND_SSE2
#    This definition give an accurate count of the instructions retired through the FP unit
#    It counts just about everything except MMX and 3DNow instructions
#    Unfortunately, it also counts loads and stores. Therefore the count will be uniformly
#    high, but proportional to the work done.
PRESET,PAPI_FP_INS,NOT_DERIVED,RETIRED_MMX_AND_FP_INSTRUCTIONS:X87:SCALAR_SSE_AND_SSE2:PACKED_SSE_AND_SSE2
#/*  This definition is speculative but gives good answers on our simple test cases
#    It overcounts FP operations, sometimes by A LOT, but doesn't count loads and stores
PRESET,PAPI_FP_OPS,NOT_DERIVED,DISPATCHED_FPU:OPS_MULTIPLY:OPS_ADD,NOTE,'Counts speculative adds and multiplies. Variable and higher than theoretical.'
#
CPU,AMD64 FPU RETIRED
#
PRESET,PAPI_FP_OPS,NOT_DERIVED,RETIRED_MMX_AND_FP_INSTRUCTIONS:X87:SCALAR_SSE_AND_SSE2:PACKED_SSE_AND_SSE2,NOTE,"Counts all retired floating point operations, including data movement. Precise, and proportional to work done, but much higher than theoretical."
#
CPU,AMD64 FPU SPECULATIVE
#
PRESET,PAPI_FP_OPS,NOT_DERIVED,DISPATCHED_FPU:OPS_MULTIPLY:OPS_ADD,NOTE,"Counts speculative adds and multiplies. Variable and higher than theoretical."
#
CPU,AMD64 FPU SSE_SP
#
PRESET,PAPI_FP_OPS,DERIVED_SUB,RETIRED_MMX_AND_FP_INSTRUCTIONS:X87:SCALAR_SSE_AND_SSE2:PACKED_SSE_AND_SSE2,DISPATCHED_FPU:OPS_STORE,NOTE,"Counts retired ops corrected for data motion. Optimized for single precision; lower than theoretical."
#
CPU,AMD64 FPU SSE_DP
#
PRESET,PAPI_FP_OPS,DERIVED_SUB,RETIRED_MMX_AND_FP_INSTRUCTIONS:X87:SCALAR_SSE_AND_SSE2:PACKED_SSE_AND_SSE2,DISPATCHED_FPU:OPS_STORE_PIPE_LOAD_OPS,NOTE,"Counts retired ops corrected for data motion. Optimized for double precision; lower than theoretical."
#
CPU,Intel architectural PMU
#
PRESET,PAPI_BR_INS,NOT_DERIVED,BRANCH_INSTRUCTIONS_RETIRED
PRESET,PAPI_BR_MSP,NOT_DERIVED,RETIRED_MISPREDICTED_BRANCH_INSTRUCTIONS
#
CPU,Intel Core
#
#X   {PAPI_L1_DCM,{0,{PNE_CORE_DCACHE_REPL,PAPI_NULL},{0,}}},
#X   {PAPI_L1_ICM,{0,{PNE_CORE_L2_IFETCH_SELF_MESI,PAPI_NULL},{0,}}},
#X   {PAPI_L2_DCM,{DERIVED_SUB,{PNE_CORE_L2_LINES_IN_SELF_ANY,PNE_CORE_BUS_TRANS_IFETCH_SELF,PAPI_NULL},{0,}}},
#X   {PAPI_L2_ICM, {0, {PNE_CORE_BUS_TRANS_IFETCH_SELF, PAPI_NULL}, {0,}}},
#X   {PAPI_L1_TCM, {0, {PNE_CORE_L2_RQSTS_SELF_DEMAND_MESI, PAPI_NULL}, {0,}}},
#X   {PAPI_L2_TCM, {0, {PNE_CORE_L2_LINES_IN_SELF_ANY, PAPI_NULL}, {0,}}},
#X   {PAPI_CA_SHR, {0, {PNE_CORE_L2_RQSTS_SELF_ANY_S, PAPI_NULL}, {0,}}},
#X   {PAPI_CA_CLN, {0, {PNE_CORE_BUS_TRANS_RFO_SELF, PAPI_NULL}, {0,}}},
#/*   { PAPI_CA_INV, {0, {PNE_PM_BUS_HITM_DRV,PAPI_NULL},{0,}}},   */
#X   {PAPI_CA_ITV, {0, {PNE_CORE_BUS_TRANS_INVAL_SELF, PAPI_NULL}, {0,}}},
#X   {PAPI_TLB_IM, {0, {PNE_CORE_ITLB_MISSES, PAPI_NULL}, {0,}}},
#?   {PAPI_TLB_DM, {0, {PNE_CORE_DTLB_MISS, PAPI_NULL}, {0,}}},
#X   {PAPI_L1_LDM, {0, {PNE_CORE_L2_LD_SELF_ANY_MESI, PAPI_NULL}, {0,}}},
#X   {PAPI_L1_STM, {0, {PNE_CORE_L2_ST_SELF_MESI, PAPI_NULL}, {0,}}},
#X   {PAPI_L2_LDM, {DERIVED_SUB, {PNE_CORE_L2_LINES_IN_SELF_ANY, PNE_CORE_L2_M_LINES_IN_SELF, PAPI_NULL}, {0,}}},
#X   {PAPI_L2_STM, {0, {PNE_CORE_L2_M_LINES_IN_SELF, PAPI_NULL}, {0,}}},
#-   {PAPI_BTAC_M, {0, {PNE_CORE_BTB_MISSES, PAPI_NULL}, {0,}}},
#X   {PAPI_HW_INT, {0, {PNE_CORE_HW_INT_RX, PAPI_NULL}, {0,}}},
#X   {PAPI_BR_CN, {0, {PNE_CORE_BR_RETIRED, PAPI_NULL}, {0,}}},
#X   {PAPI_BR_TKN, {0, {PNE_CORE_BR_TAKEN_RET, PAPI_NULL}, {0,}}},
#?   {PAPI_BR_NTK, {DERIVED_SUB, {PNE_CORE_BR_RETIRED, PNE_CORE_BR_TAKEN_RET, PAPI_NULL}, {0,}}},
#X   {PAPI_BR_MSP, {0, {PNE_CORE_MISPREDBR_RETIRED, PAPI_NULL}, {0,}}},
#?   {PAPI_BR_PRC, {DERIVED_SUB, {PNE_CORE_BR_RETIRED, PNE_CORE_MISPREDBR_RETIRED, PAPI_NULL}, {0,}}},
#?   {PAPI_TOT_IIS, {0, {PNE_CORE_INSTR_DECODED, PAPI_NULL}, {0,}}},
#-   {PAPI_TOT_INS, {0, {PNE_CORE_INSTR_RETIRED, PAPI_NULL}, {0,}}},
#X   {PAPI_FP_INS, {0, {PNE_CORE_FP_COMPS_OP_EXE, PAPI_NULL}, {0,}}},
#X   {PAPI_FP_OPS, {0, {PNE_CORE_FP_COMPS_OP_EXE, PAPI_NULL}, {0,}}},
#X   {PAPI_BR_INS, {0, {PNE_CORE_BR_RETIRED, PAPI_NULL}, {0,}}},
#/*   { PAPI_VEC_INS,       {0, {PNE_PM_MMX_INSTR_EXEC,PAPI_NULL},{0,}}},  Says event exists on P2 only  */
#X   {PAPI_RES_STL, {0, {PNE_CORE_RESOURCE_STALL, PAPI_NULL}, {0,}}},
#-   {PAPI_TOT_CYC, {0, {PNE_CORE_UNHLTCORE_CYCLES, PAPI_NULL}, {0,}}},
#X   {PAPI_L1_DCH, {DERIVED_SUB, {PNE_CORE_DATA_MEM_REF, PNE_CORE_DCACHE_REPL, PAPI_NULL}, {0,}}},
#X   {PAPI_L1_DCA, {0, {PNE_CORE_DATA_MEM_REF, PAPI_NULL}, {0,}}},
#X   {PAPI_L2_DCA, {DERIVED_ADD, {PNE_CORE_L2_LD_SELF_ANY_MESI, PNE_CORE_L2_ST_SELF_MESI, PAPI_NULL}, {0,}}},
#X   {PAPI_L2_DCR, {0, {PNE_CORE_L2_LD_SELF_ANY_MESI, PAPI_NULL}, {0,}}},
#X   {PAPI_L2_DCW, {0, {PNE_CORE_L2_ST_SELF_MESI, PAPI_NULL}, {0,}}},
#X   {PAPI_L1_ICH, {DERIVED_SUB, {PNE_CORE_BUS_TRANS_IFETCH_SELF, PNE_CORE_L2_IFETCH_SELF_MESI, PAPI_NULL}, {0,}}},
#X   {PAPI_L2_ICH, {DERIVED_SUB, {PNE_CORE_L2_IFETCH_SELF_MESI, PNE_CORE_BUS_TRANS_IFETCH_SELF, PAPI_NULL}, {0,}}},
#X   {PAPI_L1_ICA, {0, {PNE_CORE_BUS_TRANS_IFETCH_SELF, PAPI_NULL}, {0,}}},
#X   {PAPI_L2_ICA, {0, {PNE_CORE_L2_IFETCH_SELF_MESI, PAPI_NULL}, {0,}}},
#X   {PAPI_L1_ICR, {0, {PNE_CORE_BUS_TRANS_IFETCH_SELF, PAPI_NULL}, {0,}}},
#X   {PAPI_L2_ICR, {0, {PNE_CORE_L2_IFETCH_SELF_MESI, PAPI_NULL}, {0,}}},
#X   {PAPI_L2_TCH, {DERIVED_SUB, {PNE_CORE_L2_RQSTS_SELF_ANY_MESI, PNE_CORE_L2_LINES_IN_SELF_ANY, PAPI_NULL}, {0,}}},
#X   {PAPI_L1_TCA, {DERIVED_ADD, {PNE_CORE_DATA_MEM_REF, PNE_CORE_BUS_TRANS_IFETCH_SELF, PAPI_NULL}, {0,}}},
#X   {PAPI_L2_TCA, {0, {PNE_CORE_L2_RQSTS_SELF_ANY_MESI, PAPI_NULL}, {0,}}},
#X   {PAPI_L2_TCR, {DERIVED_ADD, {PNE_CORE_L2_LD_SELF_ANY_MESI, PNE_CORE_L2_IFETCH_SELF_MESI, PAPI_NULL}, {0,}}},
#X   {PAPI_L2_TCW, {0, {PNE_CORE_L2_ST_SELF_MESI, PAPI_NULL}, {0,}}},
#X   {PAPI_FML_INS, {0, {PNE_CORE_MUL, PAPI_NULL}, {0,}}},
#X   {PAPI_FDV_INS, {0, {PNE_CORE_DIV, PAPI_NULL}, {0,}}},
#
PRESET,PAPI_L1_DCM,NOT_DERIVED,L1D_REPL
PRESET,PAPI_L1_ICM,NOT_DERIVED,L2_IFETCH:SELF:MESI
PRESET,PAPI_L1_TCM,NOT_DERIVED,L2_RQSTS:SELF:MESI
PRESET,PAPI_L1_LDM,NOT_DERIVED,L2_LD:SELF:ANY:MESI
PRESET,PAPI_L1_STM,NOT_DERIVED,L2_ST:SELF:MESI
PRESET,PAPI_L1_DCH,DERIVED_SUB,L1D_ALL_REF,L1D_REPL
PRESET,PAPI_L1_DCA,NOT_DERIVED,L1D_ALL_REF
PRESET,PAPI_L1_ICH,DERIVED_SUB,BUS_TRANS_IFETCH:SELF,L2_IFETCH:SELF:MESI
PRESET,PAPI_L1_ICA,NOT_DERIVED,BUS_TRANS_IFETCH:SELF
PRESET,PAPI_L1_ICR,NOT_DERIVED,BUS_TRANS_IFETCH:SELF
PRESET,PAPI_L1_TCA,DERIVED_ADD,L1D_ALL_REF,BUS_TRANS_IFETCH:SELF

PRESET,PAPI_L2_DCM,DERIVED_SUB,L2_LINES_IN:SELF:ANY,BUS_TRANS_IFETCH:SELF
PRESET,PAPI_L2_ICM,NOT_DERIVED,BUS_TRANS_IFETCH:SELF
PRESET,PAPI_L2_TCM,NOT_DERIVED,L2_LINES_IN:SELF:ANY
PRESET,PAPI_L2_LDM,DERIVED_SUB,L2_LINES_IN:SELF:ANY,L2_M_LINES_IN:SELF
PRESET,PAPI_L2_STM,NOT_DERIVED,L2_M_LINES_IN:SELF
PRESET,PAPI_L2_DCA,DERIVED_ADD,L2_LD:SELF:ANY:MESI,L2_ST:SELF:MESI
PRESET,PAPI_L2_DCR,NOT_DERIVED,L2_LD:SELF:ANY:MESI
PRESET,PAPI_L2_DCW,NOT_DERIVED,L2_ST:SELF:MESI
PRESET,PAPI_L2_ICH,DERIVED_SUB,L2_IFETCH:SELF:MESI,BUS_TRANS_IFETCH:SELF
PRESET,PAPI_L2_ICA,NOT_DERIVED,L2_IFETCH:SELF:MESI
PRESET,PAPI_L2_ICR,NOT_DERIVED,L2_IFETCH:SELF:MESI
PRESET,PAPI_L2_TCH,DERIVED_SUB,L2_RQSTS:SELF:ANY:MESI,L2_LINES_IN:SELF:ANY
PRESET,PAPI_L2_TCA,NOT_DERIVED,L2_RQSTS:SELF:ANY:MESI
PRESET,PAPI_L2_TCR,DERIVED_ADD,L2_LD:SELF:ANY:MESI,L2_IFETCH:SELF:MESI
PRESET,PAPI_L2_TCW,NOT_DERIVED,L2_ST:SELF:MESI
#
PRESET,PAPI_CA_SHR,NOT_DERIVED,L2_RQSTS:SELF:ANY:S_STATE
PRESET,PAPI_CA_CLN,NOT_DERIVED,BUS_TRANS_RFO:SELF
PRESET,PAPI_CA_ITV,NOT_DERIVED,BUS_TRANS_INVAL:SELF
#
PRESET,PAPI_TLB_IM,NOT_DERIVED,ITLB:MISSES
PRESET,PAPI_TLB_DM,NOT_DERIVED,DTLB_MISSES:ANY
#
PRESET,PAPI_BR_TKN,NOT_DERIVED,BR_INST_RETIRED:TAKEN
PRESET,PAPI_BR_NTK,NOT_DERIVED,BR_INST_RETIRED:PRED_NOT_TAKEN:MISPRED_NOT_TAKEN
PRESET,PAPI_BR_INS,NOT_DERIVED,BR_INST_EXEC
PRESET,PAPI_BR_MSP,NOT_DERIVED,BR_MISSP_EXEC
PRESET,PAPI_BR_CN,NOT_DERIVED,BR_CND_EXEC
PRESET,PAPI_BR_PRC,DERIVED_SUB,BR_CND_EXEC,BR_CND_MISSP_EXEC
#
PRESET,PAPI_TOT_IIS,NOT_DERIVED,MACRO_INSTS:DECODED
PRESET,PAPI_HW_INT,NOT_DERIVED,HW_INT_RCV
PRESET,PAPI_RES_STL,NOT_DERIVED,RESOURCE_STALLS:ANY
#
PRESET,PAPI_FP_INS,NOT_DERIVED,FP_COMP_OPS_EXE
PRESET,PAPI_FP_OPS,NOT_DERIVED,FP_COMP_OPS_EXE
PRESET,PAPI_FML_INS,NOT_DERIVED,MUL
PRESET,PAPI_FDV_INS,NOT_DERIVED,DIV
PRESET,PAPI_VEC_INS,NOT_DERIVED,SIMD_INST_RETIRED:VECTOR
#
CPU,Intel PentiumIII
#
PRESET,PAPI_L2_DCM,DERIVED_SUB,L2_LINES_IN,BUS_TRAN_IFETCH:SELF
PRESET,PAPI_L2_TCM,NOT_DERIVED,L2_LINES_IN
PRESET,PAPI_L2_LDM,DERIVED_SUB,L2_LINES_IN,L2_M_LINES_INM
PRESET,PAPI_L2_TCH,DERIVED_SUB,L2_RQSTS:M:E:S:I,L2_LINES_IN
#
CPU,Intel PentiumM
#
PRESET,PAPI_L2_DCM,DERIVED_SUB,L2_LINES_IN:ONLY_HW_PREFETCH:NON_HW_PREFETCH,BUS_TRAN_IFETCH:SELF
PRESET,PAPI_L2_TCM,NOT_DERIVED,L2_LINES_IN:ONLY_HW_PREFETCH:NON_HW_PREFETCH
PRESET,PAPI_L2_LDM,DERIVED_SUB,L2_LINES_IN:ONLY_HW_PREFETCH:NON_HW_PREFETCH,L2_M_LINES_INM
PRESET,PAPI_L2_TCH,DERIVED_SUB,L2_RQSTS:M:E:S:I,L2_LINES_IN:ONLY_HW_PREFETCH:NON_HW_PREFETCH
#
CPU,Intel P6
#
#X   {PAPI_L1_DCM,{0,{PNE_P3_DCU_LINES_IN,PAPI_NULL,PAPI_NULL,PAPI_NULL},{0,}}},
#X   {PAPI_L1_ICM,{0,{PNE_P3_L2_IFETCH_MESI,PAPI_NULL,PAPI_NULL,PAPI_NULL},{0,}}},
#X   {PAPI_L2_DCM,{DERIVED_SUB,{PNE_P3_L2_LINES_IN,PNE_P3_BUS_TRAN_IFETCH_SELF,PAPI_NULL,PAPI_NULL},{0,}}},
#X   {PAPI_L2_ICM, {0, {PNE_P3_BUS_TRAN_IFETCH_SELF, PAPI_NULL, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_L1_TCM, {0, {PNE_P3_L2_RQSTS_MESI, PAPI_NULL, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_L2_TCM, {0, {PNE_P3_L2_LINES_IN, PAPI_NULL, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_CA_SHR, {0, {PNE_P3_L2_RQSTS_S, PAPI_NULL, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_CA_CLN, {0, {PNE_P3_BUS_TRAN_RFO_SELF, PAPI_NULL, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_CA_ITV, {0, {PNE_P3_BUS_TRAN_INVAL_SELF, PAPI_NULL, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_TLB_IM, {0, {PNE_P3_ITLB_MISS, PAPI_NULL, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_L1_LDM, {0, {PNE_P3_L2_LD_MESI, PAPI_NULL, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_L1_STM, {0, {PNE_P3_L2_ST_MESI, PAPI_NULL, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_L2_LDM, {DERIVED_SUB, {PNE_P3_L2_LINES_IN, PNE_P3_L2_M_LINES_INM, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_L2_STM, {0, {PNE_P3_L2_M_LINES_INM, PAPI_NULL, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_BTAC_M, {0, {PNE_P3_BTB_MISSES, PAPI_NULL, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_HW_INT, {0, {PNE_P3_HW_INT_RX, PAPI_NULL, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_BR_CN, {0, {PNE_P3_BR_INST_RETIRED, PAPI_NULL, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_BR_TKN, {0, {PNE_P3_BR_TAKEN_RETIRED, PAPI_NULL, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_BR_NTK, {DERIVED_SUB, {PNE_P3_BR_INST_RETIRED, PNE_P3_BR_TAKEN_RETIRED, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_BR_MSP, {0, {PNE_P3_BR_MISS_PRED_RETIRED, PAPI_NULL, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_BR_PRC, {DERIVED_SUB, {PNE_P3_BR_INST_RETIRED, PNE_P3_BR_MISS_PRED_RETIRED, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_TOT_IIS, {0, {PNE_P3_INST_DECODED, PAPI_NULL, PAPI_NULL, PAPI_NULL}, {0,}}},
#-   {PAPI_TOT_INS, {0, {PNE_P3_INST_RETIRED, PAPI_NULL, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_FP_INS, {0, {PNE_P3_FLOPS, PAPI_NULL, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_FP_OPS, {0, {PNE_P3_FLOPS, PAPI_NULL, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_BR_INS, {0, {PNE_P3_BR_INST_RETIRED, PAPI_NULL, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_RES_STL, {0, {PNE_P3_RESOURCE_STALLS, PAPI_NULL, PAPI_NULL, PAPI_NULL}, {0,}}},
#-   {PAPI_TOT_CYC, {0, {PNE_P3_CPU_CLK_UNHALTED, PAPI_NULL, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_L1_DCH, {DERIVED_SUB, {PNE_P3_DATA_MEM_REFS, PNE_P3_DCU_LINES_IN, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_L1_DCA, {0, {PNE_P3_DATA_MEM_REFS, PAPI_NULL, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_L2_DCA, {DERIVED_ADD, {PNE_P3_L2_LD_MESI, PNE_P3_L2_ST_MESI, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_L2_DCR, {0, {PNE_P3_L2_LD_MESI, PAPI_NULL, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_L2_DCW, {0, {PNE_P3_L2_ST_MESI, PAPI_NULL, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_L1_ICH, {DERIVED_SUB, {PNE_P3_IFU_IFETCH, PNE_P3_L2_IFETCH_MESI, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_L2_ICH, {DERIVED_SUB, {PNE_P3_L2_IFETCH_MESI, PNE_P3_BUS_TRAN_IFETCH_SELF, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_L1_ICA, {0, {PNE_P3_IFU_IFETCH, PAPI_NULL, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_L2_ICA, {0, {PNE_P3_L2_IFETCH_MESI, PAPI_NULL, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_L1_ICR, {0, {PNE_P3_IFU_IFETCH, PAPI_NULL, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_L2_ICR, {0, {PNE_P3_L2_IFETCH_MESI, PAPI_NULL, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_L2_TCH, {DERIVED_SUB, {PNE_P3_L2_RQSTS_MESI, PNE_P3_L2_LINES_IN, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_L1_TCA, {DERIVED_ADD, {PNE_P3_DATA_MEM_REFS, PNE_P3_IFU_IFETCH, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_L2_TCA, {0, {PNE_P3_L2_RQSTS_MESI, PAPI_NULL, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_L2_TCR, {DERIVED_ADD, {PNE_P3_L2_LD_MESI, PNE_P3_L2_IFETCH_MESI, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_L2_TCW, {0, {PNE_P3_L2_ST_MESI, PAPI_NULL, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_FML_INS, {0, {PNE_P3_MUL, PAPI_NULL, PAPI_NULL, PAPI_NULL}, {0,}}},
#X   {PAPI_FDV_INS, {0, {PNE_P3_DIV, PAPI_NULL, PAPI_NULL, PAPI_NULL}, {0,}}},
#
PRESET,PAPI_L1_DCM,NOT_DERIVED,DCU_LINES_IN
PRESET,PAPI_L1_ICM,NOT_DERIVED,L2_IFETCH:M:E:S:I
PRESET,PAPI_L1_TCM,NOT_DERIVED,L2_RQSTS:M:E:S:I
PRESET,PAPI_L1_LDM,NOT_DERIVED,L2_LD:M:E:S:I
PRESET,PAPI_L1_STM,NOT_DERIVED,L2_ST:M:E:S:I
PRESET,PAPI_L1_DCH,DERIVED_SUB,DATA_MEM_REFS,DCU_LINES_IN
PRESET,PAPI_L1_DCA,NOT_DERIVED,DATA_MEM_REFS
PRESET,PAPI_L1_ICH,DERIVED_SUB,IFU_IFETCH,L2_IFETCH:M:E:S:I
PRESET,PAPI_L1_ICA,NOT_DERIVED,IFU_IFETCH
PRESET,PAPI_L1_ICR,NOT_DERIVED,IFU_IFETCH
PRESET,PAPI_L1_TCA,DERIVED_ADD,DATA_MEM_REFS,IFU_IFETCH
#
PRESET,PAPI_L2_ICM,NOT_DERIVED,BUS_TRAN_IFETCH:SELF
PRESET,PAPI_L2_STM,NOT_DERIVED,L2_M_LINES_INM
PRESET,PAPI_L2_DCA,DERIVED_ADD,L2_LD:M:E:S:I,L2_ST:M:E:S:I
PRESET,PAPI_L2_DCR,NOT_DERIVED,L2_LD:M:E:S:I
PRESET,PAPI_L2_DCW,NOT_DERIVED,L2_ST:M:E:S:I
PRESET,PAPI_L2_ICH,DERIVED_SUB,L2_IFETCH:M:E:S:I,BUS_TRAN_IFETCH:SELF
PRESET,PAPI_L2_ICA,NOT_DERIVED,L2_IFETCH:M:E:S:I
PRESET,PAPI_L2_ICR,NOT_DERIVED,L2_IFETCH:M:E:S:I
PRESET,PAPI_L2_TCA,NOT_DERIVED,L2_RQSTS:M:E:S:I
PRESET,PAPI_L2_TCR,DERIVED_ADD,L2_LD:M:E:S:I,L2_IFETCH:M:E:S:I
PRESET,PAPI_L2_TCW,NOT_DERIVED,L2_ST:M:E:S:I
#
PRESET,PAPI_CA_SHR,NOT_DERIVED,L2_RQSTS:S
PRESET,PAPI_CA_CLN,NOT_DERIVED,BUS_TRANS_RFO:SELF
PRESET,PAPI_CA_ITV,NOT_DERIVED,BUS_TRAN_INVAL:SELF
#
PRESET,PAPI_TLB_IM,NOT_DERIVED,ITLB_MISS
PRESET,PAPI_HW_INT,NOT_DERIVED,HW_INT_RX
PRESET,PAPI_TOT_IIS,NOT_DERIVED,INST_DECODED
PRESET,PAPI_RES_STL,NOT_DERIVED,RESOURCE_STALLS
#
PRESET,PAPI_BTAC_M,NOT_DERIVED,BTB_MISSES
PRESET,PAPI_BR_CN,NOT_DERIVED,BR_INST_RETIRED
PRESET,PAPI_BR_TKN,NOT_DERIVED,BR_TAKEN_RETIRED
PRESET,PAPI_BR_NTK,DERIVED_SUB,BR_INST_RETIRED,BR_TAKEN_RETIRED
PRESET,PAPI_BR_MSP,NOT_DERIVED,BR_MISS_PRED_RETIRED
PRESET,PAPI_BR_PRC,DERIVED_SUB,BR_INST_RETIRED,BR_MISS_PRED_RETIRED
PRESET,PAPI_BR_INS,NOT_DERIVED,BR_INST_RETIRED
#
PRESET,PAPI_FP_INS,NOT_DERIVED,FLOPS
PRESET,PAPI_FP_OPS,NOT_DERIVED,FLOPS
PRESET,PAPI_FML_INS,NOT_DERIVED,MUL
PRESET,PAPI_FDV_INS,NOT_DERIVED,DIV
#
CPU,Intel Pentium4
#
#   {PAPI_RES_STL, {0, {PNE_resource_stall, PAPI_NULL,}, {0,}}},
#   {PAPI_BR_INS, {0, {PNE_branch_retired_all, PAPI_NULL,}, {0,}}},
#   {PAPI_BR_TKN, {0, {PNE_branch_retired_taken, PAPI_NULL,}, {0,}}},
#   {PAPI_BR_NTK, {0, {PNE_branch_retired_not_taken, PAPI_NULL,}, {0,}}},
#   {PAPI_BR_MSP, {0, {PNE_branch_retired_mispredicted, PAPI_NULL,}, {0,}}},
#   {PAPI_BR_PRC, {0, {PNE_branch_retired_predicted, PAPI_NULL,}, {0,}}},
#   {PAPI_TLB_DM, {0, {PNE_page_walk_type_data_miss, PAPI_NULL,}, {0,}}},
#   {PAPI_TLB_IM, {0, {PNE_page_walk_type_instr_miss, PAPI_NULL,}, {0,}}},
#   {PAPI_TLB_TL, {0, {PNE_page_walk_type_all, PAPI_NULL,}, {0,}}},
#   {PAPI_TOT_INS, {0, {PNE_instr_retired_non_bogus, PAPI_NULL,}, {0,}}},
#   /* NOTE: The following three events rely on a common tagging mechanism.
#		Load and/or store events are tagged at the front of the pipeline;
#		Tagged events are counted at the back of the pipeline. Tags for
#		front end events only come in one color. Therefore if any combination
#		of these events will produce (load + store) in every counter. */
#   {PAPI_LD_INS, {DERIVED_CMPD, {PNE_front_end_event, PNE_uop_type_load, PAPI_NULL,}, {0,}}},
#   {PAPI_SR_INS, {DERIVED_CMPD, {PNE_front_end_event, PNE_uop_type_store, PAPI_NULL,}, {0,}}},
#   {PAPI_LST_INS, {DERIVED_CMPD, {PNE_front_end_event, PNE_uop_type_load_store, PAPI_NULL,}, {0,}}},
#   {PAPI_FP_INS, {DERIVED_CMPD, {PNE_execution_event_nbogus0, PNE_x87_FP_uop_tag0, PAPI_NULL, PAPI_NULL, }, {0,}}},
#//   {PAPI_TOT_CYC, {0, {PNE_cycles, PAPI_NULL,}, {0,}}},
#   {PAPI_TOT_CYC, {0, {PNE_global_power_running, PAPI_NULL,}, {0,}}},
#   /* Level 1 cache events */
#   /* we need working/tested definitions of data cache events */
#   {PAPI_L1_ICM, {0, {PNE_bpu_fetch_request_tcmiss, PAPI_NULL,}, {0,}}},
#   {PAPI_L1_ICA, {0, {PNE_uop_queue_writes_from_tc_build_deliver, PAPI_NULL,}, {0,}}},
#   /* Level 2 is a unified cache so we only map total cache events */
#   /* NOTE1: These events include speculative accesses */
#   /* NOTE2: Intel documentation (2004) reports this event causes 
#		both over and undercounting by as much as a factor of two 
#		due to an erratum on the chip. */
#   {PAPI_L2_TCH, {0, {PNE_BSQ_cache_reference + (1<<RD_2ndL_HITS) + (1<<RD_2ndL_HITE) + (1<<RD_2ndL_HITM), PAPI_NULL,}, {0,}}},
#   {PAPI_L2_TCM, {0, {PNE_BSQ_cache_reference + (1<<RD_2ndL_MISS), PAPI_NULL,}, {0,}}},
#   {PAPI_L2_TCA, {0, {PNE_BSQ_cache_reference + (1<<RD_2ndL_MISS) + (1<<RD_2ndL_HITS) + (1<<RD_2ndL_HITE) + (1<<RD_2ndL_HITM), PAPI_NULL,}, {0,}}},
#
#/* L3 cache events for machines (Xeon) that have L3 cache */
#/* Like L2, L3 is unified so we implement only total cache events */
# CPU, Intel Pentium4 L3_cache_map[] = {
#/* preset, derived, native index array */
#   {PAPI_L3_TCH, {0, {PNE_BSQ_cache_reference + (1<<RD_3rdL_HITS) + (1<<RD_3rdL_HITE) + (1<<RD_3rdL_HITM), PAPI_NULL,}, {0,}}},
#   {PAPI_L3_TCM, {0, {PNE_BSQ_cache_reference + (1<<RD_3rdL_MISS), PAPI_NULL,}, {0,}}},
#   {PAPI_L3_TCA, {0, {PNE_BSQ_cache_reference + (1<<RD_3rdL_MISS) + (1<<RD_3rdL_HITS) + (1<<RD_3rdL_HITE) + (1<<RD_3rdL_HITM), PAPI_NULL,}, {0,}}},
#
#/* Table defining PAPI_TOT_IIS for Pentium 4s >= model 2 */
# CPU, Intel Pentium4 tot_iis_preset_map[] = {
#   {PAPI_TOT_IIS, {0, {PNE_instr_retired_all, PAPI_NULL,}, {0,}}},
#
#/* Table defining PAPI_FP_OPS as x87 uops retired */
# CPU, Intel Pentium4 FP_X87[] = {
#   {PAPI_FP_OPS, {DERIVED_CMPD, {PNE_execution_event_nbogus1, PNE_x87_FP_uop_tag1, PAPI_NULL, }, {0,}}},
#
#/* Table defining PAPI_FP_OPS as SSE_SP uops retired */
# CPU, Intel Pentium4 FP_SSE_SP[] = {
#   {PAPI_FP_OPS, {DERIVED_CMPD, {PNE_execution_event_nbogus1, PNE_scalar_SP_uop_tag1, PAPI_NULL, }, {0,}}},
#
#/* Table defining PAPI_FP_OPS as SSE_DP uops retired */
# CPU, Intel Pentium4 FP_SSE_DP[] = {
#   {PAPI_FP_OPS, {DERIVED_CMPD, {PNE_execution_event_nbogus1, PNE_scalar_DP_uop_tag1, PAPI_NULL, }, {0,}}},
#
#/* Table defining PAPI_FP_OPS as x87 and scalar_SP SSE uops retired */
# CPU, Intel Pentium4 FP_X87_SSE_SP[] = {
#   {PAPI_FP_OPS, {DERIVED_CMPD, {PNE_execution_event_nbogus1, PNE_scalar_SP_uop_tag1, PNE_x87_FP_uop_tag1, PAPI_NULL, }, {0,}}},
#
#/* Table defining PAPI_FP_OPS as x87 and scalar_DP SSE uops retired */
# CPU, Intel Pentium4 FP_X87_SSE_DP[] = {
#   {PAPI_FP_OPS, {DERIVED_CMPD, {PNE_execution_event_nbogus1, PNE_scalar_DP_uop_tag1, PNE_x87_FP_uop_tag1, PAPI_NULL, }, {0,}}},
#
#/* Table defining PAPI_FP_OPS as scalar_SP SSE and scalar_DP SSE uops retired */
# CPU, Intel Pentium4 FP_SSE_SP_DP[] = {
#   {PAPI_FP_OPS, {DERIVED_CMPD, {PNE_execution_event_nbogus1, PNE_scalar_SP_uop_tag1, PNE_scalar_DP_uop_tag1, PAPI_NULL, }, {0,}}},
#
#/* Table defining PAPI_VEC_INS as MMX uops */
# CPU, Intel Pentium4 VEC_MMX[] = {
#   {PAPI_VEC_INS, {DERIVED_CMPD, {PNE_execution_event_nbogus2, PNE_64bit_MMX_uop_tag2, PNE_128bit_MMX_uop_tag2, PAPI_NULL, }, {0,}}},
#
#/* Table defining PAPI_VEC_INS as SSE uops */
# CPU, Intel Pentium4 VEC_SSE[] = {
#   {PAPI_VEC_INS, {DERIVED_CMPD, {PNE_execution_event_nbogus2, PNE_packed_SP_uop_tag2, PNE_packed_DP_uop_tag2, PAPI_NULL, }, {0,}}},
#######
PRESET,PAPI_TOT_CYC, NOT_DERIVED, global_power_events:RUNNING
PRESET,PAPI_RES_STL, NOT_DERIVED, resource_stall:SBFULL
PRESET,PAPI_BR_INS, NOT_DERIVED, branch_retired:MMNP:MMNM:MMTP:MMTM
PRESET,PAPI_BR_TKN, NOT_DERIVED, branch_retired:MMTP:MMTM
PRESET,PAPI_BR_NTK, NOT_DERIVED, branch_retired:MMNP:MMNM
PRESET,PAPI_BR_MSP, NOT_DERIVED, branch_retired:MMNM:MMTM
PRESET,PAPI_BR_PRC, NOT_DERIVED, branch_retired:MMNP:MMTP
PRESET,PAPI_TLB_DM, NOT_DERIVED, page_walk_type:DTMISS
PRESET,PAPI_TLB_IM, NOT_DERIVED, page_walk_type:ITMISS
PRESET,PAPI_TLB_TL, NOT_DERIVED, page_walk_type:DTMISS:ITMISS
PRESET,PAPI_LD_INS, DERIVED_CMPD, front_end_event:NBOGUS, uops_type:TAGLOADS
PRESET,PAPI_SR_INS, DERIVED_CMPD, front_end_event:NBOGUS, uops_type:TAGSTORES
PRESET,PAPI_LST_INS, DERIVED_CMPD, front_end_event:NBOGUS, uops_type:TAGLOADS:TAGSTORES
PRESET,PAPI_FP_INS, DERIVED_CMPD, execution_event:NBOGUS0, x87_FP_uop:ALL:TAG0,NOTE,"PAPI_FP_INS counts only retired x87 uops tagged with 0. If you add other native events tagged with 0, their counts will be included in PAPI_FP_INS"
PRESET,PAPI_L1_ICM, NOT_DERIVED, BPU_fetch_request:TCMISS
PRESET,PAPI_L1_ICA, NOT_DERIVED, uop_queue_writes:FROM_TC_BUILD:FROM_TC_DELIVER
PRESET,PAPI_L2_TCH, NOT_DERIVED, BSQ_cache_reference:RD_2ndL_HITS:RD_2ndL_HITE:RD_2ndL_HITM
PRESET,PAPI_L2_TCM, NOT_DERIVED, BSQ_cache_reference:RD_2ndL_MISS
PRESET,PAPI_L2_TCA, NOT_DERIVED, BSQ_cache_reference:RD_2ndL_MISS:RD_2ndL_HITS:RD_2ndL_HITE:RD_2ndL_HITM
#
CPU,Intel Pentium4 L3
PRESET,PAPI_L3_TCH, NOT_DERIVED, BSQ_cache_reference:RD_3rdL_HITS:RD_3rdL_HITE:RD_3rdL_HITM
PRESET,PAPI_L3_TCM, NOT_DERIVED, BSQ_cache_reference:RD_3rdL_MISS
PRESET,PAPI_L3_TCA, NOT_DERIVED, BSQ_cache_reference:RD_3rdL_MISS:RD_3rdL_HITS:RD_3rdL_HITE:RD_3rdL_HITM
#
CPU,Intel Pentium4 TOT_IIS
PRESET,PAPI_TOT_IIS, NOT_DERIVED, instr_retired:NBOGUSNTAG:NBOGUSTAG:BOGUSNTAG:BOGUSTAG
#
CPU,Intel Pentium4 FPU X87
PRESET,PAPI_FP_OPS, DERIVED_CMPD, execution_event:NBOGUS1, x87_FP_uop:ALL:TAG1,NOTE,"PAPI_FP_OPS counts retired x87 uops tagged with 1."
#
CPU,Intel Pentium4 FPU SSE_SP
PRESET,PAPI_FP_OPS, DERIVED_CMPD, execution_event:NBOGUS1, scalar_SP_uop:ALL:TAG1,NOTE,"PAPI_FP_OPS counts retired scalar_SP SSE uops tagged with 1."
#
CPU,Intel Pentium4 FPU SSE_DP
PRESET,PAPI_FP_OPS, DERIVED_CMPD, execution_event:NBOGUS1, scalar_DP_uop:ALL:TAG1,NOTE,"PAPI_FP_OPS counts retired scalar_DP SSE uops tagged with 1."
#
CPU,Intel Pentium4 FPU X87 SSE_SP
PRESET,PAPI_FP_OPS, DERIVED_CMPD, execution_event:NBOGUS1, scalar_SP_uop:ALL:TAG1, x87_FP_uop:ALL:TAG1,NOTE,"PAPI_FP_OPS counts retired x87 and scalar_SP SSE uops tagged with 1."
#
CPU,Intel Pentium4 FPU X87 SSE_DP
PRESET,PAPI_FP_OPS, DERIVED_CMPD, execution_event:NBOGUS1, scalar_DP_uop:ALL:TAG1, x87_FP_uop:ALL:TAG1,NOTE,"PAPI_FP_OPS counts retired x87 and scalar_DP SSE uops tagged with 1."
#
CPU,Intel Pentium4 FPU SSE_SP SSE_DP
PRESET,PAPI_FP_OPS, DERIVED_CMPD, execution_event:NBOGUS1, scalar_SP_uop:ALL:TAG1, scalar_DP_uop:ALL:TAG1,NOTE,"PAPI_FP_OPS counts retired scalar_SP and scalar_DP SSE uops tagged with 1."
#
CPU,Intel Pentium4 VEC MMX
PRESET,PAPI_VEC_INS, DERIVED_CMPD, execution_event:NBOGUS2, 64bit_MMX_uop:ALL:TAG2, 128bit_MMX_uop:ALL:TAG2,NOTE,"PAPI_VEC_INS counts retired 64bit and 128bit MMX uops tagged with 2."
#
CPU,Intel Pentium4 VEC SSE
PRESET,PAPI_VEC_INS, DERIVED_CMPD, execution_event:NBOGUS2, packed_SP_uop:ALL:TAG2, packed_DP_uop:ALL:TAG2,NOTE,"PAPI_VEC_INS counts retired packed single and double precision SSE uops tagged with 2.
#
CPU,IA-64
#
CPU,dual-core Itanium 2
#
PRESET,PAPI_FP_OPS,NOT_DERIVED,FP_OPS_RETIRED
PRESET,PAPI_STL_ICY,NOT_DERIVED,DISP_STALLED
PRESET,PAPI_STL_CCY,NOT_DERIVED,BACK_END_BUBBLE_ALL
PRESET,PAPI_TOT_IIS,NOT_DERIVED,INST_DISPERSED
PRESET,PAPI_RES_STL,NOT_DERIVED,BE_EXE_BUBBLE_ALL
PRESET,PAPI_FP_STAL,NOT_DERIVED,BE_EXE_BUBBLE_FRALL
PRESET,PAPI_L1_ICM,NOT_DERIVED,L2I_READS_ALL_DMND
PRESET,PAPI_L1_DCM,NOT_DERIVED,L1D_READ_MISSES_ALL
PRESET,PAPI_L2_TCM,NOT_DERIVED,L2I_READS_MISS_ALL
PRESET,PAPI_L2_ICM,NOT_DERIVED,L2I_READS_MISS_ALL
PRESET,PAPI_L3_TCM,NOT_DERIVED,L3_MISSES
PRESET,PAPI_L3_ICM,NOT_DERIVED,L3_READS_INST_FETCH_MISS:M:E:S:I
PRESET,PAPI_L3_LDM,NOT_DERIVED,L3_READS_ALL_MISS:M:E:S:I
PRESET,PAPI_L3_STM,NOT_DERIVED,L3_WRITES_DATA_WRITE_MISS:M:E:S:I
PRESET,PAPI_L1_LDM,NOT_DERIVED,L1D_READ_MISSES_ALL
PRESET,PAPI_L2_LDM,NOT_DERIVED,L3_READS_ALL_ALL:M:E:S:I
PRESET,PAPI_L2_STM,NOT_DERIVED,L3_WRITES_ALL_ALL:M:E:S:I
PRESET,PAPI_L1_DCA,NOT_DERIVED,L1D_READS_SET1
PRESET,PAPI_L2_DCA,NOT_DERIVED,L2D_REFERENCES_ALL
PRESET,PAPI_L3_DCA,NOT_DERIVED,L3_REFERENCES
PRESET,PAPI_L1_DCR,NOT_DERIVED,L1D_READS_SET1
PRESET,PAPI_L2_DCR,NOT_DERIVED,L2D_REFERENCES_READS
PRESET,PAPI_L3_DCR,NOT_DERIVED,L3_READS_DATA_READ_ALL:M:E:S:I
PRESET,PAPI_L2_DCW,NOT_DERIVED,L2D_REFERENCES_WRITES
PRESET,PAPI_L3_DCW,NOT_DERIVED,L3_WRITES_DATA_WRITE_ALL:M:E:S:I
PRESET,PAPI_L3_ICH,NOT_DERIVED,L3_READS_DINST_FETCH_HIT:M:E:S:I
PRESET,PAPI_L3_ICR,NOT_DERIVED,L3_READS_INST_FETCH_ALL:M:E:S:I
PRESET,PAPI_L3_TCA,NOT_DERIVED,L3_REFERENCES
PRESET,PAPI_L3_TCR,NOT_DERIVED,L3_READS_ALL_ALL:M:E:S:I
PRESET,PAPI_L3_TCW,NOT_DERIVED,L3_WRITES_ALL_ALL:M:E:S:I
PRESET,PAPI_TLB_DM,NOT_DERIVED,L2DTLB_MISSES
PRESET,PAPI_TLB_IM,NOT_DERIVED,ITLB_MISSES_FETCH_L2ITLB
PRESET,PAPI_BR_INS,NOT_DERIVED,BRANCH_EVENT
PRESET,PAPI_BR_PRC,NOT_DERIVED,BR_MISPRED_DETAIL_ALL_CORRECT_PRED
PRESET,PAPI_TOT_CYC,NOT_DERIVED,CPU_OP_CYCLES_ALL
PRESET,PAPI_FP_OPS,NOT_DERIVED,FP_OPS_RETIRED
PRESET,PAPI_TOT_INS,NOT_DERIVED,IA64_INST_RETIRED
PRESET,PAPI_LD_INS,NOT_DERIVED,LOADS_RETIRED
PRESET,PAPI_SR_INS,NOT_DERIVED,STORES_RETIRED
PRESET,PAPI_L2_ICA,NOT_DERIVED,L2I_DEMAND_READS
PRESET,PAPI_L3_ICA,NOT_DERIVED,L3_READS_INST_FETCH_ALL:M:E:S:I
PRESET,PAPI_L1_TCR,NOT_DERIVED,L2I_READS_ALL_ALL
PRESET,PAPI_L2_TCW,NOT_DERIVED,L2D_REFERENCES_WRITES
#
CPU,itanium 2
#
PRESET,PAPI_FP_OPS,NOT_DERIVED,FP_OPS_RETIRED
#
CPU,itanium
#
