# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../250319_mem.srcs/sources_1/new/btn_debounce.v" \
"../../../../250319_mem.srcs/sources_1/new/clock_cu.v" \
"../../../../250319_mem.srcs/sources_1/new/clock_dp.v" \
"../../../../250319_mem.srcs/sources_1/new/fifo.v" \
"../../../../250319_mem.srcs/sources_1/new/fnd_controller.v" \
"../../../../250319_mem.srcs/sources_1/new/stopwatch_cu.v" \
"../../../../250319_mem.srcs/sources_1/new/stopwatch_dp.v" \
"../../../../250319_mem.srcs/sources_1/new/top_clock.v" \
"../../../../250319_mem.srcs/sources_1/new/top_uart_fifo.v" \
"../../../../250319_mem.srcs/sources_1/imports/new/uart.v" \
"../../../../250319_mem.srcs/sources_1/new/uart_cu.v" \
"../../../../250319_mem.srcs/sim_1/new/tb_uart_stopwatchf.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
