# ECSE425_Project
ECSE425 Project 2022Winter

Author: 
Chen, Byron
Chen, Junjian
Tian, ZeYing 
Xu, Hongtao
Xun, Chenxin
Zhang, Shichang

Introduction: 
VHDL description of a 5-stage MIPS pipeline implementing early branch resolution, forwarding, and hazard detection. This processor was implemented as a project deliverable for ECSE 425, Computer Organisation and Architecture.

Requirements: 
The assembler requires EDA Playground to run which can be found here.
