
MINI_SDV_SYSTEM_MAIN_MCU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000038  00800100  0000140a  0000149e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000140a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000066  00800138  00800138  000014d6  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000014d6  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001534  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001c8  00000000  00000000  00001570  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000027a4  00000000  00000000  00001738  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000ff3  00000000  00000000  00003edc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000ecc  00000000  00000000  00004ecf  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000047c  00000000  00000000  00005d9c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000092d  00000000  00000000  00006218  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000114d  00000000  00000000  00006b45  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000148  00000000  00000000  00007c92  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	45 c0       	rjmp	.+138    	; 0x8c <__ctors_end>
       2:	00 00       	nop
       4:	61 c0       	rjmp	.+194    	; 0xc8 <__bad_interrupt>
       6:	00 00       	nop
       8:	5f c0       	rjmp	.+190    	; 0xc8 <__bad_interrupt>
       a:	00 00       	nop
       c:	5d c0       	rjmp	.+186    	; 0xc8 <__bad_interrupt>
       e:	00 00       	nop
      10:	5b c0       	rjmp	.+182    	; 0xc8 <__bad_interrupt>
      12:	00 00       	nop
      14:	59 c0       	rjmp	.+178    	; 0xc8 <__bad_interrupt>
      16:	00 00       	nop
      18:	57 c0       	rjmp	.+174    	; 0xc8 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	55 c0       	rjmp	.+170    	; 0xc8 <__bad_interrupt>
      1e:	00 00       	nop
      20:	53 c0       	rjmp	.+166    	; 0xc8 <__bad_interrupt>
      22:	00 00       	nop
      24:	51 c0       	rjmp	.+162    	; 0xc8 <__bad_interrupt>
      26:	00 00       	nop
      28:	4f c0       	rjmp	.+158    	; 0xc8 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	4d c0       	rjmp	.+154    	; 0xc8 <__bad_interrupt>
      2e:	00 00       	nop
      30:	4b c0       	rjmp	.+150    	; 0xc8 <__bad_interrupt>
      32:	00 00       	nop
      34:	49 c0       	rjmp	.+146    	; 0xc8 <__bad_interrupt>
      36:	00 00       	nop
      38:	47 c0       	rjmp	.+142    	; 0xc8 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	45 c0       	rjmp	.+138    	; 0xc8 <__bad_interrupt>
      3e:	00 00       	nop
      40:	43 c0       	rjmp	.+134    	; 0xc8 <__bad_interrupt>
      42:	00 00       	nop
      44:	41 c0       	rjmp	.+130    	; 0xc8 <__bad_interrupt>
      46:	00 00       	nop
      48:	a2 c2       	rjmp	.+1348   	; 0x58e <__vector_18>
      4a:	00 00       	nop
      4c:	c8 c2       	rjmp	.+1424   	; 0x5de <__vector_19>
      4e:	00 00       	nop
      50:	3b c0       	rjmp	.+118    	; 0xc8 <__bad_interrupt>
      52:	00 00       	nop
      54:	39 c0       	rjmp	.+114    	; 0xc8 <__bad_interrupt>
      56:	00 00       	nop
      58:	37 c0       	rjmp	.+110    	; 0xc8 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	35 c0       	rjmp	.+106    	; 0xc8 <__bad_interrupt>
      5e:	00 00       	nop
      60:	33 c0       	rjmp	.+102    	; 0xc8 <__bad_interrupt>
      62:	00 00       	nop
      64:	31 c0       	rjmp	.+98     	; 0xc8 <__bad_interrupt>
      66:	00 00       	nop
      68:	2f c0       	rjmp	.+94     	; 0xc8 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	2d c0       	rjmp	.+90     	; 0xc8 <__bad_interrupt>
      6e:	00 00       	nop
      70:	2b c0       	rjmp	.+86     	; 0xc8 <__bad_interrupt>
      72:	00 00       	nop
      74:	29 c0       	rjmp	.+82     	; 0xc8 <__bad_interrupt>
      76:	00 00       	nop
      78:	d6 c1       	rjmp	.+940    	; 0x426 <__vector_30>
      7a:	00 00       	nop
      7c:	fd c1       	rjmp	.+1018   	; 0x478 <__vector_31>
      7e:	00 00       	nop
      80:	23 c0       	rjmp	.+70     	; 0xc8 <__bad_interrupt>
      82:	00 00       	nop
      84:	21 c0       	rjmp	.+66     	; 0xc8 <__bad_interrupt>
      86:	00 00       	nop
      88:	1f c0       	rjmp	.+62     	; 0xc8 <__bad_interrupt>
	...

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	cf ef       	ldi	r28, 0xFF	; 255
      92:	d0 e1       	ldi	r29, 0x10	; 16
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	11 e0       	ldi	r17, 0x01	; 1
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	ea e0       	ldi	r30, 0x0A	; 10
      a0:	f4 e1       	ldi	r31, 0x14	; 20
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	a8 33       	cpi	r26, 0x38	; 56
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
      b2:	21 e0       	ldi	r18, 0x01	; 1
      b4:	a8 e3       	ldi	r26, 0x38	; 56
      b6:	b1 e0       	ldi	r27, 0x01	; 1
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	ae 39       	cpi	r26, 0x9E	; 158
      be:	b2 07       	cpc	r27, r18
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	bb d2       	rcall	.+1398   	; 0x63a <main>
      c4:	0c 94 03 0a 	jmp	0x1406	; 0x1406 <_exit>

000000c8 <__bad_interrupt>:
      c8:	9b cf       	rjmp	.-202    	; 0x0 <__vectors>

000000ca <Control_UpdateFromDistance>:
	
}

void Control_UpdateFromDistance(void)
{
	fcw_states state= sdv_sys.fcw_state;
      ca:	80 91 9a 01 	lds	r24, 0x019A	; 0x80019a <sdv_sys+0x18>
	
	if(state==FCW_DANGER)
      ce:	82 30       	cpi	r24, 0x02	; 2
      d0:	21 f4       	brne	.+8      	; 0xda <Control_UpdateFromDistance+0x10>
	{
		sdv_sys.motor_cmd=MOTOR_STOP;
      d2:	83 e0       	ldi	r24, 0x03	; 3
      d4:	80 93 83 01 	sts	0x0183, r24	; 0x800183 <sdv_sys+0x1>
      d8:	08 95       	ret
		//sdv_sys.mode=MODE_EMERGENCY;
	}
	else if(state==FCW_WARNING)
      da:	81 30       	cpi	r24, 0x01	; 1
      dc:	21 f4       	brne	.+8      	; 0xe6 <Control_UpdateFromDistance+0x1c>
	{
		sdv_sys.motor_cmd=SPEED_DOWN;
      de:	82 e0       	ldi	r24, 0x02	; 2
      e0:	80 93 83 01 	sts	0x0183, r24	; 0x800183 <sdv_sys+0x1>
      e4:	08 95       	ret
		//if(sdv_sys.mode != MODE_EMERGENCY)
			//sdv_sys.mode=MODE_AUTO;
	}
	else if(state== FCW_SAFE)
      e6:	81 11       	cpse	r24, r1
      e8:	12 c0       	rjmp	.+36     	; 0x10e <Control_UpdateFromDistance+0x44>
		//}
		//else
		//{
			//sdv_sys.motor_cmd=MOTOR_STOP;
		//}
		if(sdv_sys.last_motor_cmd==MOTOR_STOP){
      ea:	80 91 84 01 	lds	r24, 0x0184	; 0x800184 <sdv_sys+0x2>
      ee:	83 30       	cpi	r24, 0x03	; 3
      f0:	21 f4       	brne	.+8      	; 0xfa <Control_UpdateFromDistance+0x30>
			sdv_sys.motor_cmd=SPEED_DOWN;
      f2:	82 e0       	ldi	r24, 0x02	; 2
      f4:	80 93 83 01 	sts	0x0183, r24	; 0x800183 <sdv_sys+0x1>
      f8:	08 95       	ret
			
		}
		else if(sdv_sys.last_motor_cmd==SPEED_DOWN){
      fa:	82 30       	cpi	r24, 0x02	; 2
      fc:	21 f4       	brne	.+8      	; 0x106 <Control_UpdateFromDistance+0x3c>
			sdv_sys.motor_cmd=SPEED_UP;
      fe:	81 e0       	ldi	r24, 0x01	; 1
     100:	80 93 83 01 	sts	0x0183, r24	; 0x800183 <sdv_sys+0x1>
     104:	08 95       	ret
		}
		else
			{
				sdv_sys.motor_cmd=SPEED_STAY;
     106:	84 e0       	ldi	r24, 0x04	; 4
     108:	80 93 83 01 	sts	0x0183, r24	; 0x800183 <sdv_sys+0x1>
     10c:	08 95       	ret
			}
		
	}
	 else if(state == FCW_ERROR)
     10e:	83 30       	cpi	r24, 0x03	; 3
     110:	11 f4       	brne	.+4      	; 0x116 <Control_UpdateFromDistance+0x4c>
	 {
		 sdv_sys.motor_cmd = MOTOR_STOP;  // 안전 기본값
     112:	80 93 83 01 	sts	0x0183, r24	; 0x800183 <sdv_sys+0x1>
     116:	08 95       	ret

00000118 <fcw_get_relative_speed>:
	}
}



void fcw_get_relative_speed(void){
     118:	8f 92       	push	r8
     11a:	9f 92       	push	r9
     11c:	af 92       	push	r10
     11e:	bf 92       	push	r11
     120:	cf 92       	push	r12
     122:	df 92       	push	r13
     124:	ef 92       	push	r14
     126:	ff 92       	push	r15
     128:	cf 93       	push	r28
     12a:	df 93       	push	r29
	
	// NOTE: distance update period is fixed at 100ms from SUB MCU
	float dt = 0.1;  // seconds
	float delta_distance = sdv_sys.distance_cm - sdv_sys.last_distance_cm;
     12c:	c2 e8       	ldi	r28, 0x82	; 130
     12e:	d1 e0       	ldi	r29, 0x01	; 1
     130:	cc 80       	ldd	r12, Y+4	; 0x04
     132:	dd 80       	ldd	r13, Y+5	; 0x05
     134:	ee 80       	ldd	r14, Y+6	; 0x06
     136:	ff 80       	ldd	r15, Y+7	; 0x07
     138:	28 85       	ldd	r18, Y+8	; 0x08
     13a:	39 85       	ldd	r19, Y+9	; 0x09
     13c:	4a 85       	ldd	r20, Y+10	; 0x0a
     13e:	5b 85       	ldd	r21, Y+11	; 0x0b
     140:	c7 01       	movw	r24, r14
     142:	b6 01       	movw	r22, r12
     144:	4d d4       	rcall	.+2202   	; 0x9e0 <__subsf3>
	float v_cms = delta_distance / dt; // cm/s
     146:	2d ec       	ldi	r18, 0xCD	; 205
     148:	3c ec       	ldi	r19, 0xCC	; 204
     14a:	4c ec       	ldi	r20, 0xCC	; 204
     14c:	5d e3       	ldi	r21, 0x3D	; 61
     14e:	b1 d4       	rcall	.+2402   	; 0xab2 <__divsf3>
	const float beta = 0.4; // 필터 계수 (0 < beta < 1)
	sdv_sys.speed_cms= beta * v_cms + (1 - beta) *sdv_sys.last_speed_cms;
     150:	2d ec       	ldi	r18, 0xCD	; 205
     152:	3c ec       	ldi	r19, 0xCC	; 204
     154:	4c ec       	ldi	r20, 0xCC	; 204
     156:	5e e3       	ldi	r21, 0x3E	; 62
     158:	f6 d5       	rcall	.+3052   	; 0xd46 <__mulsf3>
     15a:	4b 01       	movw	r8, r22
     15c:	5c 01       	movw	r10, r24
     15e:	68 89       	ldd	r22, Y+16	; 0x10
     160:	79 89       	ldd	r23, Y+17	; 0x11
     162:	8a 89       	ldd	r24, Y+18	; 0x12
     164:	9b 89       	ldd	r25, Y+19	; 0x13
     166:	2a e9       	ldi	r18, 0x9A	; 154
     168:	39 e9       	ldi	r19, 0x99	; 153
     16a:	49 e1       	ldi	r20, 0x19	; 25
     16c:	5f e3       	ldi	r21, 0x3F	; 63
     16e:	eb d5       	rcall	.+3030   	; 0xd46 <__mulsf3>
     170:	9b 01       	movw	r18, r22
     172:	ac 01       	movw	r20, r24
     174:	c5 01       	movw	r24, r10
     176:	b4 01       	movw	r22, r8
     178:	34 d4       	rcall	.+2152   	; 0x9e2 <__addsf3>
     17a:	6c 87       	std	Y+12, r22	; 0x0c
     17c:	7d 87       	std	Y+13, r23	; 0x0d
     17e:	8e 87       	std	Y+14, r24	; 0x0e
     180:	9f 87       	std	Y+15, r25	; 0x0f
	sdv_sys.last_speed_cms = sdv_sys.speed_cms;
     182:	68 8b       	std	Y+16, r22	; 0x10
     184:	79 8b       	std	Y+17, r23	; 0x11
     186:	8a 8b       	std	Y+18, r24	; 0x12
     188:	9b 8b       	std	Y+19, r25	; 0x13
	sdv_sys.last_distance_cm = sdv_sys.distance_cm;
     18a:	c8 86       	std	Y+8, r12	; 0x08
     18c:	d9 86       	std	Y+9, r13	; 0x09
     18e:	ea 86       	std	Y+10, r14	; 0x0a
     190:	fb 86       	std	Y+11, r15	; 0x0b
	

}
     192:	df 91       	pop	r29
     194:	cf 91       	pop	r28
     196:	ff 90       	pop	r15
     198:	ef 90       	pop	r14
     19a:	df 90       	pop	r13
     19c:	cf 90       	pop	r12
     19e:	bf 90       	pop	r11
     1a0:	af 90       	pop	r10
     1a2:	9f 90       	pop	r9
     1a4:	8f 90       	pop	r8
     1a6:	08 95       	ret

000001a8 <fcw_get_ttc>:

float fcw_get_ttc(void){
     1a8:	cf 92       	push	r12
     1aa:	df 92       	push	r13
     1ac:	ef 92       	push	r14
     1ae:	ff 92       	push	r15
	fcw_get_relative_speed();
     1b0:	b3 df       	rcall	.-154    	; 0x118 <fcw_get_relative_speed>
	// sdv_sys.speed_cms = (float)relative_speed; // Convert cm/ss
	int v_min=2.0;
	if (sdv_sys.speed_cms >= -v_min){
     1b2:	c0 90 8e 01 	lds	r12, 0x018E	; 0x80018e <sdv_sys+0xc>
     1b6:	d0 90 8f 01 	lds	r13, 0x018F	; 0x80018f <sdv_sys+0xd>
     1ba:	e0 90 90 01 	lds	r14, 0x0190	; 0x800190 <sdv_sys+0xe>
     1be:	f0 90 91 01 	lds	r15, 0x0191	; 0x800191 <sdv_sys+0xf>
     1c2:	20 e0       	ldi	r18, 0x00	; 0
     1c4:	30 e0       	ldi	r19, 0x00	; 0
     1c6:	40 e0       	ldi	r20, 0x00	; 0
     1c8:	50 ec       	ldi	r21, 0xC0	; 192
     1ca:	c7 01       	movw	r24, r14
     1cc:	b6 01       	movw	r22, r12
     1ce:	b7 d5       	rcall	.+2926   	; 0xd3e <__gesf2>
     1d0:	88 23       	and	r24, r24
     1d2:	8c f4       	brge	.+34     	; 0x1f6 <fcw_get_ttc+0x4e>
		return 9999.0; // Object is moving away
	}
	float ttc = sdv_sys.distance_cm / (-sdv_sys.speed_cms);
     1d4:	60 91 86 01 	lds	r22, 0x0186	; 0x800186 <sdv_sys+0x4>
     1d8:	70 91 87 01 	lds	r23, 0x0187	; 0x800187 <sdv_sys+0x5>
     1dc:	80 91 88 01 	lds	r24, 0x0188	; 0x800188 <sdv_sys+0x6>
     1e0:	90 91 89 01 	lds	r25, 0x0189	; 0x800189 <sdv_sys+0x7>
     1e4:	a7 01       	movw	r20, r14
     1e6:	96 01       	movw	r18, r12
     1e8:	50 58       	subi	r21, 0x80	; 128
     1ea:	63 d4       	rcall	.+2246   	; 0xab2 <__divsf3>
	return ttc;
     1ec:	56 2f       	mov	r21, r22
     1ee:	47 2f       	mov	r20, r23
     1f0:	38 2f       	mov	r19, r24
     1f2:	29 2f       	mov	r18, r25
     1f4:	04 c0       	rjmp	.+8      	; 0x1fe <fcw_get_ttc+0x56>
float fcw_get_ttc(void){
	fcw_get_relative_speed();
	// sdv_sys.speed_cms = (float)relative_speed; // Convert cm/ss
	int v_min=2.0;
	if (sdv_sys.speed_cms >= -v_min){
		return 9999.0; // Object is moving away
     1f6:	50 e0       	ldi	r21, 0x00	; 0
     1f8:	4c e3       	ldi	r20, 0x3C	; 60
     1fa:	3c e1       	ldi	r19, 0x1C	; 28
     1fc:	26 e4       	ldi	r18, 0x46	; 70
	}
	float ttc = sdv_sys.distance_cm / (-sdv_sys.speed_cms);
	return ttc;
     1fe:	65 2f       	mov	r22, r21
     200:	74 2f       	mov	r23, r20
     202:	83 2f       	mov	r24, r19
     204:	92 2f       	mov	r25, r18
     206:	ff 90       	pop	r15
     208:	ef 90       	pop	r14
     20a:	df 90       	pop	r13
     20c:	cf 90       	pop	r12
     20e:	08 95       	ret

00000210 <fcw_update>:
#include <math.h>
#include <stdbool.h>
#include <stdint.h>
#include <string.h>

void fcw_update(void){
     210:	cf 92       	push	r12
     212:	df 92       	push	r13
     214:	ef 92       	push	r14
     216:	ff 92       	push	r15
	float ttc = fcw_get_ttc();
     218:	c7 df       	rcall	.-114    	; 0x1a8 <fcw_get_ttc>
     21a:	6b 01       	movw	r12, r22
     21c:	7c 01       	movw	r14, r24
	if(ttc < 0.0){
     21e:	20 e0       	ldi	r18, 0x00	; 0
     220:	30 e0       	ldi	r19, 0x00	; 0
     222:	a9 01       	movw	r20, r18
     224:	42 d4       	rcall	.+2180   	; 0xaaa <__cmpsf2>
     226:	88 23       	and	r24, r24
     228:	24 f4       	brge	.+8      	; 0x232 <fcw_update+0x22>
		sdv_sys.fcw_state = FCW_ERROR;
     22a:	83 e0       	ldi	r24, 0x03	; 3
     22c:	80 93 9a 01 	sts	0x019A, r24	; 0x80019a <sdv_sys+0x18>
     230:	2d c0       	rjmp	.+90     	; 0x28c <fcw_update+0x7c>
	}
	else if(ttc < 1.0 && ttc >= 0.0){
     232:	20 e0       	ldi	r18, 0x00	; 0
     234:	30 e0       	ldi	r19, 0x00	; 0
     236:	40 e8       	ldi	r20, 0x80	; 128
     238:	5f e3       	ldi	r21, 0x3F	; 63
     23a:	c7 01       	movw	r24, r14
     23c:	b6 01       	movw	r22, r12
     23e:	35 d4       	rcall	.+2154   	; 0xaaa <__cmpsf2>
     240:	88 23       	and	r24, r24
     242:	64 f4       	brge	.+24     	; 0x25c <fcw_update+0x4c>
     244:	20 e0       	ldi	r18, 0x00	; 0
     246:	30 e0       	ldi	r19, 0x00	; 0
     248:	a9 01       	movw	r20, r18
     24a:	c7 01       	movw	r24, r14
     24c:	b6 01       	movw	r22, r12
     24e:	77 d5       	rcall	.+2798   	; 0xd3e <__gesf2>
     250:	88 23       	and	r24, r24
     252:	24 f0       	brlt	.+8      	; 0x25c <fcw_update+0x4c>
		sdv_sys.fcw_state = FCW_DANGER;
     254:	82 e0       	ldi	r24, 0x02	; 2
     256:	80 93 9a 01 	sts	0x019A, r24	; 0x80019a <sdv_sys+0x18>
     25a:	18 c0       	rjmp	.+48     	; 0x28c <fcw_update+0x7c>
	}
	
	else if(ttc >= 1.0 && ttc < 3.0){
     25c:	20 e0       	ldi	r18, 0x00	; 0
     25e:	30 e0       	ldi	r19, 0x00	; 0
     260:	40 e8       	ldi	r20, 0x80	; 128
     262:	5f e3       	ldi	r21, 0x3F	; 63
     264:	c7 01       	movw	r24, r14
     266:	b6 01       	movw	r22, r12
     268:	6a d5       	rcall	.+2772   	; 0xd3e <__gesf2>
     26a:	88 23       	and	r24, r24
     26c:	6c f0       	brlt	.+26     	; 0x288 <fcw_update+0x78>
     26e:	20 e0       	ldi	r18, 0x00	; 0
     270:	30 e0       	ldi	r19, 0x00	; 0
     272:	40 e4       	ldi	r20, 0x40	; 64
     274:	50 e4       	ldi	r21, 0x40	; 64
     276:	c7 01       	movw	r24, r14
     278:	b6 01       	movw	r22, r12
     27a:	17 d4       	rcall	.+2094   	; 0xaaa <__cmpsf2>
     27c:	88 23       	and	r24, r24
     27e:	24 f4       	brge	.+8      	; 0x288 <fcw_update+0x78>
		sdv_sys.fcw_state = FCW_WARNING;
     280:	81 e0       	ldi	r24, 0x01	; 1
     282:	80 93 9a 01 	sts	0x019A, r24	; 0x80019a <sdv_sys+0x18>
     286:	02 c0       	rjmp	.+4      	; 0x28c <fcw_update+0x7c>
	}
	else{
		sdv_sys.fcw_state = FCW_SAFE;
     288:	10 92 9a 01 	sts	0x019A, r1	; 0x80019a <sdv_sys+0x18>
	}
	sdv_sys.ttc = ttc;
     28c:	c0 92 96 01 	sts	0x0196, r12	; 0x800196 <sdv_sys+0x14>
     290:	d0 92 97 01 	sts	0x0197, r13	; 0x800197 <sdv_sys+0x15>
     294:	e0 92 98 01 	sts	0x0198, r14	; 0x800198 <sdv_sys+0x16>
     298:	f0 92 99 01 	sts	0x0199, r15	; 0x800199 <sdv_sys+0x17>
}
     29c:	ff 90       	pop	r15
     29e:	ef 90       	pop	r14
     2a0:	df 90       	pop	r13
     2a2:	cf 90       	pop	r12
     2a4:	08 95       	ret

000002a6 <HAL_USART0_Init>:
 */ 
#include<avr/io.h>
#include "hal_uart.h"
#define F_CPU 14745600UL
void HAL_USART0_Init(uint32_t baud){
	const uint16_t ubrr0 = (F_CPU/(16UL*baud)) - 1;
     2a6:	dc 01       	movw	r26, r24
     2a8:	cb 01       	movw	r24, r22
     2aa:	88 0f       	add	r24, r24
     2ac:	99 1f       	adc	r25, r25
     2ae:	aa 1f       	adc	r26, r26
     2b0:	bb 1f       	adc	r27, r27
     2b2:	88 0f       	add	r24, r24
     2b4:	99 1f       	adc	r25, r25
     2b6:	aa 1f       	adc	r26, r26
     2b8:	bb 1f       	adc	r27, r27
     2ba:	9c 01       	movw	r18, r24
     2bc:	ad 01       	movw	r20, r26
     2be:	22 0f       	add	r18, r18
     2c0:	33 1f       	adc	r19, r19
     2c2:	44 1f       	adc	r20, r20
     2c4:	55 1f       	adc	r21, r21
     2c6:	22 0f       	add	r18, r18
     2c8:	33 1f       	adc	r19, r19
     2ca:	44 1f       	adc	r20, r20
     2cc:	55 1f       	adc	r21, r21
     2ce:	60 e0       	ldi	r22, 0x00	; 0
     2d0:	70 e0       	ldi	r23, 0x00	; 0
     2d2:	81 ee       	ldi	r24, 0xE1	; 225
     2d4:	90 e0       	ldi	r25, 0x00	; 0
     2d6:	9a d5       	rcall	.+2868   	; 0xe0c <__udivmodsi4>
     2d8:	21 50       	subi	r18, 0x01	; 1
     2da:	31 09       	sbc	r19, r1
	UBRR0H = (uint8_t)(ubrr0 >> 8);
     2dc:	30 93 90 00 	sts	0x0090, r19	; 0x800090 <__TEXT_REGION_LENGTH__+0x7e0090>
	UBRR0L = (uint8_t)(ubrr0 & 0xFF);
     2e0:	29 b9       	out	0x09, r18	; 9
	UCSR0A = 0x00;
     2e2:	1b b8       	out	0x0b, r1	; 11
	UCSR0B = (1<<RXCIE0) | (1<<RXEN0) | (1<<TXEN0);  // RX IRQ, RX/TX enable
     2e4:	88 e9       	ldi	r24, 0x98	; 152
     2e6:	8a b9       	out	0x0a, r24	; 10
	UCSR0C = (1<<UCSZ01) | (1<<UCSZ00);              // 8N1
     2e8:	86 e0       	ldi	r24, 0x06	; 6
     2ea:	80 93 95 00 	sts	0x0095, r24	; 0x800095 <__TEXT_REGION_LENGTH__+0x7e0095>
     2ee:	08 95       	ret

000002f0 <HAL_USART1_Init>:
}
/* ================= UART1 ================= */
void HAL_USART1_Init(uint32_t baud){
	const uint16_t ubrr1 = (F_CPU/(16UL*baud)) - 1;
     2f0:	dc 01       	movw	r26, r24
     2f2:	cb 01       	movw	r24, r22
     2f4:	88 0f       	add	r24, r24
     2f6:	99 1f       	adc	r25, r25
     2f8:	aa 1f       	adc	r26, r26
     2fa:	bb 1f       	adc	r27, r27
     2fc:	88 0f       	add	r24, r24
     2fe:	99 1f       	adc	r25, r25
     300:	aa 1f       	adc	r26, r26
     302:	bb 1f       	adc	r27, r27
     304:	9c 01       	movw	r18, r24
     306:	ad 01       	movw	r20, r26
     308:	22 0f       	add	r18, r18
     30a:	33 1f       	adc	r19, r19
     30c:	44 1f       	adc	r20, r20
     30e:	55 1f       	adc	r21, r21
     310:	22 0f       	add	r18, r18
     312:	33 1f       	adc	r19, r19
     314:	44 1f       	adc	r20, r20
     316:	55 1f       	adc	r21, r21
     318:	60 e0       	ldi	r22, 0x00	; 0
     31a:	70 e0       	ldi	r23, 0x00	; 0
     31c:	81 ee       	ldi	r24, 0xE1	; 225
     31e:	90 e0       	ldi	r25, 0x00	; 0
     320:	75 d5       	rcall	.+2794   	; 0xe0c <__udivmodsi4>
     322:	21 50       	subi	r18, 0x01	; 1
     324:	31 09       	sbc	r19, r1
	UBRR1H = (uint8_t)(ubrr1 >> 8);
     326:	30 93 98 00 	sts	0x0098, r19	; 0x800098 <__TEXT_REGION_LENGTH__+0x7e0098>
	UBRR1L = (uint8_t)(ubrr1 & 0xFF);
     32a:	20 93 99 00 	sts	0x0099, r18	; 0x800099 <__TEXT_REGION_LENGTH__+0x7e0099>
	UCSR1A = 0x00;
     32e:	10 92 9b 00 	sts	0x009B, r1	; 0x80009b <__TEXT_REGION_LENGTH__+0x7e009b>
	UCSR1B = (1<<RXCIE1) | (1<<RXEN1) | (1<<TXEN1);  // RX IRQ, RX/TX enable
     332:	88 e9       	ldi	r24, 0x98	; 152
     334:	80 93 9a 00 	sts	0x009A, r24	; 0x80009a <__TEXT_REGION_LENGTH__+0x7e009a>
	UCSR1C = (1<<UCSZ11) | (1<<UCSZ10);              // 8N1
     338:	86 e0       	ldi	r24, 0x06	; 6
     33a:	80 93 9d 00 	sts	0x009D, r24	; 0x80009d <__TEXT_REGION_LENGTH__+0x7e009d>
     33e:	08 95       	ret

00000340 <HAL_USART1_Enable_Tx_Int>:
}

void HAL_USART1_Enable_Tx_Int(void){UCSR1B |= (1<<UDRIE1);}
     340:	ea e9       	ldi	r30, 0x9A	; 154
     342:	f0 e0       	ldi	r31, 0x00	; 0
     344:	80 81       	ld	r24, Z
     346:	80 62       	ori	r24, 0x20	; 32
     348:	80 83       	st	Z, r24
     34a:	08 95       	ret

0000034c <HAL_USART1_Disable_Tx_Int>:
void HAL_USART1_Disable_Tx_Int(void){UCSR1B &= ~(1<<UDRIE1);}
     34c:	ea e9       	ldi	r30, 0x9A	; 154
     34e:	f0 e0       	ldi	r31, 0x00	; 0
     350:	80 81       	ld	r24, Z
     352:	8f 7d       	andi	r24, 0xDF	; 223
     354:	80 83       	st	Z, r24
     356:	08 95       	ret

00000358 <HAL_USART0_Enable_Tx_Int>:
void HAL_USART0_Enable_Tx_Int(void){UCSR0B |= (1<<UDRIE0);}
     358:	8a b1       	in	r24, 0x0a	; 10
     35a:	80 62       	ori	r24, 0x20	; 32
     35c:	8a b9       	out	0x0a, r24	; 10
     35e:	08 95       	ret

00000360 <HAL_USART0_Disable_Tx_Int>:
     360:	8a b1       	in	r24, 0x0a	; 10
     362:	8f 7d       	andi	r24, 0xDF	; 223
     364:	8a b9       	out	0x0a, r24	; 10
     366:	08 95       	ret

00000368 <PC_Init>:
	// TODO: "CMD:..." / "OTA:..." 등의 라인 파싱
	// ex) CMD:PARAM=...
	// 나중에 구현

	rx_idx = 0;
	line_ready = false;
     368:	60 e0       	ldi	r22, 0x00	; 0
     36a:	76 e9       	ldi	r23, 0x96	; 150
     36c:	80 e0       	ldi	r24, 0x00	; 0
     36e:	90 e0       	ldi	r25, 0x00	; 0
     370:	bf df       	rcall	.-130    	; 0x2f0 <HAL_USART1_Init>
     372:	10 92 7b 01 	sts	0x017B, r1	; 0x80017b <rx_idx>
     376:	10 92 3a 01 	sts	0x013A, r1	; 0x80013a <tx_idx>
     37a:	10 92 39 01 	sts	0x0139, r1	; 0x800139 <tx_len>
     37e:	10 92 38 01 	sts	0x0138, r1	; 0x800138 <__data_end>
     382:	08 95       	ret

00000384 <PC_ProcessTx>:

void PC_ProcessTx(void)
{
	// TODO: 주기적으로 STATE:MODE=...;MOTOR=...;ULTRA=...
	// 문자열 만들어서 UART0로 전송
	tx_len = sprintf(tx_line,"STATE:ULTRA=%3d;MODE=%d;MOTOR=%d\n",sdv_sys.distance_cm,sdv_sys.mode,sdv_sys.motor_cmd);
     384:	e2 e8       	ldi	r30, 0x82	; 130
     386:	f1 e0       	ldi	r31, 0x01	; 1
     388:	51 81       	ldd	r21, Z+1	; 0x01
     38a:	40 81       	ld	r20, Z
     38c:	84 81       	ldd	r24, Z+4	; 0x04
     38e:	95 81       	ldd	r25, Z+5	; 0x05
     390:	26 81       	ldd	r18, Z+6	; 0x06
     392:	37 81       	ldd	r19, Z+7	; 0x07
     394:	1f 92       	push	r1
     396:	5f 93       	push	r21
     398:	1f 92       	push	r1
     39a:	4f 93       	push	r20
     39c:	3f 93       	push	r19
     39e:	2f 93       	push	r18
     3a0:	9f 93       	push	r25
     3a2:	8f 93       	push	r24
     3a4:	80 e0       	ldi	r24, 0x00	; 0
     3a6:	91 e0       	ldi	r25, 0x01	; 1
     3a8:	9f 93       	push	r25
     3aa:	8f 93       	push	r24
     3ac:	8b e3       	ldi	r24, 0x3B	; 59
     3ae:	91 e0       	ldi	r25, 0x01	; 1
     3b0:	9f 93       	push	r25
     3b2:	8f 93       	push	r24
     3b4:	4d d5       	rcall	.+2714   	; 0xe50 <sprintf>
     3b6:	80 93 39 01 	sts	0x0139, r24	; 0x800139 <tx_len>
	tx_idx = 0;
     3ba:	10 92 3a 01 	sts	0x013A, r1	; 0x80013a <tx_idx>
	HAL_USART1_Enable_Tx_Int();
     3be:	c0 df       	rcall	.-128    	; 0x340 <HAL_USART1_Enable_Tx_Int>
	
	
}
     3c0:	8d b7       	in	r24, 0x3d	; 61
     3c2:	9e b7       	in	r25, 0x3e	; 62
     3c4:	0c 96       	adiw	r24, 0x0c	; 12
     3c6:	0f b6       	in	r0, 0x3f	; 63
     3c8:	f8 94       	cli
     3ca:	9e bf       	out	0x3e, r25	; 62
     3cc:	0f be       	out	0x3f, r0	; 63
     3ce:	8d bf       	out	0x3d, r24	; 61
     3d0:	08 95       	ret

000003d2 <PC_OnRxByte>:

// ISR glue
void PC_OnRxByte(uint8_t data)
{
	if (data == '\n') {
     3d2:	8a 30       	cpi	r24, 0x0A	; 10
     3d4:	21 f4       	brne	.+8      	; 0x3de <PC_OnRxByte+0xc>
		rx_line[rx_idx] = '\0';
		line_ready = true;
     3d6:	81 e0       	ldi	r24, 0x01	; 1
     3d8:	80 93 38 01 	sts	0x0138, r24	; 0x800138 <__data_end>
     3dc:	08 95       	ret
		} 
	else {
		if (rx_idx < sizeof(rx_line)-1) {
     3de:	80 91 7b 01 	lds	r24, 0x017B	; 0x80017b <rx_idx>
     3e2:	8f 33       	cpi	r24, 0x3F	; 63
     3e4:	18 f4       	brcc	.+6      	; 0x3ec <PC_OnRxByte+0x1a>
			rx_line[rx_idx++] = data;
     3e6:	8f 5f       	subi	r24, 0xFF	; 255
     3e8:	80 93 7b 01 	sts	0x017B, r24	; 0x80017b <rx_idx>
     3ec:	08 95       	ret

000003ee <PC_ONTxEmpty>:
	}
}
void PC_ONTxEmpty(void)
{
	
	if(tx_idx<tx_len)
     3ee:	e0 91 3a 01 	lds	r30, 0x013A	; 0x80013a <tx_idx>
     3f2:	80 91 39 01 	lds	r24, 0x0139	; 0x800139 <tx_len>
     3f6:	e8 17       	cp	r30, r24
     3f8:	58 f4       	brcc	.+22     	; 0x410 <__LOCK_REGION_LENGTH__+0x10>
	{
		UDR1=tx_line[tx_idx++];
     3fa:	81 e0       	ldi	r24, 0x01	; 1
     3fc:	8e 0f       	add	r24, r30
     3fe:	80 93 3a 01 	sts	0x013A, r24	; 0x80013a <tx_idx>
     402:	f0 e0       	ldi	r31, 0x00	; 0
     404:	e5 5c       	subi	r30, 0xC5	; 197
     406:	fe 4f       	sbci	r31, 0xFE	; 254
     408:	80 81       	ld	r24, Z
     40a:	80 93 9c 00 	sts	0x009C, r24	; 0x80009c <__TEXT_REGION_LENGTH__+0x7e009c>
     40e:	08 95       	ret
	}
	else{
		HAL_USART1_Disable_Tx_Int();
     410:	9d df       	rcall	.-198    	; 0x34c <HAL_USART1_Disable_Tx_Int>
		memset(tx_line,0,sizeof(tx_line));
     412:	80 e4       	ldi	r24, 0x40	; 64
     414:	eb e3       	ldi	r30, 0x3B	; 59
     416:	f1 e0       	ldi	r31, 0x01	; 1
     418:	df 01       	movw	r26, r30
     41a:	1d 92       	st	X+, r1
     41c:	8a 95       	dec	r24
     41e:	e9 f7       	brne	.-6      	; 0x41a <__LOCK_REGION_LENGTH__+0x1a>
		tx_len=0;
     420:	10 92 39 01 	sts	0x0139, r1	; 0x800139 <tx_len>
     424:	08 95       	ret

00000426 <__vector_30>:
	}
}
ISR(USART1_RX_vect)
{
     426:	1f 92       	push	r1
     428:	0f 92       	push	r0
     42a:	0f b6       	in	r0, 0x3f	; 63
     42c:	0f 92       	push	r0
     42e:	11 24       	eor	r1, r1
     430:	0b b6       	in	r0, 0x3b	; 59
     432:	0f 92       	push	r0
     434:	2f 93       	push	r18
     436:	3f 93       	push	r19
     438:	4f 93       	push	r20
     43a:	5f 93       	push	r21
     43c:	6f 93       	push	r22
     43e:	7f 93       	push	r23
     440:	8f 93       	push	r24
     442:	9f 93       	push	r25
     444:	af 93       	push	r26
     446:	bf 93       	push	r27
     448:	ef 93       	push	r30
     44a:	ff 93       	push	r31
	uint8_t d = UDR1;
     44c:	80 91 9c 00 	lds	r24, 0x009C	; 0x80009c <__TEXT_REGION_LENGTH__+0x7e009c>
	PC_OnRxByte(d);
     450:	c0 df       	rcall	.-128    	; 0x3d2 <PC_OnRxByte>
}
     452:	ff 91       	pop	r31
     454:	ef 91       	pop	r30
     456:	bf 91       	pop	r27
     458:	af 91       	pop	r26
     45a:	9f 91       	pop	r25
     45c:	8f 91       	pop	r24
     45e:	7f 91       	pop	r23
     460:	6f 91       	pop	r22
     462:	5f 91       	pop	r21
     464:	4f 91       	pop	r20
     466:	3f 91       	pop	r19
     468:	2f 91       	pop	r18
     46a:	0f 90       	pop	r0
     46c:	0b be       	out	0x3b, r0	; 59
     46e:	0f 90       	pop	r0
     470:	0f be       	out	0x3f, r0	; 63
     472:	0f 90       	pop	r0
     474:	1f 90       	pop	r1
     476:	18 95       	reti

00000478 <__vector_31>:
ISR(USART1_UDRE_vect)
{
     478:	1f 92       	push	r1
     47a:	0f 92       	push	r0
     47c:	0f b6       	in	r0, 0x3f	; 63
     47e:	0f 92       	push	r0
     480:	11 24       	eor	r1, r1
     482:	0b b6       	in	r0, 0x3b	; 59
     484:	0f 92       	push	r0
     486:	2f 93       	push	r18
     488:	3f 93       	push	r19
     48a:	4f 93       	push	r20
     48c:	5f 93       	push	r21
     48e:	6f 93       	push	r22
     490:	7f 93       	push	r23
     492:	8f 93       	push	r24
     494:	9f 93       	push	r25
     496:	af 93       	push	r26
     498:	bf 93       	push	r27
     49a:	ef 93       	push	r30
     49c:	ff 93       	push	r31
	PORTB ^= 0x01;   // 디버깅용
     49e:	98 b3       	in	r25, 0x18	; 24
     4a0:	81 e0       	ldi	r24, 0x01	; 1
     4a2:	89 27       	eor	r24, r25
     4a4:	88 bb       	out	0x18, r24	; 24
	PC_ONTxEmpty();
     4a6:	a3 df       	rcall	.-186    	; 0x3ee <PC_ONTxEmpty>
	
     4a8:	ff 91       	pop	r31
     4aa:	ef 91       	pop	r30
     4ac:	bf 91       	pop	r27
     4ae:	af 91       	pop	r26
     4b0:	9f 91       	pop	r25
     4b2:	8f 91       	pop	r24
     4b4:	7f 91       	pop	r23
     4b6:	6f 91       	pop	r22
     4b8:	5f 91       	pop	r21
     4ba:	4f 91       	pop	r20
     4bc:	3f 91       	pop	r19
     4be:	2f 91       	pop	r18
     4c0:	0f 90       	pop	r0
     4c2:	0b be       	out	0x3b, r0	; 59
     4c4:	0f 90       	pop	r0
     4c6:	0f be       	out	0x3f, r0	; 63
     4c8:	0f 90       	pop	r0
     4ca:	1f 90       	pop	r1
     4cc:	18 95       	reti

000004ce <SUB_Init>:
static volatile uint8_t srf_idx = 0;
static volatile uint8_t tx_buf[2];   // 보낼 motor_cmd
static volatile uint8_t tx_idx = 0;

void SUB_Init(void){
	HAL_USART0_Init(38400);
     4ce:	60 e0       	ldi	r22, 0x00	; 0
     4d0:	76 e9       	ldi	r23, 0x96	; 150
     4d2:	80 e0       	ldi	r24, 0x00	; 0
     4d4:	90 e0       	ldi	r25, 0x00	; 0
     4d6:	e7 de       	rcall	.-562    	; 0x2a6 <HAL_USART0_Init>
	srf_idx=0;
     4d8:	10 92 7f 01 	sts	0x017F, r1	; 0x80017f <srf_idx>
     4dc:	08 95       	ret

000004de <SUB_TX_motorcmd>:
}

void SUB_TX_motorcmd()
{
     4de:	cf 93       	push	r28
     4e0:	df 93       	push	r29
	if((sdv_sys.motor_cmd != sdv_sys.last_motor_cmd) || sdv_sys.fcw_state !=FCW_SAFE)
     4e2:	e2 e8       	ldi	r30, 0x82	; 130
     4e4:	f1 e0       	ldi	r31, 0x01	; 1
     4e6:	81 81       	ldd	r24, Z+1	; 0x01
     4e8:	92 81       	ldd	r25, Z+2	; 0x02
     4ea:	89 13       	cpse	r24, r25
     4ec:	04 c0       	rjmp	.+8      	; 0x4f6 <SUB_TX_motorcmd+0x18>
     4ee:	90 91 9a 01 	lds	r25, 0x019A	; 0x80019a <sdv_sys+0x18>
     4f2:	99 23       	and	r25, r25
     4f4:	61 f0       	breq	.+24     	; 0x50e <SUB_TX_motorcmd+0x30>
	{
		tx_buf[0]=(uint8_t)sdv_sys.motor_cmd;
     4f6:	ed e7       	ldi	r30, 0x7D	; 125
     4f8:	f1 e0       	ldi	r31, 0x01	; 1
     4fa:	80 83       	st	Z, r24
		tx_buf[1] =(uint8_t)sdv_sys.fcw_state;
     4fc:	c2 e8       	ldi	r28, 0x82	; 130
     4fe:	d1 e0       	ldi	r29, 0x01	; 1
     500:	88 8d       	ldd	r24, Y+24	; 0x18
     502:	81 83       	std	Z+1, r24	; 0x01
		tx_idx=0;
     504:	10 92 7c 01 	sts	0x017C, r1	; 0x80017c <tx_idx>
		HAL_USART0_Enable_Tx_Int();
     508:	27 df       	rcall	.-434    	; 0x358 <HAL_USART0_Enable_Tx_Int>
		sdv_sys.last_motor_cmd=sdv_sys.motor_cmd;
     50a:	89 81       	ldd	r24, Y+1	; 0x01
     50c:	8a 83       	std	Y+2, r24	; 0x02
	}
	
}
     50e:	df 91       	pop	r29
     510:	cf 91       	pop	r28
     512:	08 95       	ret

00000514 <SUB_OnRxByte>:

void SUB_OnRxByte(uint8_t data){
     514:	cf 93       	push	r28
     516:	df 93       	push	r29
	srf_buf[srf_idx++]=data;
     518:	e0 91 7f 01 	lds	r30, 0x017F	; 0x80017f <srf_idx>
     51c:	91 e0       	ldi	r25, 0x01	; 1
     51e:	9e 0f       	add	r25, r30
     520:	90 93 7f 01 	sts	0x017F, r25	; 0x80017f <srf_idx>
     524:	f0 e0       	ldi	r31, 0x00	; 0
     526:	e0 58       	subi	r30, 0x80	; 128
     528:	fe 4f       	sbci	r31, 0xFE	; 254
     52a:	80 83       	st	Z, r24
	if(srf_idx>=2)
     52c:	80 91 7f 01 	lds	r24, 0x017F	; 0x80017f <srf_idx>
     530:	82 30       	cpi	r24, 0x02	; 2
     532:	b8 f0       	brcs	.+46     	; 0x562 <SUB_OnRxByte+0x4e>
	{
		srf_idx=0;
     534:	10 92 7f 01 	sts	0x017F, r1	; 0x80017f <srf_idx>
		sdv_sys.distance_cm=(srf_buf[1]<<8)|srf_buf[0];
     538:	e0 e8       	ldi	r30, 0x80	; 128
     53a:	f1 e0       	ldi	r31, 0x01	; 1
     53c:	61 81       	ldd	r22, Z+1	; 0x01
     53e:	70 e0       	ldi	r23, 0x00	; 0
     540:	76 2f       	mov	r23, r22
     542:	66 27       	eor	r22, r22
     544:	80 81       	ld	r24, Z
     546:	68 2b       	or	r22, r24
     548:	c2 e8       	ldi	r28, 0x82	; 130
     54a:	d1 e0       	ldi	r29, 0x01	; 1
     54c:	07 2e       	mov	r0, r23
     54e:	00 0c       	add	r0, r0
     550:	88 0b       	sbc	r24, r24
     552:	99 0b       	sbc	r25, r25
     554:	44 d3       	rcall	.+1672   	; 0xbde <__floatsisf>
     556:	6c 83       	std	Y+4, r22	; 0x04
     558:	7d 83       	std	Y+5, r23	; 0x05
     55a:	8e 83       	std	Y+6, r24	; 0x06
     55c:	9f 83       	std	Y+7, r25	; 0x07
		sdv_sys.distance_flag=true;
     55e:	81 e0       	ldi	r24, 0x01	; 1
     560:	89 8f       	std	Y+25, r24	; 0x19
		
	}
}
     562:	df 91       	pop	r29
     564:	cf 91       	pop	r28
     566:	08 95       	ret

00000568 <SUB_ONTxEmpty>:
void SUB_ONTxEmpty(void)
{
	UDR0=tx_buf[tx_idx++];
     568:	e0 91 7c 01 	lds	r30, 0x017C	; 0x80017c <tx_idx>
     56c:	81 e0       	ldi	r24, 0x01	; 1
     56e:	8e 0f       	add	r24, r30
     570:	80 93 7c 01 	sts	0x017C, r24	; 0x80017c <tx_idx>
     574:	f0 e0       	ldi	r31, 0x00	; 0
     576:	e3 58       	subi	r30, 0x83	; 131
     578:	fe 4f       	sbci	r31, 0xFE	; 254
     57a:	80 81       	ld	r24, Z
     57c:	8c b9       	out	0x0c, r24	; 12
	if(tx_idx>=2){
     57e:	80 91 7c 01 	lds	r24, 0x017C	; 0x80017c <tx_idx>
     582:	82 30       	cpi	r24, 0x02	; 2
     584:	18 f0       	brcs	.+6      	; 0x58c <SUB_ONTxEmpty+0x24>
		tx_idx=0;
     586:	10 92 7c 01 	sts	0x017C, r1	; 0x80017c <tx_idx>
		HAL_USART0_Disable_Tx_Int();	
     58a:	ea ce       	rjmp	.-556    	; 0x360 <HAL_USART0_Disable_Tx_Int>
     58c:	08 95       	ret

0000058e <__vector_18>:
	}
}

ISR(USART0_RX_vect)
{
     58e:	1f 92       	push	r1
     590:	0f 92       	push	r0
     592:	0f b6       	in	r0, 0x3f	; 63
     594:	0f 92       	push	r0
     596:	11 24       	eor	r1, r1
     598:	0b b6       	in	r0, 0x3b	; 59
     59a:	0f 92       	push	r0
     59c:	2f 93       	push	r18
     59e:	3f 93       	push	r19
     5a0:	4f 93       	push	r20
     5a2:	5f 93       	push	r21
     5a4:	6f 93       	push	r22
     5a6:	7f 93       	push	r23
     5a8:	8f 93       	push	r24
     5aa:	9f 93       	push	r25
     5ac:	af 93       	push	r26
     5ae:	bf 93       	push	r27
     5b0:	ef 93       	push	r30
     5b2:	ff 93       	push	r31
	uint8_t data= UDR0;
     5b4:	8c b1       	in	r24, 0x0c	; 12
	SUB_OnRxByte(data);
     5b6:	ae df       	rcall	.-164    	; 0x514 <SUB_OnRxByte>
}
     5b8:	ff 91       	pop	r31
     5ba:	ef 91       	pop	r30
     5bc:	bf 91       	pop	r27
     5be:	af 91       	pop	r26
     5c0:	9f 91       	pop	r25
     5c2:	8f 91       	pop	r24
     5c4:	7f 91       	pop	r23
     5c6:	6f 91       	pop	r22
     5c8:	5f 91       	pop	r21
     5ca:	4f 91       	pop	r20
     5cc:	3f 91       	pop	r19
     5ce:	2f 91       	pop	r18
     5d0:	0f 90       	pop	r0
     5d2:	0b be       	out	0x3b, r0	; 59
     5d4:	0f 90       	pop	r0
     5d6:	0f be       	out	0x3f, r0	; 63
     5d8:	0f 90       	pop	r0
     5da:	1f 90       	pop	r1
     5dc:	18 95       	reti

000005de <__vector_19>:
ISR(USART0_UDRE_vect)
{
     5de:	1f 92       	push	r1
     5e0:	0f 92       	push	r0
     5e2:	0f b6       	in	r0, 0x3f	; 63
     5e4:	0f 92       	push	r0
     5e6:	11 24       	eor	r1, r1
     5e8:	0b b6       	in	r0, 0x3b	; 59
     5ea:	0f 92       	push	r0
     5ec:	2f 93       	push	r18
     5ee:	3f 93       	push	r19
     5f0:	4f 93       	push	r20
     5f2:	5f 93       	push	r21
     5f4:	6f 93       	push	r22
     5f6:	7f 93       	push	r23
     5f8:	8f 93       	push	r24
     5fa:	9f 93       	push	r25
     5fc:	af 93       	push	r26
     5fe:	bf 93       	push	r27
     600:	ef 93       	push	r30
     602:	ff 93       	push	r31
	
	SUB_ONTxEmpty();
     604:	b1 df       	rcall	.-158    	; 0x568 <SUB_ONTxEmpty>
	
     606:	ff 91       	pop	r31
     608:	ef 91       	pop	r30
     60a:	bf 91       	pop	r27
     60c:	af 91       	pop	r26
     60e:	9f 91       	pop	r25
     610:	8f 91       	pop	r24
     612:	7f 91       	pop	r23
     614:	6f 91       	pop	r22
     616:	5f 91       	pop	r21
     618:	4f 91       	pop	r20
     61a:	3f 91       	pop	r19
     61c:	2f 91       	pop	r18
     61e:	0f 90       	pop	r0
     620:	0b be       	out	0x3b, r0	; 59
     622:	0f 90       	pop	r0
     624:	0f be       	out	0x3f, r0	; 63
     626:	0f 90       	pop	r0
     628:	1f 90       	pop	r1
     62a:	18 95       	reti

0000062c <disable_jtag>:

//=================함수 초기화===============

void disable_jtag()
{
	MCUCSR |= (1<<JTD);
     62c:	84 b7       	in	r24, 0x34	; 52
     62e:	80 68       	ori	r24, 0x80	; 128
     630:	84 bf       	out	0x34, r24	; 52
	MCUCSR |= (1<<JTD);
     632:	84 b7       	in	r24, 0x34	; 52
     634:	80 68       	ori	r24, 0x80	; 128
     636:	84 bf       	out	0x34, r24	; 52
     638:	08 95       	ret

0000063a <main>:
}


int main(void)
{
     63a:	cf 93       	push	r28
     63c:	df 93       	push	r29
     63e:	cd b7       	in	r28, 0x3d	; 61
     640:	de b7       	in	r29, 0x3e	; 62
     642:	a0 97       	sbiw	r28, 0x20	; 32
     644:	0f b6       	in	r0, 0x3f	; 63
     646:	f8 94       	cli
     648:	de bf       	out	0x3e, r29	; 62
     64a:	0f be       	out	0x3f, r0	; 63
     64c:	cd bf       	out	0x3d, r28	; 61
	disable_jtag();
     64e:	ee df       	rcall	.-36     	; 0x62c <disable_jtag>
	SystemState_Init();
     650:	a3 d1       	rcall	.+838    	; 0x998 <SystemState_Init>
     652:	8f ef       	ldi	r24, 0xFF	; 255
    LCD_Delay(2);
}

static inline void LCD_PORT_Init(void)
{
    DDRA  = 0xFF;         // PORTA as output (data bus)
     654:	8a bb       	out	0x1a, r24	; 26
     656:	e4 e6       	ldi	r30, 0x64	; 100
    LCD_CTRL_DDR |= 0x07; // PORTG bits 0..2 as output (E,RW,RS)
     658:	f0 e0       	ldi	r31, 0x00	; 0
     65a:	80 81       	ld	r24, Z
     65c:	87 60       	ori	r24, 0x07	; 7
     65e:	80 83       	st	Z, r24
     660:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     662:	f0 e0       	ldi	r31, 0x00	; 0
     664:	80 81       	ld	r24, Z
     666:	8b 7f       	andi	r24, 0xFB	; 251
     668:	80 83       	st	Z, r24
     66a:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     66c:	8d 7f       	andi	r24, 0xFD	; 253
     66e:	80 83       	st	Z, r24
     670:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     672:	81 60       	ori	r24, 0x01	; 1
     674:	80 83       	st	Z, r24
     676:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     678:	2a 95       	dec	r18
     67a:	f1 f7       	brne	.-4      	; 0x678 <main+0x3e>
     67c:	88 e3       	ldi	r24, 0x38	; 56
    _delay_us(50);
    LCD_WINST = command;          // put command
     67e:	8b bb       	out	0x1b, r24	; 27
     680:	86 ef       	ldi	r24, 0xF6	; 246
     682:	8a 95       	dec	r24
     684:	f1 f7       	brne	.-4      	; 0x682 <main+0x48>
     686:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     688:	8e 7f       	andi	r24, 0xFE	; 254
     68a:	80 83       	st	Z, r24
     68c:	84 e0       	ldi	r24, 0x04	; 4
     68e:	06 c0       	rjmp	.+12     	; 0x69c <main+0x62>
     690:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     692:	fe e0       	ldi	r31, 0x0E	; 14
     694:	31 97       	sbiw	r30, 0x01	; 1
     696:	f1 f7       	brne	.-4      	; 0x694 <main+0x5a>
     698:	00 00       	nop
     69a:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     69c:	9f ef       	ldi	r25, 0xFF	; 255
     69e:	98 0f       	add	r25, r24
     6a0:	81 11       	cpse	r24, r1
     6a2:	f6 cf       	rjmp	.-20     	; 0x690 <main+0x56>
     6a4:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     6a6:	f0 e0       	ldi	r31, 0x00	; 0
     6a8:	80 81       	ld	r24, Z
     6aa:	8b 7f       	andi	r24, 0xFB	; 251
     6ac:	80 83       	st	Z, r24
     6ae:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     6b0:	8d 7f       	andi	r24, 0xFD	; 253
     6b2:	80 83       	st	Z, r24
     6b4:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     6b6:	81 60       	ori	r24, 0x01	; 1
     6b8:	80 83       	st	Z, r24
     6ba:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6bc:	2a 95       	dec	r18
     6be:	f1 f7       	brne	.-4      	; 0x6bc <main+0x82>
     6c0:	88 e3       	ldi	r24, 0x38	; 56
    _delay_us(50);
    LCD_WINST = command;          // put command
     6c2:	8b bb       	out	0x1b, r24	; 27
     6c4:	86 ef       	ldi	r24, 0xF6	; 246
     6c6:	8a 95       	dec	r24
     6c8:	f1 f7       	brne	.-4      	; 0x6c6 <main+0x8c>
     6ca:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     6cc:	8e 7f       	andi	r24, 0xFE	; 254
     6ce:	80 83       	st	Z, r24
     6d0:	84 e0       	ldi	r24, 0x04	; 4
     6d2:	06 c0       	rjmp	.+12     	; 0x6e0 <main+0xa6>
     6d4:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6d6:	fe e0       	ldi	r31, 0x0E	; 14
     6d8:	31 97       	sbiw	r30, 0x01	; 1
     6da:	f1 f7       	brne	.-4      	; 0x6d8 <main+0x9e>
     6dc:	00 00       	nop
     6de:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     6e0:	9f ef       	ldi	r25, 0xFF	; 255
     6e2:	98 0f       	add	r25, r24
     6e4:	81 11       	cpse	r24, r1
     6e6:	f6 cf       	rjmp	.-20     	; 0x6d4 <main+0x9a>
     6e8:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     6ea:	f0 e0       	ldi	r31, 0x00	; 0
     6ec:	80 81       	ld	r24, Z
     6ee:	8b 7f       	andi	r24, 0xFB	; 251
     6f0:	80 83       	st	Z, r24
     6f2:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     6f4:	8d 7f       	andi	r24, 0xFD	; 253
     6f6:	80 83       	st	Z, r24
     6f8:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     6fa:	81 60       	ori	r24, 0x01	; 1
     6fc:	80 83       	st	Z, r24
     6fe:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     700:	2a 95       	dec	r18
     702:	f1 f7       	brne	.-4      	; 0x700 <main+0xc6>
     704:	88 e3       	ldi	r24, 0x38	; 56
    _delay_us(50);
    LCD_WINST = command;          // put command
     706:	8b bb       	out	0x1b, r24	; 27
     708:	86 ef       	ldi	r24, 0xF6	; 246
     70a:	8a 95       	dec	r24
     70c:	f1 f7       	brne	.-4      	; 0x70a <main+0xd0>
     70e:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     710:	8e 7f       	andi	r24, 0xFE	; 254
     712:	80 83       	st	Z, r24
     714:	84 e0       	ldi	r24, 0x04	; 4
     716:	06 c0       	rjmp	.+12     	; 0x724 <main+0xea>
     718:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     71a:	fe e0       	ldi	r31, 0x0E	; 14
     71c:	31 97       	sbiw	r30, 0x01	; 1
     71e:	f1 f7       	brne	.-4      	; 0x71c <main+0xe2>
     720:	00 00       	nop
     722:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     724:	9f ef       	ldi	r25, 0xFF	; 255
     726:	98 0f       	add	r25, r24
     728:	81 11       	cpse	r24, r1
     72a:	f6 cf       	rjmp	.-20     	; 0x718 <main+0xde>
     72c:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     72e:	f0 e0       	ldi	r31, 0x00	; 0
     730:	80 81       	ld	r24, Z
     732:	8b 7f       	andi	r24, 0xFB	; 251
     734:	80 83       	st	Z, r24
     736:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     738:	8d 7f       	andi	r24, 0xFD	; 253
     73a:	80 83       	st	Z, r24
     73c:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     73e:	81 60       	ori	r24, 0x01	; 1
     740:	80 83       	st	Z, r24
     742:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     744:	2a 95       	dec	r18
     746:	f1 f7       	brne	.-4      	; 0x744 <main+0x10a>
     748:	8e e0       	ldi	r24, 0x0E	; 14
    _delay_us(50);
    LCD_WINST = command;          // put command
     74a:	8b bb       	out	0x1b, r24	; 27
     74c:	86 ef       	ldi	r24, 0xF6	; 246
     74e:	8a 95       	dec	r24
     750:	f1 f7       	brne	.-4      	; 0x74e <main+0x114>
     752:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     754:	8e 7f       	andi	r24, 0xFE	; 254
     756:	80 83       	st	Z, r24
     758:	82 e0       	ldi	r24, 0x02	; 2
     75a:	06 c0       	rjmp	.+12     	; 0x768 <main+0x12e>
     75c:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     75e:	fe e0       	ldi	r31, 0x0E	; 14
     760:	31 97       	sbiw	r30, 0x01	; 1
     762:	f1 f7       	brne	.-4      	; 0x760 <main+0x126>
     764:	00 00       	nop
     766:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     768:	9f ef       	ldi	r25, 0xFF	; 255
     76a:	98 0f       	add	r25, r24
     76c:	81 11       	cpse	r24, r1
     76e:	f6 cf       	rjmp	.-20     	; 0x75c <main+0x122>
     770:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     772:	f0 e0       	ldi	r31, 0x00	; 0
     774:	80 81       	ld	r24, Z
     776:	8b 7f       	andi	r24, 0xFB	; 251
     778:	80 83       	st	Z, r24
     77a:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     77c:	8d 7f       	andi	r24, 0xFD	; 253
     77e:	80 83       	st	Z, r24
     780:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     782:	81 60       	ori	r24, 0x01	; 1
     784:	80 83       	st	Z, r24
     786:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     788:	2a 95       	dec	r18
     78a:	f1 f7       	brne	.-4      	; 0x788 <main+0x14e>
     78c:	86 e0       	ldi	r24, 0x06	; 6
    _delay_us(50);
    LCD_WINST = command;          // put command
     78e:	8b bb       	out	0x1b, r24	; 27
     790:	86 ef       	ldi	r24, 0xF6	; 246
     792:	8a 95       	dec	r24
     794:	f1 f7       	brne	.-4      	; 0x792 <main+0x158>
     796:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     798:	8e 7f       	andi	r24, 0xFE	; 254
     79a:	80 83       	st	Z, r24
     79c:	82 e0       	ldi	r24, 0x02	; 2
     79e:	06 c0       	rjmp	.+12     	; 0x7ac <main+0x172>
     7a0:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     7a2:	fe e0       	ldi	r31, 0x0E	; 14
     7a4:	31 97       	sbiw	r30, 0x01	; 1
     7a6:	f1 f7       	brne	.-4      	; 0x7a4 <main+0x16a>
     7a8:	00 00       	nop
     7aa:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     7ac:	9f ef       	ldi	r25, 0xFF	; 255
     7ae:	98 0f       	add	r25, r24
     7b0:	81 11       	cpse	r24, r1
     7b2:	f6 cf       	rjmp	.-20     	; 0x7a0 <main+0x166>
     7b4:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     7b6:	f0 e0       	ldi	r31, 0x00	; 0
     7b8:	80 81       	ld	r24, Z
     7ba:	8b 7f       	andi	r24, 0xFB	; 251
     7bc:	80 83       	st	Z, r24
     7be:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     7c0:	8d 7f       	andi	r24, 0xFD	; 253
     7c2:	80 83       	st	Z, r24
     7c4:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     7c6:	81 60       	ori	r24, 0x01	; 1
     7c8:	80 83       	st	Z, r24
     7ca:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     7cc:	2a 95       	dec	r18
     7ce:	f1 f7       	brne	.-4      	; 0x7cc <main+0x192>
     7d0:	81 e0       	ldi	r24, 0x01	; 1
    _delay_us(50);
    LCD_WINST = command;          // put command
     7d2:	8b bb       	out	0x1b, r24	; 27
     7d4:	86 ef       	ldi	r24, 0xF6	; 246
     7d6:	8a 95       	dec	r24
     7d8:	f1 f7       	brne	.-4      	; 0x7d6 <main+0x19c>
     7da:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     7dc:	8e 7f       	andi	r24, 0xFE	; 254
     7de:	80 83       	st	Z, r24
     7e0:	82 e0       	ldi	r24, 0x02	; 2
     7e2:	06 c0       	rjmp	.+12     	; 0x7f0 <main+0x1b6>
     7e4:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     7e6:	fe e0       	ldi	r31, 0x0E	; 14
     7e8:	31 97       	sbiw	r30, 0x01	; 1
     7ea:	f1 f7       	brne	.-4      	; 0x7e8 <main+0x1ae>
     7ec:	00 00       	nop
     7ee:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     7f0:	9f ef       	ldi	r25, 0xFF	; 255
     7f2:	98 0f       	add	r25, r24
     7f4:	81 11       	cpse	r24, r1
     7f6:	f6 cf       	rjmp	.-20     	; 0x7e4 <main+0x1aa>
	LCD_Init();
	SUB_Init();
     7f8:	6a de       	rcall	.-812    	; 0x4ce <SUB_Init>
	PC_Init();
     7fa:	b6 dd       	rcall	.-1172   	; 0x368 <PC_Init>
	OTA_Bridge_Init();
     7fc:	cb d0       	rcall	.+406    	; 0x994 <OTA_Bridge_Init>
     7fe:	78 94       	sei
	
	sei();
     800:	c1 dd       	rcall	.-1150   	; 0x384 <PC_ProcessTx>
	
	
	char msg[32];
	PC_ProcessTx();
     802:	ff ef       	ldi	r31, 0xFF	; 255
     804:	2f e7       	ldi	r18, 0x7F	; 127
     806:	86 e1       	ldi	r24, 0x16	; 22
     808:	f1 50       	subi	r31, 0x01	; 1
     80a:	20 40       	sbci	r18, 0x00	; 0
     80c:	80 40       	sbci	r24, 0x00	; 0
     80e:	e1 f7       	brne	.-8      	; 0x808 <main+0x1ce>
     810:	00 c0       	rjmp	.+0      	; 0x812 <main+0x1d8>
     812:	00 00       	nop
     814:	80 91 9d 01 	lds	r24, 0x019D	; 0x80019d <sdv_sys+0x1b>
	_delay_ms(500);
	while (1)
	{
		if(!sdv_sys.ota_active)
     818:	81 11       	cpse	r24, r1
     81a:	ba c0       	rjmp	.+372    	; 0x990 <main+0x356>
     81c:	80 91 9b 01 	lds	r24, 0x019B	; 0x80019b <sdv_sys+0x19>
		{
			if(sdv_sys.distance_flag){
     820:	88 23       	and	r24, r24
     822:	c1 f3       	breq	.-16     	; 0x814 <main+0x1da>
				//if(sdv_sys.mode==MODE_EMERGENCY && sdv_sys.distance_cm>=100){
					//Control_ClearEmergency();
				//} 
				fcw_update();
     824:	f5 dc       	rcall	.-1558   	; 0x210 <fcw_update>
				sdv_sys.distance_flag=false;
     826:	02 e8       	ldi	r16, 0x82	; 130
     828:	11 e0       	ldi	r17, 0x01	; 1
     82a:	f8 01       	movw	r30, r16
     82c:	11 8e       	std	Z+25, r1	; 0x19
				Control_UpdateFromDistance();
     82e:	4d dc       	rcall	.-1894   	; 0xca <Control_UpdateFromDistance>
     830:	56 de       	rcall	.-852    	; 0x4de <SUB_TX_motorcmd>
				//sub로 모터 명령 전송
				SUB_TX_motorcmd();
     832:	e5 e6       	ldi	r30, 0x65	; 101
     834:	f0 e0       	ldi	r31, 0x00	; 0
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     836:	80 81       	ld	r24, Z
     838:	8b 7f       	andi	r24, 0xFB	; 251
     83a:	80 83       	st	Z, r24
     83c:	80 81       	ld	r24, Z
     83e:	8d 7f       	andi	r24, 0xFD	; 253
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     840:	80 83       	st	Z, r24
     842:	80 81       	ld	r24, Z
     844:	81 60       	ori	r24, 0x01	; 1
    LCD_CTRL |= (1 << LCD_EN);    // E high
     846:	80 83       	st	Z, r24
     848:	26 ef       	ldi	r18, 0xF6	; 246
     84a:	2a 95       	dec	r18
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     84c:	f1 f7       	brne	.-4      	; 0x84a <main+0x210>
     84e:	80 e8       	ldi	r24, 0x80	; 128
     850:	8b bb       	out	0x1b, r24	; 27
    _delay_us(50);
    LCD_WINST = command;          // put command
     852:	86 ef       	ldi	r24, 0xF6	; 246
     854:	8a 95       	dec	r24
     856:	f1 f7       	brne	.-4      	; 0x854 <main+0x21a>
     858:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     85a:	8e 7f       	andi	r24, 0xFE	; 254
     85c:	80 83       	st	Z, r24
     85e:	f8 01       	movw	r30, r16
				LCD_Pos(0,0);
				sprintf(msg,"Dist=%3d cm",(uint16_t)sdv_sys.distance_cm);
     860:	64 81       	ldd	r22, Z+4	; 0x04
     862:	75 81       	ldd	r23, Z+5	; 0x05
     864:	86 81       	ldd	r24, Z+6	; 0x06
     866:	97 81       	ldd	r25, Z+7	; 0x07
     868:	8c d1       	rcall	.+792    	; 0xb82 <__fixunssfsi>
     86a:	7f 93       	push	r23
     86c:	6f 93       	push	r22
     86e:	82 e2       	ldi	r24, 0x22	; 34
     870:	91 e0       	ldi	r25, 0x01	; 1
     872:	9f 93       	push	r25
     874:	8f 93       	push	r24
     876:	8e 01       	movw	r16, r28
     878:	0f 5f       	subi	r16, 0xFF	; 255
     87a:	1f 4f       	sbci	r17, 0xFF	; 255
     87c:	1f 93       	push	r17
     87e:	0f 93       	push	r16
     880:	e7 d2       	rcall	.+1486   	; 0xe50 <sprintf>
     882:	0f 90       	pop	r0
     884:	0f 90       	pop	r0
     886:	0f 90       	pop	r0
     888:	0f 90       	pop	r0
     88a:	0f 90       	pop	r0
     88c:	0f 90       	pop	r0
     88e:	d8 01       	movw	r26, r16
     890:	22 c0       	rjmp	.+68     	; 0x8d6 <main+0x29c>
     892:	11 96       	adiw	r26, 0x01	; 1
     894:	81 e0       	ldi	r24, 0x01	; 1
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     896:	06 c0       	rjmp	.+12     	; 0x8a4 <main+0x26a>
     898:	e6 e6       	ldi	r30, 0x66	; 102
     89a:	fe e0       	ldi	r31, 0x0E	; 14
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     89c:	31 97       	sbiw	r30, 0x01	; 1
     89e:	f1 f7       	brne	.-4      	; 0x89c <main+0x262>
     8a0:	00 00       	nop
     8a2:	82 2f       	mov	r24, r18
     8a4:	2f ef       	ldi	r18, 0xFF	; 255
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     8a6:	28 0f       	add	r18, r24
     8a8:	81 11       	cpse	r24, r1
     8aa:	f6 cf       	rjmp	.-20     	; 0x898 <main+0x25e>
     8ac:	e5 e6       	ldi	r30, 0x65	; 101
     8ae:	f0 e0       	ldi	r31, 0x00	; 0
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     8b0:	80 81       	ld	r24, Z
     8b2:	84 60       	ori	r24, 0x04	; 4
     8b4:	80 83       	st	Z, r24
     8b6:	80 81       	ld	r24, Z
     8b8:	8d 7f       	andi	r24, 0xFD	; 253
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     8ba:	80 83       	st	Z, r24
     8bc:	80 81       	ld	r24, Z
     8be:	81 60       	ori	r24, 0x01	; 1
    LCD_CTRL |= (1 << LCD_EN);    // E high
     8c0:	80 83       	st	Z, r24
     8c2:	26 ef       	ldi	r18, 0xF6	; 246
     8c4:	2a 95       	dec	r18
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     8c6:	f1 f7       	brne	.-4      	; 0x8c4 <main+0x28a>
     8c8:	9b bb       	out	0x1b, r25	; 27
     8ca:	86 ef       	ldi	r24, 0xF6	; 246
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     8cc:	8a 95       	dec	r24
     8ce:	f1 f7       	brne	.-4      	; 0x8cc <main+0x292>
     8d0:	80 81       	ld	r24, Z
     8d2:	8e 7f       	andi	r24, 0xFE	; 254
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     8d4:	80 83       	st	Z, r24
     8d6:	9c 91       	ld	r25, X
     8d8:	91 11       	cpse	r25, r1
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     8da:	db cf       	rjmp	.-74     	; 0x892 <main+0x258>
     8dc:	e5 e6       	ldi	r30, 0x65	; 101
     8de:	f0 e0       	ldi	r31, 0x00	; 0
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     8e0:	80 81       	ld	r24, Z
     8e2:	8b 7f       	andi	r24, 0xFB	; 251
     8e4:	80 83       	st	Z, r24
     8e6:	80 81       	ld	r24, Z
     8e8:	8d 7f       	andi	r24, 0xFD	; 253
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     8ea:	80 83       	st	Z, r24
     8ec:	80 81       	ld	r24, Z
     8ee:	81 60       	ori	r24, 0x01	; 1
    LCD_CTRL |= (1 << LCD_EN);    // E high
     8f0:	80 83       	st	Z, r24
     8f2:	96 ef       	ldi	r25, 0xF6	; 246
     8f4:	9a 95       	dec	r25
     8f6:	f1 f7       	brne	.-4      	; 0x8f4 <main+0x2ba>
     8f8:	80 ec       	ldi	r24, 0xC0	; 192
     8fa:	8b bb       	out	0x1b, r24	; 27
    _delay_us(50);
    LCD_WINST = command;          // put command
     8fc:	26 ef       	ldi	r18, 0xF6	; 246
     8fe:	2a 95       	dec	r18
     900:	f1 f7       	brne	.-4      	; 0x8fe <main+0x2c4>
     902:	80 81       	ld	r24, Z
     904:	8e 7f       	andi	r24, 0xFE	; 254
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     906:	80 83       	st	Z, r24
     908:	60 91 96 01 	lds	r22, 0x0196	; 0x800196 <sdv_sys+0x14>
				LCD_Str(msg);
				LCD_Pos(1,0);
				sprintf(msg,"ttc=%4d s",(uint16_t)sdv_sys.ttc);
     90c:	70 91 97 01 	lds	r23, 0x0197	; 0x800197 <sdv_sys+0x15>
     910:	80 91 98 01 	lds	r24, 0x0198	; 0x800198 <sdv_sys+0x16>
     914:	90 91 99 01 	lds	r25, 0x0199	; 0x800199 <sdv_sys+0x17>
     918:	34 d1       	rcall	.+616    	; 0xb82 <__fixunssfsi>
     91a:	7f 93       	push	r23
     91c:	6f 93       	push	r22
     91e:	8e e2       	ldi	r24, 0x2E	; 46
     920:	91 e0       	ldi	r25, 0x01	; 1
     922:	9f 93       	push	r25
     924:	8f 93       	push	r24
     926:	8e 01       	movw	r16, r28
     928:	0f 5f       	subi	r16, 0xFF	; 255
     92a:	1f 4f       	sbci	r17, 0xFF	; 255
     92c:	1f 93       	push	r17
     92e:	0f 93       	push	r16
     930:	8f d2       	rcall	.+1310   	; 0xe50 <sprintf>
     932:	0f 90       	pop	r0
     934:	0f 90       	pop	r0
     936:	0f 90       	pop	r0
     938:	0f 90       	pop	r0
     93a:	0f 90       	pop	r0
     93c:	0f 90       	pop	r0
     93e:	d8 01       	movw	r26, r16
     940:	22 c0       	rjmp	.+68     	; 0x986 <main+0x34c>
     942:	11 96       	adiw	r26, 0x01	; 1
     944:	81 e0       	ldi	r24, 0x01	; 1
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     946:	06 c0       	rjmp	.+12     	; 0x954 <main+0x31a>
     948:	e6 e6       	ldi	r30, 0x66	; 102
     94a:	fe e0       	ldi	r31, 0x0E	; 14
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     94c:	31 97       	sbiw	r30, 0x01	; 1
     94e:	f1 f7       	brne	.-4      	; 0x94c <main+0x312>
     950:	00 00       	nop
     952:	82 2f       	mov	r24, r18
     954:	2f ef       	ldi	r18, 0xFF	; 255
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     956:	28 0f       	add	r18, r24
     958:	81 11       	cpse	r24, r1
     95a:	f6 cf       	rjmp	.-20     	; 0x948 <main+0x30e>
     95c:	e5 e6       	ldi	r30, 0x65	; 101
     95e:	f0 e0       	ldi	r31, 0x00	; 0
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     960:	80 81       	ld	r24, Z
     962:	84 60       	ori	r24, 0x04	; 4
     964:	80 83       	st	Z, r24
     966:	80 81       	ld	r24, Z
     968:	8d 7f       	andi	r24, 0xFD	; 253
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     96a:	80 83       	st	Z, r24
     96c:	80 81       	ld	r24, Z
     96e:	81 60       	ori	r24, 0x01	; 1
    LCD_CTRL |= (1 << LCD_EN);    // E high
     970:	80 83       	st	Z, r24
     972:	26 ef       	ldi	r18, 0xF6	; 246
     974:	2a 95       	dec	r18
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     976:	f1 f7       	brne	.-4      	; 0x974 <main+0x33a>
     978:	9b bb       	out	0x1b, r25	; 27
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     97a:	86 ef       	ldi	r24, 0xF6	; 246
     97c:	8a 95       	dec	r24
     97e:	f1 f7       	brne	.-4      	; 0x97c <main+0x342>
     980:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     982:	8e 7f       	andi	r24, 0xFE	; 254
     984:	80 83       	st	Z, r24
     986:	9c 91       	ld	r25, X
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     988:	91 11       	cpse	r25, r1
     98a:	db cf       	rjmp	.-74     	; 0x942 <main+0x308>
     98c:	fb dc       	rcall	.-1546   	; 0x384 <PC_ProcessTx>
				LCD_Str(msg);
				
				PC_ProcessTx();
     98e:	42 cf       	rjmp	.-380    	; 0x814 <main+0x1da>
     990:	02 d0       	rcall	.+4      	; 0x996 <OTA_Bridge_Process>
     992:	40 cf       	rjmp	.-384    	; 0x814 <main+0x1da>

00000994 <OTA_Bridge_Init>:
				
			
			}		
		}
		else{
			OTA_Bridge_Process();
     994:	08 95       	ret

00000996 <OTA_Bridge_Process>:
     996:	08 95       	ret

00000998 <SystemState_Init>:

SystemState sdv_sys;

void SystemState_Init(void)
{
	sdv_sys.mode=MODE_AUTO;
     998:	e2 e8       	ldi	r30, 0x82	; 130
     99a:	f1 e0       	ldi	r31, 0x01	; 1
     99c:	10 82       	st	Z, r1
	sdv_sys.motor_cmd=SPEED_STAY;
     99e:	84 e0       	ldi	r24, 0x04	; 4
     9a0:	81 83       	std	Z+1, r24	; 0x01
	sdv_sys.last_motor_cmd=SPEED_STAY;
     9a2:	82 83       	std	Z+2, r24	; 0x02
	sdv_sys.motor_dir=FORWARD;
     9a4:	13 82       	std	Z+3, r1	; 0x03
	sdv_sys.speed_cms=0.0;
     9a6:	14 86       	std	Z+12, r1	; 0x0c
     9a8:	15 86       	std	Z+13, r1	; 0x0d
     9aa:	16 86       	std	Z+14, r1	; 0x0e
     9ac:	17 86       	std	Z+15, r1	; 0x0f
	sdv_sys.last_speed_cms=0;
     9ae:	10 8a       	std	Z+16, r1	; 0x10
     9b0:	11 8a       	std	Z+17, r1	; 0x11
     9b2:	12 8a       	std	Z+18, r1	; 0x12
     9b4:	13 8a       	std	Z+19, r1	; 0x13
	sdv_sys.fcw_state=FCW_SAFE;
     9b6:	10 8e       	std	Z+24, r1	; 0x18
	sdv_sys.distance_cm=0.0;
     9b8:	14 82       	std	Z+4, r1	; 0x04
     9ba:	15 82       	std	Z+5, r1	; 0x05
     9bc:	16 82       	std	Z+6, r1	; 0x06
     9be:	17 82       	std	Z+7, r1	; 0x07
	sdv_sys.ttc= -1.0;
     9c0:	80 e0       	ldi	r24, 0x00	; 0
     9c2:	90 e0       	ldi	r25, 0x00	; 0
     9c4:	a0 e8       	ldi	r26, 0x80	; 128
     9c6:	bf eb       	ldi	r27, 0xBF	; 191
     9c8:	84 8b       	std	Z+20, r24	; 0x14
     9ca:	95 8b       	std	Z+21, r25	; 0x15
     9cc:	a6 8b       	std	Z+22, r26	; 0x16
     9ce:	b7 8b       	std	Z+23, r27	; 0x17
	sdv_sys.last_distance_cm=0.0;
     9d0:	10 86       	std	Z+8, r1	; 0x08
     9d2:	11 86       	std	Z+9, r1	; 0x09
     9d4:	12 86       	std	Z+10, r1	; 0x0a
     9d6:	13 86       	std	Z+11, r1	; 0x0b
	sdv_sys.distance_flag=false;
     9d8:	11 8e       	std	Z+25, r1	; 0x19
	sdv_sys.pc_connect=false;
     9da:	12 8e       	std	Z+26, r1	; 0x1a
	sdv_sys.ota_active=false;
     9dc:	13 8e       	std	Z+27, r1	; 0x1b
     9de:	08 95       	ret

000009e0 <__subsf3>:
     9e0:	50 58       	subi	r21, 0x80	; 128

000009e2 <__addsf3>:
     9e2:	bb 27       	eor	r27, r27
     9e4:	aa 27       	eor	r26, r26
     9e6:	0e d0       	rcall	.+28     	; 0xa04 <__addsf3x>
     9e8:	70 c1       	rjmp	.+736    	; 0xcca <__fp_round>
     9ea:	61 d1       	rcall	.+706    	; 0xcae <__fp_pscA>
     9ec:	30 f0       	brcs	.+12     	; 0x9fa <__addsf3+0x18>
     9ee:	66 d1       	rcall	.+716    	; 0xcbc <__fp_pscB>
     9f0:	20 f0       	brcs	.+8      	; 0x9fa <__addsf3+0x18>
     9f2:	31 f4       	brne	.+12     	; 0xa00 <__addsf3+0x1e>
     9f4:	9f 3f       	cpi	r25, 0xFF	; 255
     9f6:	11 f4       	brne	.+4      	; 0x9fc <__addsf3+0x1a>
     9f8:	1e f4       	brtc	.+6      	; 0xa00 <__addsf3+0x1e>
     9fa:	56 c1       	rjmp	.+684    	; 0xca8 <__fp_nan>
     9fc:	0e f4       	brtc	.+2      	; 0xa00 <__addsf3+0x1e>
     9fe:	e0 95       	com	r30
     a00:	e7 fb       	bst	r30, 7
     a02:	4c c1       	rjmp	.+664    	; 0xc9c <__fp_inf>

00000a04 <__addsf3x>:
     a04:	e9 2f       	mov	r30, r25
     a06:	72 d1       	rcall	.+740    	; 0xcec <__fp_split3>
     a08:	80 f3       	brcs	.-32     	; 0x9ea <__addsf3+0x8>
     a0a:	ba 17       	cp	r27, r26
     a0c:	62 07       	cpc	r22, r18
     a0e:	73 07       	cpc	r23, r19
     a10:	84 07       	cpc	r24, r20
     a12:	95 07       	cpc	r25, r21
     a14:	18 f0       	brcs	.+6      	; 0xa1c <__addsf3x+0x18>
     a16:	71 f4       	brne	.+28     	; 0xa34 <__addsf3x+0x30>
     a18:	9e f5       	brtc	.+102    	; 0xa80 <__addsf3x+0x7c>
     a1a:	8a c1       	rjmp	.+788    	; 0xd30 <__fp_zero>
     a1c:	0e f4       	brtc	.+2      	; 0xa20 <__addsf3x+0x1c>
     a1e:	e0 95       	com	r30
     a20:	0b 2e       	mov	r0, r27
     a22:	ba 2f       	mov	r27, r26
     a24:	a0 2d       	mov	r26, r0
     a26:	0b 01       	movw	r0, r22
     a28:	b9 01       	movw	r22, r18
     a2a:	90 01       	movw	r18, r0
     a2c:	0c 01       	movw	r0, r24
     a2e:	ca 01       	movw	r24, r20
     a30:	a0 01       	movw	r20, r0
     a32:	11 24       	eor	r1, r1
     a34:	ff 27       	eor	r31, r31
     a36:	59 1b       	sub	r21, r25
     a38:	99 f0       	breq	.+38     	; 0xa60 <__addsf3x+0x5c>
     a3a:	59 3f       	cpi	r21, 0xF9	; 249
     a3c:	50 f4       	brcc	.+20     	; 0xa52 <__addsf3x+0x4e>
     a3e:	50 3e       	cpi	r21, 0xE0	; 224
     a40:	68 f1       	brcs	.+90     	; 0xa9c <__addsf3x+0x98>
     a42:	1a 16       	cp	r1, r26
     a44:	f0 40       	sbci	r31, 0x00	; 0
     a46:	a2 2f       	mov	r26, r18
     a48:	23 2f       	mov	r18, r19
     a4a:	34 2f       	mov	r19, r20
     a4c:	44 27       	eor	r20, r20
     a4e:	58 5f       	subi	r21, 0xF8	; 248
     a50:	f3 cf       	rjmp	.-26     	; 0xa38 <__addsf3x+0x34>
     a52:	46 95       	lsr	r20
     a54:	37 95       	ror	r19
     a56:	27 95       	ror	r18
     a58:	a7 95       	ror	r26
     a5a:	f0 40       	sbci	r31, 0x00	; 0
     a5c:	53 95       	inc	r21
     a5e:	c9 f7       	brne	.-14     	; 0xa52 <__addsf3x+0x4e>
     a60:	7e f4       	brtc	.+30     	; 0xa80 <__addsf3x+0x7c>
     a62:	1f 16       	cp	r1, r31
     a64:	ba 0b       	sbc	r27, r26
     a66:	62 0b       	sbc	r22, r18
     a68:	73 0b       	sbc	r23, r19
     a6a:	84 0b       	sbc	r24, r20
     a6c:	ba f0       	brmi	.+46     	; 0xa9c <__addsf3x+0x98>
     a6e:	91 50       	subi	r25, 0x01	; 1
     a70:	a1 f0       	breq	.+40     	; 0xa9a <__addsf3x+0x96>
     a72:	ff 0f       	add	r31, r31
     a74:	bb 1f       	adc	r27, r27
     a76:	66 1f       	adc	r22, r22
     a78:	77 1f       	adc	r23, r23
     a7a:	88 1f       	adc	r24, r24
     a7c:	c2 f7       	brpl	.-16     	; 0xa6e <__addsf3x+0x6a>
     a7e:	0e c0       	rjmp	.+28     	; 0xa9c <__addsf3x+0x98>
     a80:	ba 0f       	add	r27, r26
     a82:	62 1f       	adc	r22, r18
     a84:	73 1f       	adc	r23, r19
     a86:	84 1f       	adc	r24, r20
     a88:	48 f4       	brcc	.+18     	; 0xa9c <__addsf3x+0x98>
     a8a:	87 95       	ror	r24
     a8c:	77 95       	ror	r23
     a8e:	67 95       	ror	r22
     a90:	b7 95       	ror	r27
     a92:	f7 95       	ror	r31
     a94:	9e 3f       	cpi	r25, 0xFE	; 254
     a96:	08 f0       	brcs	.+2      	; 0xa9a <__addsf3x+0x96>
     a98:	b3 cf       	rjmp	.-154    	; 0xa00 <__addsf3+0x1e>
     a9a:	93 95       	inc	r25
     a9c:	88 0f       	add	r24, r24
     a9e:	08 f0       	brcs	.+2      	; 0xaa2 <__addsf3x+0x9e>
     aa0:	99 27       	eor	r25, r25
     aa2:	ee 0f       	add	r30, r30
     aa4:	97 95       	ror	r25
     aa6:	87 95       	ror	r24
     aa8:	08 95       	ret

00000aaa <__cmpsf2>:
     aaa:	d4 d0       	rcall	.+424    	; 0xc54 <__fp_cmp>
     aac:	08 f4       	brcc	.+2      	; 0xab0 <__cmpsf2+0x6>
     aae:	81 e0       	ldi	r24, 0x01	; 1
     ab0:	08 95       	ret

00000ab2 <__divsf3>:
     ab2:	0c d0       	rcall	.+24     	; 0xacc <__divsf3x>
     ab4:	0a c1       	rjmp	.+532    	; 0xcca <__fp_round>
     ab6:	02 d1       	rcall	.+516    	; 0xcbc <__fp_pscB>
     ab8:	40 f0       	brcs	.+16     	; 0xaca <__divsf3+0x18>
     aba:	f9 d0       	rcall	.+498    	; 0xcae <__fp_pscA>
     abc:	30 f0       	brcs	.+12     	; 0xaca <__divsf3+0x18>
     abe:	21 f4       	brne	.+8      	; 0xac8 <__divsf3+0x16>
     ac0:	5f 3f       	cpi	r21, 0xFF	; 255
     ac2:	19 f0       	breq	.+6      	; 0xaca <__divsf3+0x18>
     ac4:	eb c0       	rjmp	.+470    	; 0xc9c <__fp_inf>
     ac6:	51 11       	cpse	r21, r1
     ac8:	34 c1       	rjmp	.+616    	; 0xd32 <__fp_szero>
     aca:	ee c0       	rjmp	.+476    	; 0xca8 <__fp_nan>

00000acc <__divsf3x>:
     acc:	0f d1       	rcall	.+542    	; 0xcec <__fp_split3>
     ace:	98 f3       	brcs	.-26     	; 0xab6 <__divsf3+0x4>

00000ad0 <__divsf3_pse>:
     ad0:	99 23       	and	r25, r25
     ad2:	c9 f3       	breq	.-14     	; 0xac6 <__divsf3+0x14>
     ad4:	55 23       	and	r21, r21
     ad6:	b1 f3       	breq	.-20     	; 0xac4 <__divsf3+0x12>
     ad8:	95 1b       	sub	r25, r21
     ada:	55 0b       	sbc	r21, r21
     adc:	bb 27       	eor	r27, r27
     ade:	aa 27       	eor	r26, r26
     ae0:	62 17       	cp	r22, r18
     ae2:	73 07       	cpc	r23, r19
     ae4:	84 07       	cpc	r24, r20
     ae6:	38 f0       	brcs	.+14     	; 0xaf6 <__divsf3_pse+0x26>
     ae8:	9f 5f       	subi	r25, 0xFF	; 255
     aea:	5f 4f       	sbci	r21, 0xFF	; 255
     aec:	22 0f       	add	r18, r18
     aee:	33 1f       	adc	r19, r19
     af0:	44 1f       	adc	r20, r20
     af2:	aa 1f       	adc	r26, r26
     af4:	a9 f3       	breq	.-22     	; 0xae0 <__divsf3_pse+0x10>
     af6:	33 d0       	rcall	.+102    	; 0xb5e <__divsf3_pse+0x8e>
     af8:	0e 2e       	mov	r0, r30
     afa:	3a f0       	brmi	.+14     	; 0xb0a <__divsf3_pse+0x3a>
     afc:	e0 e8       	ldi	r30, 0x80	; 128
     afe:	30 d0       	rcall	.+96     	; 0xb60 <__divsf3_pse+0x90>
     b00:	91 50       	subi	r25, 0x01	; 1
     b02:	50 40       	sbci	r21, 0x00	; 0
     b04:	e6 95       	lsr	r30
     b06:	00 1c       	adc	r0, r0
     b08:	ca f7       	brpl	.-14     	; 0xafc <__divsf3_pse+0x2c>
     b0a:	29 d0       	rcall	.+82     	; 0xb5e <__divsf3_pse+0x8e>
     b0c:	fe 2f       	mov	r31, r30
     b0e:	27 d0       	rcall	.+78     	; 0xb5e <__divsf3_pse+0x8e>
     b10:	66 0f       	add	r22, r22
     b12:	77 1f       	adc	r23, r23
     b14:	88 1f       	adc	r24, r24
     b16:	bb 1f       	adc	r27, r27
     b18:	26 17       	cp	r18, r22
     b1a:	37 07       	cpc	r19, r23
     b1c:	48 07       	cpc	r20, r24
     b1e:	ab 07       	cpc	r26, r27
     b20:	b0 e8       	ldi	r27, 0x80	; 128
     b22:	09 f0       	breq	.+2      	; 0xb26 <__divsf3_pse+0x56>
     b24:	bb 0b       	sbc	r27, r27
     b26:	80 2d       	mov	r24, r0
     b28:	bf 01       	movw	r22, r30
     b2a:	ff 27       	eor	r31, r31
     b2c:	93 58       	subi	r25, 0x83	; 131
     b2e:	5f 4f       	sbci	r21, 0xFF	; 255
     b30:	2a f0       	brmi	.+10     	; 0xb3c <__divsf3_pse+0x6c>
     b32:	9e 3f       	cpi	r25, 0xFE	; 254
     b34:	51 05       	cpc	r21, r1
     b36:	68 f0       	brcs	.+26     	; 0xb52 <__divsf3_pse+0x82>
     b38:	b1 c0       	rjmp	.+354    	; 0xc9c <__fp_inf>
     b3a:	fb c0       	rjmp	.+502    	; 0xd32 <__fp_szero>
     b3c:	5f 3f       	cpi	r21, 0xFF	; 255
     b3e:	ec f3       	brlt	.-6      	; 0xb3a <__divsf3_pse+0x6a>
     b40:	98 3e       	cpi	r25, 0xE8	; 232
     b42:	dc f3       	brlt	.-10     	; 0xb3a <__divsf3_pse+0x6a>
     b44:	86 95       	lsr	r24
     b46:	77 95       	ror	r23
     b48:	67 95       	ror	r22
     b4a:	b7 95       	ror	r27
     b4c:	f7 95       	ror	r31
     b4e:	9f 5f       	subi	r25, 0xFF	; 255
     b50:	c9 f7       	brne	.-14     	; 0xb44 <__divsf3_pse+0x74>
     b52:	88 0f       	add	r24, r24
     b54:	91 1d       	adc	r25, r1
     b56:	96 95       	lsr	r25
     b58:	87 95       	ror	r24
     b5a:	97 f9       	bld	r25, 7
     b5c:	08 95       	ret
     b5e:	e1 e0       	ldi	r30, 0x01	; 1
     b60:	66 0f       	add	r22, r22
     b62:	77 1f       	adc	r23, r23
     b64:	88 1f       	adc	r24, r24
     b66:	bb 1f       	adc	r27, r27
     b68:	62 17       	cp	r22, r18
     b6a:	73 07       	cpc	r23, r19
     b6c:	84 07       	cpc	r24, r20
     b6e:	ba 07       	cpc	r27, r26
     b70:	20 f0       	brcs	.+8      	; 0xb7a <__divsf3_pse+0xaa>
     b72:	62 1b       	sub	r22, r18
     b74:	73 0b       	sbc	r23, r19
     b76:	84 0b       	sbc	r24, r20
     b78:	ba 0b       	sbc	r27, r26
     b7a:	ee 1f       	adc	r30, r30
     b7c:	88 f7       	brcc	.-30     	; 0xb60 <__divsf3_pse+0x90>
     b7e:	e0 95       	com	r30
     b80:	08 95       	ret

00000b82 <__fixunssfsi>:
     b82:	bc d0       	rcall	.+376    	; 0xcfc <__fp_splitA>
     b84:	88 f0       	brcs	.+34     	; 0xba8 <__fixunssfsi+0x26>
     b86:	9f 57       	subi	r25, 0x7F	; 127
     b88:	90 f0       	brcs	.+36     	; 0xbae <__fixunssfsi+0x2c>
     b8a:	b9 2f       	mov	r27, r25
     b8c:	99 27       	eor	r25, r25
     b8e:	b7 51       	subi	r27, 0x17	; 23
     b90:	a0 f0       	brcs	.+40     	; 0xbba <__fixunssfsi+0x38>
     b92:	d1 f0       	breq	.+52     	; 0xbc8 <__fixunssfsi+0x46>
     b94:	66 0f       	add	r22, r22
     b96:	77 1f       	adc	r23, r23
     b98:	88 1f       	adc	r24, r24
     b9a:	99 1f       	adc	r25, r25
     b9c:	1a f0       	brmi	.+6      	; 0xba4 <__fixunssfsi+0x22>
     b9e:	ba 95       	dec	r27
     ba0:	c9 f7       	brne	.-14     	; 0xb94 <__fixunssfsi+0x12>
     ba2:	12 c0       	rjmp	.+36     	; 0xbc8 <__fixunssfsi+0x46>
     ba4:	b1 30       	cpi	r27, 0x01	; 1
     ba6:	81 f0       	breq	.+32     	; 0xbc8 <__fixunssfsi+0x46>
     ba8:	c3 d0       	rcall	.+390    	; 0xd30 <__fp_zero>
     baa:	b1 e0       	ldi	r27, 0x01	; 1
     bac:	08 95       	ret
     bae:	c0 c0       	rjmp	.+384    	; 0xd30 <__fp_zero>
     bb0:	67 2f       	mov	r22, r23
     bb2:	78 2f       	mov	r23, r24
     bb4:	88 27       	eor	r24, r24
     bb6:	b8 5f       	subi	r27, 0xF8	; 248
     bb8:	39 f0       	breq	.+14     	; 0xbc8 <__fixunssfsi+0x46>
     bba:	b9 3f       	cpi	r27, 0xF9	; 249
     bbc:	cc f3       	brlt	.-14     	; 0xbb0 <__fixunssfsi+0x2e>
     bbe:	86 95       	lsr	r24
     bc0:	77 95       	ror	r23
     bc2:	67 95       	ror	r22
     bc4:	b3 95       	inc	r27
     bc6:	d9 f7       	brne	.-10     	; 0xbbe <__fixunssfsi+0x3c>
     bc8:	3e f4       	brtc	.+14     	; 0xbd8 <__fixunssfsi+0x56>
     bca:	90 95       	com	r25
     bcc:	80 95       	com	r24
     bce:	70 95       	com	r23
     bd0:	61 95       	neg	r22
     bd2:	7f 4f       	sbci	r23, 0xFF	; 255
     bd4:	8f 4f       	sbci	r24, 0xFF	; 255
     bd6:	9f 4f       	sbci	r25, 0xFF	; 255
     bd8:	08 95       	ret

00000bda <__floatunsisf>:
     bda:	e8 94       	clt
     bdc:	09 c0       	rjmp	.+18     	; 0xbf0 <__floatsisf+0x12>

00000bde <__floatsisf>:
     bde:	97 fb       	bst	r25, 7
     be0:	3e f4       	brtc	.+14     	; 0xbf0 <__floatsisf+0x12>
     be2:	90 95       	com	r25
     be4:	80 95       	com	r24
     be6:	70 95       	com	r23
     be8:	61 95       	neg	r22
     bea:	7f 4f       	sbci	r23, 0xFF	; 255
     bec:	8f 4f       	sbci	r24, 0xFF	; 255
     bee:	9f 4f       	sbci	r25, 0xFF	; 255
     bf0:	99 23       	and	r25, r25
     bf2:	a9 f0       	breq	.+42     	; 0xc1e <__floatsisf+0x40>
     bf4:	f9 2f       	mov	r31, r25
     bf6:	96 e9       	ldi	r25, 0x96	; 150
     bf8:	bb 27       	eor	r27, r27
     bfa:	93 95       	inc	r25
     bfc:	f6 95       	lsr	r31
     bfe:	87 95       	ror	r24
     c00:	77 95       	ror	r23
     c02:	67 95       	ror	r22
     c04:	b7 95       	ror	r27
     c06:	f1 11       	cpse	r31, r1
     c08:	f8 cf       	rjmp	.-16     	; 0xbfa <__floatsisf+0x1c>
     c0a:	fa f4       	brpl	.+62     	; 0xc4a <__floatsisf+0x6c>
     c0c:	bb 0f       	add	r27, r27
     c0e:	11 f4       	brne	.+4      	; 0xc14 <__floatsisf+0x36>
     c10:	60 ff       	sbrs	r22, 0
     c12:	1b c0       	rjmp	.+54     	; 0xc4a <__floatsisf+0x6c>
     c14:	6f 5f       	subi	r22, 0xFF	; 255
     c16:	7f 4f       	sbci	r23, 0xFF	; 255
     c18:	8f 4f       	sbci	r24, 0xFF	; 255
     c1a:	9f 4f       	sbci	r25, 0xFF	; 255
     c1c:	16 c0       	rjmp	.+44     	; 0xc4a <__floatsisf+0x6c>
     c1e:	88 23       	and	r24, r24
     c20:	11 f0       	breq	.+4      	; 0xc26 <__floatsisf+0x48>
     c22:	96 e9       	ldi	r25, 0x96	; 150
     c24:	11 c0       	rjmp	.+34     	; 0xc48 <__floatsisf+0x6a>
     c26:	77 23       	and	r23, r23
     c28:	21 f0       	breq	.+8      	; 0xc32 <__floatsisf+0x54>
     c2a:	9e e8       	ldi	r25, 0x8E	; 142
     c2c:	87 2f       	mov	r24, r23
     c2e:	76 2f       	mov	r23, r22
     c30:	05 c0       	rjmp	.+10     	; 0xc3c <__floatsisf+0x5e>
     c32:	66 23       	and	r22, r22
     c34:	71 f0       	breq	.+28     	; 0xc52 <__floatsisf+0x74>
     c36:	96 e8       	ldi	r25, 0x86	; 134
     c38:	86 2f       	mov	r24, r22
     c3a:	70 e0       	ldi	r23, 0x00	; 0
     c3c:	60 e0       	ldi	r22, 0x00	; 0
     c3e:	2a f0       	brmi	.+10     	; 0xc4a <__floatsisf+0x6c>
     c40:	9a 95       	dec	r25
     c42:	66 0f       	add	r22, r22
     c44:	77 1f       	adc	r23, r23
     c46:	88 1f       	adc	r24, r24
     c48:	da f7       	brpl	.-10     	; 0xc40 <__floatsisf+0x62>
     c4a:	88 0f       	add	r24, r24
     c4c:	96 95       	lsr	r25
     c4e:	87 95       	ror	r24
     c50:	97 f9       	bld	r25, 7
     c52:	08 95       	ret

00000c54 <__fp_cmp>:
     c54:	99 0f       	add	r25, r25
     c56:	00 08       	sbc	r0, r0
     c58:	55 0f       	add	r21, r21
     c5a:	aa 0b       	sbc	r26, r26
     c5c:	e0 e8       	ldi	r30, 0x80	; 128
     c5e:	fe ef       	ldi	r31, 0xFE	; 254
     c60:	16 16       	cp	r1, r22
     c62:	17 06       	cpc	r1, r23
     c64:	e8 07       	cpc	r30, r24
     c66:	f9 07       	cpc	r31, r25
     c68:	c0 f0       	brcs	.+48     	; 0xc9a <__fp_cmp+0x46>
     c6a:	12 16       	cp	r1, r18
     c6c:	13 06       	cpc	r1, r19
     c6e:	e4 07       	cpc	r30, r20
     c70:	f5 07       	cpc	r31, r21
     c72:	98 f0       	brcs	.+38     	; 0xc9a <__fp_cmp+0x46>
     c74:	62 1b       	sub	r22, r18
     c76:	73 0b       	sbc	r23, r19
     c78:	84 0b       	sbc	r24, r20
     c7a:	95 0b       	sbc	r25, r21
     c7c:	39 f4       	brne	.+14     	; 0xc8c <__fp_cmp+0x38>
     c7e:	0a 26       	eor	r0, r26
     c80:	61 f0       	breq	.+24     	; 0xc9a <__fp_cmp+0x46>
     c82:	23 2b       	or	r18, r19
     c84:	24 2b       	or	r18, r20
     c86:	25 2b       	or	r18, r21
     c88:	21 f4       	brne	.+8      	; 0xc92 <__fp_cmp+0x3e>
     c8a:	08 95       	ret
     c8c:	0a 26       	eor	r0, r26
     c8e:	09 f4       	brne	.+2      	; 0xc92 <__fp_cmp+0x3e>
     c90:	a1 40       	sbci	r26, 0x01	; 1
     c92:	a6 95       	lsr	r26
     c94:	8f ef       	ldi	r24, 0xFF	; 255
     c96:	81 1d       	adc	r24, r1
     c98:	81 1d       	adc	r24, r1
     c9a:	08 95       	ret

00000c9c <__fp_inf>:
     c9c:	97 f9       	bld	r25, 7
     c9e:	9f 67       	ori	r25, 0x7F	; 127
     ca0:	80 e8       	ldi	r24, 0x80	; 128
     ca2:	70 e0       	ldi	r23, 0x00	; 0
     ca4:	60 e0       	ldi	r22, 0x00	; 0
     ca6:	08 95       	ret

00000ca8 <__fp_nan>:
     ca8:	9f ef       	ldi	r25, 0xFF	; 255
     caa:	80 ec       	ldi	r24, 0xC0	; 192
     cac:	08 95       	ret

00000cae <__fp_pscA>:
     cae:	00 24       	eor	r0, r0
     cb0:	0a 94       	dec	r0
     cb2:	16 16       	cp	r1, r22
     cb4:	17 06       	cpc	r1, r23
     cb6:	18 06       	cpc	r1, r24
     cb8:	09 06       	cpc	r0, r25
     cba:	08 95       	ret

00000cbc <__fp_pscB>:
     cbc:	00 24       	eor	r0, r0
     cbe:	0a 94       	dec	r0
     cc0:	12 16       	cp	r1, r18
     cc2:	13 06       	cpc	r1, r19
     cc4:	14 06       	cpc	r1, r20
     cc6:	05 06       	cpc	r0, r21
     cc8:	08 95       	ret

00000cca <__fp_round>:
     cca:	09 2e       	mov	r0, r25
     ccc:	03 94       	inc	r0
     cce:	00 0c       	add	r0, r0
     cd0:	11 f4       	brne	.+4      	; 0xcd6 <__fp_round+0xc>
     cd2:	88 23       	and	r24, r24
     cd4:	52 f0       	brmi	.+20     	; 0xcea <__fp_round+0x20>
     cd6:	bb 0f       	add	r27, r27
     cd8:	40 f4       	brcc	.+16     	; 0xcea <__fp_round+0x20>
     cda:	bf 2b       	or	r27, r31
     cdc:	11 f4       	brne	.+4      	; 0xce2 <__fp_round+0x18>
     cde:	60 ff       	sbrs	r22, 0
     ce0:	04 c0       	rjmp	.+8      	; 0xcea <__fp_round+0x20>
     ce2:	6f 5f       	subi	r22, 0xFF	; 255
     ce4:	7f 4f       	sbci	r23, 0xFF	; 255
     ce6:	8f 4f       	sbci	r24, 0xFF	; 255
     ce8:	9f 4f       	sbci	r25, 0xFF	; 255
     cea:	08 95       	ret

00000cec <__fp_split3>:
     cec:	57 fd       	sbrc	r21, 7
     cee:	90 58       	subi	r25, 0x80	; 128
     cf0:	44 0f       	add	r20, r20
     cf2:	55 1f       	adc	r21, r21
     cf4:	59 f0       	breq	.+22     	; 0xd0c <__fp_splitA+0x10>
     cf6:	5f 3f       	cpi	r21, 0xFF	; 255
     cf8:	71 f0       	breq	.+28     	; 0xd16 <__fp_splitA+0x1a>
     cfa:	47 95       	ror	r20

00000cfc <__fp_splitA>:
     cfc:	88 0f       	add	r24, r24
     cfe:	97 fb       	bst	r25, 7
     d00:	99 1f       	adc	r25, r25
     d02:	61 f0       	breq	.+24     	; 0xd1c <__fp_splitA+0x20>
     d04:	9f 3f       	cpi	r25, 0xFF	; 255
     d06:	79 f0       	breq	.+30     	; 0xd26 <__fp_splitA+0x2a>
     d08:	87 95       	ror	r24
     d0a:	08 95       	ret
     d0c:	12 16       	cp	r1, r18
     d0e:	13 06       	cpc	r1, r19
     d10:	14 06       	cpc	r1, r20
     d12:	55 1f       	adc	r21, r21
     d14:	f2 cf       	rjmp	.-28     	; 0xcfa <__fp_split3+0xe>
     d16:	46 95       	lsr	r20
     d18:	f1 df       	rcall	.-30     	; 0xcfc <__fp_splitA>
     d1a:	08 c0       	rjmp	.+16     	; 0xd2c <__fp_splitA+0x30>
     d1c:	16 16       	cp	r1, r22
     d1e:	17 06       	cpc	r1, r23
     d20:	18 06       	cpc	r1, r24
     d22:	99 1f       	adc	r25, r25
     d24:	f1 cf       	rjmp	.-30     	; 0xd08 <__fp_splitA+0xc>
     d26:	86 95       	lsr	r24
     d28:	71 05       	cpc	r23, r1
     d2a:	61 05       	cpc	r22, r1
     d2c:	08 94       	sec
     d2e:	08 95       	ret

00000d30 <__fp_zero>:
     d30:	e8 94       	clt

00000d32 <__fp_szero>:
     d32:	bb 27       	eor	r27, r27
     d34:	66 27       	eor	r22, r22
     d36:	77 27       	eor	r23, r23
     d38:	cb 01       	movw	r24, r22
     d3a:	97 f9       	bld	r25, 7
     d3c:	08 95       	ret

00000d3e <__gesf2>:
     d3e:	8a df       	rcall	.-236    	; 0xc54 <__fp_cmp>
     d40:	08 f4       	brcc	.+2      	; 0xd44 <__gesf2+0x6>
     d42:	8f ef       	ldi	r24, 0xFF	; 255
     d44:	08 95       	ret

00000d46 <__mulsf3>:
     d46:	0b d0       	rcall	.+22     	; 0xd5e <__mulsf3x>
     d48:	c0 cf       	rjmp	.-128    	; 0xcca <__fp_round>
     d4a:	b1 df       	rcall	.-158    	; 0xcae <__fp_pscA>
     d4c:	28 f0       	brcs	.+10     	; 0xd58 <__mulsf3+0x12>
     d4e:	b6 df       	rcall	.-148    	; 0xcbc <__fp_pscB>
     d50:	18 f0       	brcs	.+6      	; 0xd58 <__mulsf3+0x12>
     d52:	95 23       	and	r25, r21
     d54:	09 f0       	breq	.+2      	; 0xd58 <__mulsf3+0x12>
     d56:	a2 cf       	rjmp	.-188    	; 0xc9c <__fp_inf>
     d58:	a7 cf       	rjmp	.-178    	; 0xca8 <__fp_nan>
     d5a:	11 24       	eor	r1, r1
     d5c:	ea cf       	rjmp	.-44     	; 0xd32 <__fp_szero>

00000d5e <__mulsf3x>:
     d5e:	c6 df       	rcall	.-116    	; 0xcec <__fp_split3>
     d60:	a0 f3       	brcs	.-24     	; 0xd4a <__mulsf3+0x4>

00000d62 <__mulsf3_pse>:
     d62:	95 9f       	mul	r25, r21
     d64:	d1 f3       	breq	.-12     	; 0xd5a <__mulsf3+0x14>
     d66:	95 0f       	add	r25, r21
     d68:	50 e0       	ldi	r21, 0x00	; 0
     d6a:	55 1f       	adc	r21, r21
     d6c:	62 9f       	mul	r22, r18
     d6e:	f0 01       	movw	r30, r0
     d70:	72 9f       	mul	r23, r18
     d72:	bb 27       	eor	r27, r27
     d74:	f0 0d       	add	r31, r0
     d76:	b1 1d       	adc	r27, r1
     d78:	63 9f       	mul	r22, r19
     d7a:	aa 27       	eor	r26, r26
     d7c:	f0 0d       	add	r31, r0
     d7e:	b1 1d       	adc	r27, r1
     d80:	aa 1f       	adc	r26, r26
     d82:	64 9f       	mul	r22, r20
     d84:	66 27       	eor	r22, r22
     d86:	b0 0d       	add	r27, r0
     d88:	a1 1d       	adc	r26, r1
     d8a:	66 1f       	adc	r22, r22
     d8c:	82 9f       	mul	r24, r18
     d8e:	22 27       	eor	r18, r18
     d90:	b0 0d       	add	r27, r0
     d92:	a1 1d       	adc	r26, r1
     d94:	62 1f       	adc	r22, r18
     d96:	73 9f       	mul	r23, r19
     d98:	b0 0d       	add	r27, r0
     d9a:	a1 1d       	adc	r26, r1
     d9c:	62 1f       	adc	r22, r18
     d9e:	83 9f       	mul	r24, r19
     da0:	a0 0d       	add	r26, r0
     da2:	61 1d       	adc	r22, r1
     da4:	22 1f       	adc	r18, r18
     da6:	74 9f       	mul	r23, r20
     da8:	33 27       	eor	r19, r19
     daa:	a0 0d       	add	r26, r0
     dac:	61 1d       	adc	r22, r1
     dae:	23 1f       	adc	r18, r19
     db0:	84 9f       	mul	r24, r20
     db2:	60 0d       	add	r22, r0
     db4:	21 1d       	adc	r18, r1
     db6:	82 2f       	mov	r24, r18
     db8:	76 2f       	mov	r23, r22
     dba:	6a 2f       	mov	r22, r26
     dbc:	11 24       	eor	r1, r1
     dbe:	9f 57       	subi	r25, 0x7F	; 127
     dc0:	50 40       	sbci	r21, 0x00	; 0
     dc2:	8a f0       	brmi	.+34     	; 0xde6 <__mulsf3_pse+0x84>
     dc4:	e1 f0       	breq	.+56     	; 0xdfe <__mulsf3_pse+0x9c>
     dc6:	88 23       	and	r24, r24
     dc8:	4a f0       	brmi	.+18     	; 0xddc <__mulsf3_pse+0x7a>
     dca:	ee 0f       	add	r30, r30
     dcc:	ff 1f       	adc	r31, r31
     dce:	bb 1f       	adc	r27, r27
     dd0:	66 1f       	adc	r22, r22
     dd2:	77 1f       	adc	r23, r23
     dd4:	88 1f       	adc	r24, r24
     dd6:	91 50       	subi	r25, 0x01	; 1
     dd8:	50 40       	sbci	r21, 0x00	; 0
     dda:	a9 f7       	brne	.-22     	; 0xdc6 <__mulsf3_pse+0x64>
     ddc:	9e 3f       	cpi	r25, 0xFE	; 254
     dde:	51 05       	cpc	r21, r1
     de0:	70 f0       	brcs	.+28     	; 0xdfe <__mulsf3_pse+0x9c>
     de2:	5c cf       	rjmp	.-328    	; 0xc9c <__fp_inf>
     de4:	a6 cf       	rjmp	.-180    	; 0xd32 <__fp_szero>
     de6:	5f 3f       	cpi	r21, 0xFF	; 255
     de8:	ec f3       	brlt	.-6      	; 0xde4 <__mulsf3_pse+0x82>
     dea:	98 3e       	cpi	r25, 0xE8	; 232
     dec:	dc f3       	brlt	.-10     	; 0xde4 <__mulsf3_pse+0x82>
     dee:	86 95       	lsr	r24
     df0:	77 95       	ror	r23
     df2:	67 95       	ror	r22
     df4:	b7 95       	ror	r27
     df6:	f7 95       	ror	r31
     df8:	e7 95       	ror	r30
     dfa:	9f 5f       	subi	r25, 0xFF	; 255
     dfc:	c1 f7       	brne	.-16     	; 0xdee <__mulsf3_pse+0x8c>
     dfe:	fe 2b       	or	r31, r30
     e00:	88 0f       	add	r24, r24
     e02:	91 1d       	adc	r25, r1
     e04:	96 95       	lsr	r25
     e06:	87 95       	ror	r24
     e08:	97 f9       	bld	r25, 7
     e0a:	08 95       	ret

00000e0c <__udivmodsi4>:
     e0c:	a1 e2       	ldi	r26, 0x21	; 33
     e0e:	1a 2e       	mov	r1, r26
     e10:	aa 1b       	sub	r26, r26
     e12:	bb 1b       	sub	r27, r27
     e14:	fd 01       	movw	r30, r26
     e16:	0d c0       	rjmp	.+26     	; 0xe32 <__udivmodsi4_ep>

00000e18 <__udivmodsi4_loop>:
     e18:	aa 1f       	adc	r26, r26
     e1a:	bb 1f       	adc	r27, r27
     e1c:	ee 1f       	adc	r30, r30
     e1e:	ff 1f       	adc	r31, r31
     e20:	a2 17       	cp	r26, r18
     e22:	b3 07       	cpc	r27, r19
     e24:	e4 07       	cpc	r30, r20
     e26:	f5 07       	cpc	r31, r21
     e28:	20 f0       	brcs	.+8      	; 0xe32 <__udivmodsi4_ep>
     e2a:	a2 1b       	sub	r26, r18
     e2c:	b3 0b       	sbc	r27, r19
     e2e:	e4 0b       	sbc	r30, r20
     e30:	f5 0b       	sbc	r31, r21

00000e32 <__udivmodsi4_ep>:
     e32:	66 1f       	adc	r22, r22
     e34:	77 1f       	adc	r23, r23
     e36:	88 1f       	adc	r24, r24
     e38:	99 1f       	adc	r25, r25
     e3a:	1a 94       	dec	r1
     e3c:	69 f7       	brne	.-38     	; 0xe18 <__udivmodsi4_loop>
     e3e:	60 95       	com	r22
     e40:	70 95       	com	r23
     e42:	80 95       	com	r24
     e44:	90 95       	com	r25
     e46:	9b 01       	movw	r18, r22
     e48:	ac 01       	movw	r20, r24
     e4a:	bd 01       	movw	r22, r26
     e4c:	cf 01       	movw	r24, r30
     e4e:	08 95       	ret

00000e50 <sprintf>:
     e50:	0f 93       	push	r16
     e52:	1f 93       	push	r17
     e54:	cf 93       	push	r28
     e56:	df 93       	push	r29
     e58:	cd b7       	in	r28, 0x3d	; 61
     e5a:	de b7       	in	r29, 0x3e	; 62
     e5c:	2e 97       	sbiw	r28, 0x0e	; 14
     e5e:	0f b6       	in	r0, 0x3f	; 63
     e60:	f8 94       	cli
     e62:	de bf       	out	0x3e, r29	; 62
     e64:	0f be       	out	0x3f, r0	; 63
     e66:	cd bf       	out	0x3d, r28	; 61
     e68:	0d 89       	ldd	r16, Y+21	; 0x15
     e6a:	1e 89       	ldd	r17, Y+22	; 0x16
     e6c:	86 e0       	ldi	r24, 0x06	; 6
     e6e:	8c 83       	std	Y+4, r24	; 0x04
     e70:	1a 83       	std	Y+2, r17	; 0x02
     e72:	09 83       	std	Y+1, r16	; 0x01
     e74:	8f ef       	ldi	r24, 0xFF	; 255
     e76:	9f e7       	ldi	r25, 0x7F	; 127
     e78:	9e 83       	std	Y+6, r25	; 0x06
     e7a:	8d 83       	std	Y+5, r24	; 0x05
     e7c:	ae 01       	movw	r20, r28
     e7e:	47 5e       	subi	r20, 0xE7	; 231
     e80:	5f 4f       	sbci	r21, 0xFF	; 255
     e82:	6f 89       	ldd	r22, Y+23	; 0x17
     e84:	78 8d       	ldd	r23, Y+24	; 0x18
     e86:	ce 01       	movw	r24, r28
     e88:	01 96       	adiw	r24, 0x01	; 1
     e8a:	10 d0       	rcall	.+32     	; 0xeac <vfprintf>
     e8c:	ef 81       	ldd	r30, Y+7	; 0x07
     e8e:	f8 85       	ldd	r31, Y+8	; 0x08
     e90:	e0 0f       	add	r30, r16
     e92:	f1 1f       	adc	r31, r17
     e94:	10 82       	st	Z, r1
     e96:	2e 96       	adiw	r28, 0x0e	; 14
     e98:	0f b6       	in	r0, 0x3f	; 63
     e9a:	f8 94       	cli
     e9c:	de bf       	out	0x3e, r29	; 62
     e9e:	0f be       	out	0x3f, r0	; 63
     ea0:	cd bf       	out	0x3d, r28	; 61
     ea2:	df 91       	pop	r29
     ea4:	cf 91       	pop	r28
     ea6:	1f 91       	pop	r17
     ea8:	0f 91       	pop	r16
     eaa:	08 95       	ret

00000eac <vfprintf>:
     eac:	2f 92       	push	r2
     eae:	3f 92       	push	r3
     eb0:	4f 92       	push	r4
     eb2:	5f 92       	push	r5
     eb4:	6f 92       	push	r6
     eb6:	7f 92       	push	r7
     eb8:	8f 92       	push	r8
     eba:	9f 92       	push	r9
     ebc:	af 92       	push	r10
     ebe:	bf 92       	push	r11
     ec0:	cf 92       	push	r12
     ec2:	df 92       	push	r13
     ec4:	ef 92       	push	r14
     ec6:	ff 92       	push	r15
     ec8:	0f 93       	push	r16
     eca:	1f 93       	push	r17
     ecc:	cf 93       	push	r28
     ece:	df 93       	push	r29
     ed0:	cd b7       	in	r28, 0x3d	; 61
     ed2:	de b7       	in	r29, 0x3e	; 62
     ed4:	2b 97       	sbiw	r28, 0x0b	; 11
     ed6:	0f b6       	in	r0, 0x3f	; 63
     ed8:	f8 94       	cli
     eda:	de bf       	out	0x3e, r29	; 62
     edc:	0f be       	out	0x3f, r0	; 63
     ede:	cd bf       	out	0x3d, r28	; 61
     ee0:	6c 01       	movw	r12, r24
     ee2:	7b 01       	movw	r14, r22
     ee4:	8a 01       	movw	r16, r20
     ee6:	fc 01       	movw	r30, r24
     ee8:	17 82       	std	Z+7, r1	; 0x07
     eea:	16 82       	std	Z+6, r1	; 0x06
     eec:	83 81       	ldd	r24, Z+3	; 0x03
     eee:	81 ff       	sbrs	r24, 1
     ef0:	bf c1       	rjmp	.+894    	; 0x1270 <__stack+0x171>
     ef2:	ce 01       	movw	r24, r28
     ef4:	01 96       	adiw	r24, 0x01	; 1
     ef6:	3c 01       	movw	r6, r24
     ef8:	f6 01       	movw	r30, r12
     efa:	93 81       	ldd	r25, Z+3	; 0x03
     efc:	f7 01       	movw	r30, r14
     efe:	93 fd       	sbrc	r25, 3
     f00:	85 91       	lpm	r24, Z+
     f02:	93 ff       	sbrs	r25, 3
     f04:	81 91       	ld	r24, Z+
     f06:	7f 01       	movw	r14, r30
     f08:	88 23       	and	r24, r24
     f0a:	09 f4       	brne	.+2      	; 0xf0e <vfprintf+0x62>
     f0c:	ad c1       	rjmp	.+858    	; 0x1268 <__stack+0x169>
     f0e:	85 32       	cpi	r24, 0x25	; 37
     f10:	39 f4       	brne	.+14     	; 0xf20 <vfprintf+0x74>
     f12:	93 fd       	sbrc	r25, 3
     f14:	85 91       	lpm	r24, Z+
     f16:	93 ff       	sbrs	r25, 3
     f18:	81 91       	ld	r24, Z+
     f1a:	7f 01       	movw	r14, r30
     f1c:	85 32       	cpi	r24, 0x25	; 37
     f1e:	21 f4       	brne	.+8      	; 0xf28 <vfprintf+0x7c>
     f20:	b6 01       	movw	r22, r12
     f22:	90 e0       	ldi	r25, 0x00	; 0
     f24:	d6 d1       	rcall	.+940    	; 0x12d2 <fputc>
     f26:	e8 cf       	rjmp	.-48     	; 0xef8 <vfprintf+0x4c>
     f28:	91 2c       	mov	r9, r1
     f2a:	21 2c       	mov	r2, r1
     f2c:	31 2c       	mov	r3, r1
     f2e:	ff e1       	ldi	r31, 0x1F	; 31
     f30:	f3 15       	cp	r31, r3
     f32:	d8 f0       	brcs	.+54     	; 0xf6a <vfprintf+0xbe>
     f34:	8b 32       	cpi	r24, 0x2B	; 43
     f36:	79 f0       	breq	.+30     	; 0xf56 <vfprintf+0xaa>
     f38:	38 f4       	brcc	.+14     	; 0xf48 <vfprintf+0x9c>
     f3a:	80 32       	cpi	r24, 0x20	; 32
     f3c:	79 f0       	breq	.+30     	; 0xf5c <vfprintf+0xb0>
     f3e:	83 32       	cpi	r24, 0x23	; 35
     f40:	a1 f4       	brne	.+40     	; 0xf6a <vfprintf+0xbe>
     f42:	23 2d       	mov	r18, r3
     f44:	20 61       	ori	r18, 0x10	; 16
     f46:	1d c0       	rjmp	.+58     	; 0xf82 <vfprintf+0xd6>
     f48:	8d 32       	cpi	r24, 0x2D	; 45
     f4a:	61 f0       	breq	.+24     	; 0xf64 <vfprintf+0xb8>
     f4c:	80 33       	cpi	r24, 0x30	; 48
     f4e:	69 f4       	brne	.+26     	; 0xf6a <vfprintf+0xbe>
     f50:	23 2d       	mov	r18, r3
     f52:	21 60       	ori	r18, 0x01	; 1
     f54:	16 c0       	rjmp	.+44     	; 0xf82 <vfprintf+0xd6>
     f56:	83 2d       	mov	r24, r3
     f58:	82 60       	ori	r24, 0x02	; 2
     f5a:	38 2e       	mov	r3, r24
     f5c:	e3 2d       	mov	r30, r3
     f5e:	e4 60       	ori	r30, 0x04	; 4
     f60:	3e 2e       	mov	r3, r30
     f62:	2a c0       	rjmp	.+84     	; 0xfb8 <vfprintf+0x10c>
     f64:	f3 2d       	mov	r31, r3
     f66:	f8 60       	ori	r31, 0x08	; 8
     f68:	1d c0       	rjmp	.+58     	; 0xfa4 <vfprintf+0xf8>
     f6a:	37 fc       	sbrc	r3, 7
     f6c:	2d c0       	rjmp	.+90     	; 0xfc8 <vfprintf+0x11c>
     f6e:	20 ed       	ldi	r18, 0xD0	; 208
     f70:	28 0f       	add	r18, r24
     f72:	2a 30       	cpi	r18, 0x0A	; 10
     f74:	40 f0       	brcs	.+16     	; 0xf86 <vfprintf+0xda>
     f76:	8e 32       	cpi	r24, 0x2E	; 46
     f78:	b9 f4       	brne	.+46     	; 0xfa8 <vfprintf+0xfc>
     f7a:	36 fc       	sbrc	r3, 6
     f7c:	75 c1       	rjmp	.+746    	; 0x1268 <__stack+0x169>
     f7e:	23 2d       	mov	r18, r3
     f80:	20 64       	ori	r18, 0x40	; 64
     f82:	32 2e       	mov	r3, r18
     f84:	19 c0       	rjmp	.+50     	; 0xfb8 <vfprintf+0x10c>
     f86:	36 fe       	sbrs	r3, 6
     f88:	06 c0       	rjmp	.+12     	; 0xf96 <vfprintf+0xea>
     f8a:	8a e0       	ldi	r24, 0x0A	; 10
     f8c:	98 9e       	mul	r9, r24
     f8e:	20 0d       	add	r18, r0
     f90:	11 24       	eor	r1, r1
     f92:	92 2e       	mov	r9, r18
     f94:	11 c0       	rjmp	.+34     	; 0xfb8 <vfprintf+0x10c>
     f96:	ea e0       	ldi	r30, 0x0A	; 10
     f98:	2e 9e       	mul	r2, r30
     f9a:	20 0d       	add	r18, r0
     f9c:	11 24       	eor	r1, r1
     f9e:	22 2e       	mov	r2, r18
     fa0:	f3 2d       	mov	r31, r3
     fa2:	f0 62       	ori	r31, 0x20	; 32
     fa4:	3f 2e       	mov	r3, r31
     fa6:	08 c0       	rjmp	.+16     	; 0xfb8 <vfprintf+0x10c>
     fa8:	8c 36       	cpi	r24, 0x6C	; 108
     faa:	21 f4       	brne	.+8      	; 0xfb4 <vfprintf+0x108>
     fac:	83 2d       	mov	r24, r3
     fae:	80 68       	ori	r24, 0x80	; 128
     fb0:	38 2e       	mov	r3, r24
     fb2:	02 c0       	rjmp	.+4      	; 0xfb8 <vfprintf+0x10c>
     fb4:	88 36       	cpi	r24, 0x68	; 104
     fb6:	41 f4       	brne	.+16     	; 0xfc8 <vfprintf+0x11c>
     fb8:	f7 01       	movw	r30, r14
     fba:	93 fd       	sbrc	r25, 3
     fbc:	85 91       	lpm	r24, Z+
     fbe:	93 ff       	sbrs	r25, 3
     fc0:	81 91       	ld	r24, Z+
     fc2:	7f 01       	movw	r14, r30
     fc4:	81 11       	cpse	r24, r1
     fc6:	b3 cf       	rjmp	.-154    	; 0xf2e <vfprintf+0x82>
     fc8:	98 2f       	mov	r25, r24
     fca:	9f 7d       	andi	r25, 0xDF	; 223
     fcc:	95 54       	subi	r25, 0x45	; 69
     fce:	93 30       	cpi	r25, 0x03	; 3
     fd0:	28 f4       	brcc	.+10     	; 0xfdc <vfprintf+0x130>
     fd2:	0c 5f       	subi	r16, 0xFC	; 252
     fd4:	1f 4f       	sbci	r17, 0xFF	; 255
     fd6:	9f e3       	ldi	r25, 0x3F	; 63
     fd8:	99 83       	std	Y+1, r25	; 0x01
     fda:	0d c0       	rjmp	.+26     	; 0xff6 <vfprintf+0x14a>
     fdc:	83 36       	cpi	r24, 0x63	; 99
     fde:	31 f0       	breq	.+12     	; 0xfec <vfprintf+0x140>
     fe0:	83 37       	cpi	r24, 0x73	; 115
     fe2:	71 f0       	breq	.+28     	; 0x1000 <__DATA_REGION_LENGTH__>
     fe4:	83 35       	cpi	r24, 0x53	; 83
     fe6:	09 f0       	breq	.+2      	; 0xfea <vfprintf+0x13e>
     fe8:	55 c0       	rjmp	.+170    	; 0x1094 <__DATA_REGION_LENGTH__+0x94>
     fea:	20 c0       	rjmp	.+64     	; 0x102c <__DATA_REGION_LENGTH__+0x2c>
     fec:	f8 01       	movw	r30, r16
     fee:	80 81       	ld	r24, Z
     ff0:	89 83       	std	Y+1, r24	; 0x01
     ff2:	0e 5f       	subi	r16, 0xFE	; 254
     ff4:	1f 4f       	sbci	r17, 0xFF	; 255
     ff6:	88 24       	eor	r8, r8
     ff8:	83 94       	inc	r8
     ffa:	91 2c       	mov	r9, r1
     ffc:	53 01       	movw	r10, r6
     ffe:	12 c0       	rjmp	.+36     	; 0x1024 <__DATA_REGION_LENGTH__+0x24>
    1000:	28 01       	movw	r4, r16
    1002:	f2 e0       	ldi	r31, 0x02	; 2
    1004:	4f 0e       	add	r4, r31
    1006:	51 1c       	adc	r5, r1
    1008:	f8 01       	movw	r30, r16
    100a:	a0 80       	ld	r10, Z
    100c:	b1 80       	ldd	r11, Z+1	; 0x01
    100e:	36 fe       	sbrs	r3, 6
    1010:	03 c0       	rjmp	.+6      	; 0x1018 <__DATA_REGION_LENGTH__+0x18>
    1012:	69 2d       	mov	r22, r9
    1014:	70 e0       	ldi	r23, 0x00	; 0
    1016:	02 c0       	rjmp	.+4      	; 0x101c <__DATA_REGION_LENGTH__+0x1c>
    1018:	6f ef       	ldi	r22, 0xFF	; 255
    101a:	7f ef       	ldi	r23, 0xFF	; 255
    101c:	c5 01       	movw	r24, r10
    101e:	4e d1       	rcall	.+668    	; 0x12bc <strnlen>
    1020:	4c 01       	movw	r8, r24
    1022:	82 01       	movw	r16, r4
    1024:	f3 2d       	mov	r31, r3
    1026:	ff 77       	andi	r31, 0x7F	; 127
    1028:	3f 2e       	mov	r3, r31
    102a:	15 c0       	rjmp	.+42     	; 0x1056 <__DATA_REGION_LENGTH__+0x56>
    102c:	28 01       	movw	r4, r16
    102e:	22 e0       	ldi	r18, 0x02	; 2
    1030:	42 0e       	add	r4, r18
    1032:	51 1c       	adc	r5, r1
    1034:	f8 01       	movw	r30, r16
    1036:	a0 80       	ld	r10, Z
    1038:	b1 80       	ldd	r11, Z+1	; 0x01
    103a:	36 fe       	sbrs	r3, 6
    103c:	03 c0       	rjmp	.+6      	; 0x1044 <__DATA_REGION_LENGTH__+0x44>
    103e:	69 2d       	mov	r22, r9
    1040:	70 e0       	ldi	r23, 0x00	; 0
    1042:	02 c0       	rjmp	.+4      	; 0x1048 <__DATA_REGION_LENGTH__+0x48>
    1044:	6f ef       	ldi	r22, 0xFF	; 255
    1046:	7f ef       	ldi	r23, 0xFF	; 255
    1048:	c5 01       	movw	r24, r10
    104a:	2d d1       	rcall	.+602    	; 0x12a6 <strnlen_P>
    104c:	4c 01       	movw	r8, r24
    104e:	f3 2d       	mov	r31, r3
    1050:	f0 68       	ori	r31, 0x80	; 128
    1052:	3f 2e       	mov	r3, r31
    1054:	82 01       	movw	r16, r4
    1056:	33 fc       	sbrc	r3, 3
    1058:	19 c0       	rjmp	.+50     	; 0x108c <__DATA_REGION_LENGTH__+0x8c>
    105a:	82 2d       	mov	r24, r2
    105c:	90 e0       	ldi	r25, 0x00	; 0
    105e:	88 16       	cp	r8, r24
    1060:	99 06       	cpc	r9, r25
    1062:	a0 f4       	brcc	.+40     	; 0x108c <__DATA_REGION_LENGTH__+0x8c>
    1064:	b6 01       	movw	r22, r12
    1066:	80 e2       	ldi	r24, 0x20	; 32
    1068:	90 e0       	ldi	r25, 0x00	; 0
    106a:	33 d1       	rcall	.+614    	; 0x12d2 <fputc>
    106c:	2a 94       	dec	r2
    106e:	f5 cf       	rjmp	.-22     	; 0x105a <__DATA_REGION_LENGTH__+0x5a>
    1070:	f5 01       	movw	r30, r10
    1072:	37 fc       	sbrc	r3, 7
    1074:	85 91       	lpm	r24, Z+
    1076:	37 fe       	sbrs	r3, 7
    1078:	81 91       	ld	r24, Z+
    107a:	5f 01       	movw	r10, r30
    107c:	b6 01       	movw	r22, r12
    107e:	90 e0       	ldi	r25, 0x00	; 0
    1080:	28 d1       	rcall	.+592    	; 0x12d2 <fputc>
    1082:	21 10       	cpse	r2, r1
    1084:	2a 94       	dec	r2
    1086:	21 e0       	ldi	r18, 0x01	; 1
    1088:	82 1a       	sub	r8, r18
    108a:	91 08       	sbc	r9, r1
    108c:	81 14       	cp	r8, r1
    108e:	91 04       	cpc	r9, r1
    1090:	79 f7       	brne	.-34     	; 0x1070 <__DATA_REGION_LENGTH__+0x70>
    1092:	e1 c0       	rjmp	.+450    	; 0x1256 <__stack+0x157>
    1094:	84 36       	cpi	r24, 0x64	; 100
    1096:	11 f0       	breq	.+4      	; 0x109c <__DATA_REGION_LENGTH__+0x9c>
    1098:	89 36       	cpi	r24, 0x69	; 105
    109a:	39 f5       	brne	.+78     	; 0x10ea <__DATA_REGION_LENGTH__+0xea>
    109c:	f8 01       	movw	r30, r16
    109e:	37 fe       	sbrs	r3, 7
    10a0:	07 c0       	rjmp	.+14     	; 0x10b0 <__DATA_REGION_LENGTH__+0xb0>
    10a2:	60 81       	ld	r22, Z
    10a4:	71 81       	ldd	r23, Z+1	; 0x01
    10a6:	82 81       	ldd	r24, Z+2	; 0x02
    10a8:	93 81       	ldd	r25, Z+3	; 0x03
    10aa:	0c 5f       	subi	r16, 0xFC	; 252
    10ac:	1f 4f       	sbci	r17, 0xFF	; 255
    10ae:	08 c0       	rjmp	.+16     	; 0x10c0 <__DATA_REGION_LENGTH__+0xc0>
    10b0:	60 81       	ld	r22, Z
    10b2:	71 81       	ldd	r23, Z+1	; 0x01
    10b4:	07 2e       	mov	r0, r23
    10b6:	00 0c       	add	r0, r0
    10b8:	88 0b       	sbc	r24, r24
    10ba:	99 0b       	sbc	r25, r25
    10bc:	0e 5f       	subi	r16, 0xFE	; 254
    10be:	1f 4f       	sbci	r17, 0xFF	; 255
    10c0:	f3 2d       	mov	r31, r3
    10c2:	ff 76       	andi	r31, 0x6F	; 111
    10c4:	3f 2e       	mov	r3, r31
    10c6:	97 ff       	sbrs	r25, 7
    10c8:	09 c0       	rjmp	.+18     	; 0x10dc <__DATA_REGION_LENGTH__+0xdc>
    10ca:	90 95       	com	r25
    10cc:	80 95       	com	r24
    10ce:	70 95       	com	r23
    10d0:	61 95       	neg	r22
    10d2:	7f 4f       	sbci	r23, 0xFF	; 255
    10d4:	8f 4f       	sbci	r24, 0xFF	; 255
    10d6:	9f 4f       	sbci	r25, 0xFF	; 255
    10d8:	f0 68       	ori	r31, 0x80	; 128
    10da:	3f 2e       	mov	r3, r31
    10dc:	2a e0       	ldi	r18, 0x0A	; 10
    10de:	30 e0       	ldi	r19, 0x00	; 0
    10e0:	a3 01       	movw	r20, r6
    10e2:	33 d1       	rcall	.+614    	; 0x134a <__ultoa_invert>
    10e4:	88 2e       	mov	r8, r24
    10e6:	86 18       	sub	r8, r6
    10e8:	44 c0       	rjmp	.+136    	; 0x1172 <__stack+0x73>
    10ea:	85 37       	cpi	r24, 0x75	; 117
    10ec:	31 f4       	brne	.+12     	; 0x10fa <__DATA_REGION_LENGTH__+0xfa>
    10ee:	23 2d       	mov	r18, r3
    10f0:	2f 7e       	andi	r18, 0xEF	; 239
    10f2:	b2 2e       	mov	r11, r18
    10f4:	2a e0       	ldi	r18, 0x0A	; 10
    10f6:	30 e0       	ldi	r19, 0x00	; 0
    10f8:	25 c0       	rjmp	.+74     	; 0x1144 <__stack+0x45>
    10fa:	93 2d       	mov	r25, r3
    10fc:	99 7f       	andi	r25, 0xF9	; 249
    10fe:	b9 2e       	mov	r11, r25
    1100:	8f 36       	cpi	r24, 0x6F	; 111
    1102:	c1 f0       	breq	.+48     	; 0x1134 <__stack+0x35>
    1104:	18 f4       	brcc	.+6      	; 0x110c <__stack+0xd>
    1106:	88 35       	cpi	r24, 0x58	; 88
    1108:	79 f0       	breq	.+30     	; 0x1128 <__stack+0x29>
    110a:	ae c0       	rjmp	.+348    	; 0x1268 <__stack+0x169>
    110c:	80 37       	cpi	r24, 0x70	; 112
    110e:	19 f0       	breq	.+6      	; 0x1116 <__stack+0x17>
    1110:	88 37       	cpi	r24, 0x78	; 120
    1112:	21 f0       	breq	.+8      	; 0x111c <__stack+0x1d>
    1114:	a9 c0       	rjmp	.+338    	; 0x1268 <__stack+0x169>
    1116:	e9 2f       	mov	r30, r25
    1118:	e0 61       	ori	r30, 0x10	; 16
    111a:	be 2e       	mov	r11, r30
    111c:	b4 fe       	sbrs	r11, 4
    111e:	0d c0       	rjmp	.+26     	; 0x113a <__stack+0x3b>
    1120:	fb 2d       	mov	r31, r11
    1122:	f4 60       	ori	r31, 0x04	; 4
    1124:	bf 2e       	mov	r11, r31
    1126:	09 c0       	rjmp	.+18     	; 0x113a <__stack+0x3b>
    1128:	34 fe       	sbrs	r3, 4
    112a:	0a c0       	rjmp	.+20     	; 0x1140 <__stack+0x41>
    112c:	29 2f       	mov	r18, r25
    112e:	26 60       	ori	r18, 0x06	; 6
    1130:	b2 2e       	mov	r11, r18
    1132:	06 c0       	rjmp	.+12     	; 0x1140 <__stack+0x41>
    1134:	28 e0       	ldi	r18, 0x08	; 8
    1136:	30 e0       	ldi	r19, 0x00	; 0
    1138:	05 c0       	rjmp	.+10     	; 0x1144 <__stack+0x45>
    113a:	20 e1       	ldi	r18, 0x10	; 16
    113c:	30 e0       	ldi	r19, 0x00	; 0
    113e:	02 c0       	rjmp	.+4      	; 0x1144 <__stack+0x45>
    1140:	20 e1       	ldi	r18, 0x10	; 16
    1142:	32 e0       	ldi	r19, 0x02	; 2
    1144:	f8 01       	movw	r30, r16
    1146:	b7 fe       	sbrs	r11, 7
    1148:	07 c0       	rjmp	.+14     	; 0x1158 <__stack+0x59>
    114a:	60 81       	ld	r22, Z
    114c:	71 81       	ldd	r23, Z+1	; 0x01
    114e:	82 81       	ldd	r24, Z+2	; 0x02
    1150:	93 81       	ldd	r25, Z+3	; 0x03
    1152:	0c 5f       	subi	r16, 0xFC	; 252
    1154:	1f 4f       	sbci	r17, 0xFF	; 255
    1156:	06 c0       	rjmp	.+12     	; 0x1164 <__stack+0x65>
    1158:	60 81       	ld	r22, Z
    115a:	71 81       	ldd	r23, Z+1	; 0x01
    115c:	80 e0       	ldi	r24, 0x00	; 0
    115e:	90 e0       	ldi	r25, 0x00	; 0
    1160:	0e 5f       	subi	r16, 0xFE	; 254
    1162:	1f 4f       	sbci	r17, 0xFF	; 255
    1164:	a3 01       	movw	r20, r6
    1166:	f1 d0       	rcall	.+482    	; 0x134a <__ultoa_invert>
    1168:	88 2e       	mov	r8, r24
    116a:	86 18       	sub	r8, r6
    116c:	fb 2d       	mov	r31, r11
    116e:	ff 77       	andi	r31, 0x7F	; 127
    1170:	3f 2e       	mov	r3, r31
    1172:	36 fe       	sbrs	r3, 6
    1174:	0d c0       	rjmp	.+26     	; 0x1190 <__stack+0x91>
    1176:	23 2d       	mov	r18, r3
    1178:	2e 7f       	andi	r18, 0xFE	; 254
    117a:	a2 2e       	mov	r10, r18
    117c:	89 14       	cp	r8, r9
    117e:	58 f4       	brcc	.+22     	; 0x1196 <__stack+0x97>
    1180:	34 fe       	sbrs	r3, 4
    1182:	0b c0       	rjmp	.+22     	; 0x119a <__stack+0x9b>
    1184:	32 fc       	sbrc	r3, 2
    1186:	09 c0       	rjmp	.+18     	; 0x119a <__stack+0x9b>
    1188:	83 2d       	mov	r24, r3
    118a:	8e 7e       	andi	r24, 0xEE	; 238
    118c:	a8 2e       	mov	r10, r24
    118e:	05 c0       	rjmp	.+10     	; 0x119a <__stack+0x9b>
    1190:	b8 2c       	mov	r11, r8
    1192:	a3 2c       	mov	r10, r3
    1194:	03 c0       	rjmp	.+6      	; 0x119c <__stack+0x9d>
    1196:	b8 2c       	mov	r11, r8
    1198:	01 c0       	rjmp	.+2      	; 0x119c <__stack+0x9d>
    119a:	b9 2c       	mov	r11, r9
    119c:	a4 fe       	sbrs	r10, 4
    119e:	0f c0       	rjmp	.+30     	; 0x11be <__stack+0xbf>
    11a0:	fe 01       	movw	r30, r28
    11a2:	e8 0d       	add	r30, r8
    11a4:	f1 1d       	adc	r31, r1
    11a6:	80 81       	ld	r24, Z
    11a8:	80 33       	cpi	r24, 0x30	; 48
    11aa:	21 f4       	brne	.+8      	; 0x11b4 <__stack+0xb5>
    11ac:	9a 2d       	mov	r25, r10
    11ae:	99 7e       	andi	r25, 0xE9	; 233
    11b0:	a9 2e       	mov	r10, r25
    11b2:	09 c0       	rjmp	.+18     	; 0x11c6 <__stack+0xc7>
    11b4:	a2 fe       	sbrs	r10, 2
    11b6:	06 c0       	rjmp	.+12     	; 0x11c4 <__stack+0xc5>
    11b8:	b3 94       	inc	r11
    11ba:	b3 94       	inc	r11
    11bc:	04 c0       	rjmp	.+8      	; 0x11c6 <__stack+0xc7>
    11be:	8a 2d       	mov	r24, r10
    11c0:	86 78       	andi	r24, 0x86	; 134
    11c2:	09 f0       	breq	.+2      	; 0x11c6 <__stack+0xc7>
    11c4:	b3 94       	inc	r11
    11c6:	a3 fc       	sbrc	r10, 3
    11c8:	10 c0       	rjmp	.+32     	; 0x11ea <__stack+0xeb>
    11ca:	a0 fe       	sbrs	r10, 0
    11cc:	06 c0       	rjmp	.+12     	; 0x11da <__stack+0xdb>
    11ce:	b2 14       	cp	r11, r2
    11d0:	80 f4       	brcc	.+32     	; 0x11f2 <__stack+0xf3>
    11d2:	28 0c       	add	r2, r8
    11d4:	92 2c       	mov	r9, r2
    11d6:	9b 18       	sub	r9, r11
    11d8:	0d c0       	rjmp	.+26     	; 0x11f4 <__stack+0xf5>
    11da:	b2 14       	cp	r11, r2
    11dc:	58 f4       	brcc	.+22     	; 0x11f4 <__stack+0xf5>
    11de:	b6 01       	movw	r22, r12
    11e0:	80 e2       	ldi	r24, 0x20	; 32
    11e2:	90 e0       	ldi	r25, 0x00	; 0
    11e4:	76 d0       	rcall	.+236    	; 0x12d2 <fputc>
    11e6:	b3 94       	inc	r11
    11e8:	f8 cf       	rjmp	.-16     	; 0x11da <__stack+0xdb>
    11ea:	b2 14       	cp	r11, r2
    11ec:	18 f4       	brcc	.+6      	; 0x11f4 <__stack+0xf5>
    11ee:	2b 18       	sub	r2, r11
    11f0:	02 c0       	rjmp	.+4      	; 0x11f6 <__stack+0xf7>
    11f2:	98 2c       	mov	r9, r8
    11f4:	21 2c       	mov	r2, r1
    11f6:	a4 fe       	sbrs	r10, 4
    11f8:	0f c0       	rjmp	.+30     	; 0x1218 <__stack+0x119>
    11fa:	b6 01       	movw	r22, r12
    11fc:	80 e3       	ldi	r24, 0x30	; 48
    11fe:	90 e0       	ldi	r25, 0x00	; 0
    1200:	68 d0       	rcall	.+208    	; 0x12d2 <fputc>
    1202:	a2 fe       	sbrs	r10, 2
    1204:	16 c0       	rjmp	.+44     	; 0x1232 <__stack+0x133>
    1206:	a1 fc       	sbrc	r10, 1
    1208:	03 c0       	rjmp	.+6      	; 0x1210 <__stack+0x111>
    120a:	88 e7       	ldi	r24, 0x78	; 120
    120c:	90 e0       	ldi	r25, 0x00	; 0
    120e:	02 c0       	rjmp	.+4      	; 0x1214 <__stack+0x115>
    1210:	88 e5       	ldi	r24, 0x58	; 88
    1212:	90 e0       	ldi	r25, 0x00	; 0
    1214:	b6 01       	movw	r22, r12
    1216:	0c c0       	rjmp	.+24     	; 0x1230 <__stack+0x131>
    1218:	8a 2d       	mov	r24, r10
    121a:	86 78       	andi	r24, 0x86	; 134
    121c:	51 f0       	breq	.+20     	; 0x1232 <__stack+0x133>
    121e:	a1 fe       	sbrs	r10, 1
    1220:	02 c0       	rjmp	.+4      	; 0x1226 <__stack+0x127>
    1222:	8b e2       	ldi	r24, 0x2B	; 43
    1224:	01 c0       	rjmp	.+2      	; 0x1228 <__stack+0x129>
    1226:	80 e2       	ldi	r24, 0x20	; 32
    1228:	a7 fc       	sbrc	r10, 7
    122a:	8d e2       	ldi	r24, 0x2D	; 45
    122c:	b6 01       	movw	r22, r12
    122e:	90 e0       	ldi	r25, 0x00	; 0
    1230:	50 d0       	rcall	.+160    	; 0x12d2 <fputc>
    1232:	89 14       	cp	r8, r9
    1234:	30 f4       	brcc	.+12     	; 0x1242 <__stack+0x143>
    1236:	b6 01       	movw	r22, r12
    1238:	80 e3       	ldi	r24, 0x30	; 48
    123a:	90 e0       	ldi	r25, 0x00	; 0
    123c:	4a d0       	rcall	.+148    	; 0x12d2 <fputc>
    123e:	9a 94       	dec	r9
    1240:	f8 cf       	rjmp	.-16     	; 0x1232 <__stack+0x133>
    1242:	8a 94       	dec	r8
    1244:	f3 01       	movw	r30, r6
    1246:	e8 0d       	add	r30, r8
    1248:	f1 1d       	adc	r31, r1
    124a:	80 81       	ld	r24, Z
    124c:	b6 01       	movw	r22, r12
    124e:	90 e0       	ldi	r25, 0x00	; 0
    1250:	40 d0       	rcall	.+128    	; 0x12d2 <fputc>
    1252:	81 10       	cpse	r8, r1
    1254:	f6 cf       	rjmp	.-20     	; 0x1242 <__stack+0x143>
    1256:	22 20       	and	r2, r2
    1258:	09 f4       	brne	.+2      	; 0x125c <__stack+0x15d>
    125a:	4e ce       	rjmp	.-868    	; 0xef8 <vfprintf+0x4c>
    125c:	b6 01       	movw	r22, r12
    125e:	80 e2       	ldi	r24, 0x20	; 32
    1260:	90 e0       	ldi	r25, 0x00	; 0
    1262:	37 d0       	rcall	.+110    	; 0x12d2 <fputc>
    1264:	2a 94       	dec	r2
    1266:	f7 cf       	rjmp	.-18     	; 0x1256 <__stack+0x157>
    1268:	f6 01       	movw	r30, r12
    126a:	86 81       	ldd	r24, Z+6	; 0x06
    126c:	97 81       	ldd	r25, Z+7	; 0x07
    126e:	02 c0       	rjmp	.+4      	; 0x1274 <__stack+0x175>
    1270:	8f ef       	ldi	r24, 0xFF	; 255
    1272:	9f ef       	ldi	r25, 0xFF	; 255
    1274:	2b 96       	adiw	r28, 0x0b	; 11
    1276:	0f b6       	in	r0, 0x3f	; 63
    1278:	f8 94       	cli
    127a:	de bf       	out	0x3e, r29	; 62
    127c:	0f be       	out	0x3f, r0	; 63
    127e:	cd bf       	out	0x3d, r28	; 61
    1280:	df 91       	pop	r29
    1282:	cf 91       	pop	r28
    1284:	1f 91       	pop	r17
    1286:	0f 91       	pop	r16
    1288:	ff 90       	pop	r15
    128a:	ef 90       	pop	r14
    128c:	df 90       	pop	r13
    128e:	cf 90       	pop	r12
    1290:	bf 90       	pop	r11
    1292:	af 90       	pop	r10
    1294:	9f 90       	pop	r9
    1296:	8f 90       	pop	r8
    1298:	7f 90       	pop	r7
    129a:	6f 90       	pop	r6
    129c:	5f 90       	pop	r5
    129e:	4f 90       	pop	r4
    12a0:	3f 90       	pop	r3
    12a2:	2f 90       	pop	r2
    12a4:	08 95       	ret

000012a6 <strnlen_P>:
    12a6:	fc 01       	movw	r30, r24
    12a8:	05 90       	lpm	r0, Z+
    12aa:	61 50       	subi	r22, 0x01	; 1
    12ac:	70 40       	sbci	r23, 0x00	; 0
    12ae:	01 10       	cpse	r0, r1
    12b0:	d8 f7       	brcc	.-10     	; 0x12a8 <strnlen_P+0x2>
    12b2:	80 95       	com	r24
    12b4:	90 95       	com	r25
    12b6:	8e 0f       	add	r24, r30
    12b8:	9f 1f       	adc	r25, r31
    12ba:	08 95       	ret

000012bc <strnlen>:
    12bc:	fc 01       	movw	r30, r24
    12be:	61 50       	subi	r22, 0x01	; 1
    12c0:	70 40       	sbci	r23, 0x00	; 0
    12c2:	01 90       	ld	r0, Z+
    12c4:	01 10       	cpse	r0, r1
    12c6:	d8 f7       	brcc	.-10     	; 0x12be <strnlen+0x2>
    12c8:	80 95       	com	r24
    12ca:	90 95       	com	r25
    12cc:	8e 0f       	add	r24, r30
    12ce:	9f 1f       	adc	r25, r31
    12d0:	08 95       	ret

000012d2 <fputc>:
    12d2:	0f 93       	push	r16
    12d4:	1f 93       	push	r17
    12d6:	cf 93       	push	r28
    12d8:	df 93       	push	r29
    12da:	fb 01       	movw	r30, r22
    12dc:	23 81       	ldd	r18, Z+3	; 0x03
    12de:	21 fd       	sbrc	r18, 1
    12e0:	03 c0       	rjmp	.+6      	; 0x12e8 <fputc+0x16>
    12e2:	8f ef       	ldi	r24, 0xFF	; 255
    12e4:	9f ef       	ldi	r25, 0xFF	; 255
    12e6:	2c c0       	rjmp	.+88     	; 0x1340 <fputc+0x6e>
    12e8:	22 ff       	sbrs	r18, 2
    12ea:	16 c0       	rjmp	.+44     	; 0x1318 <fputc+0x46>
    12ec:	46 81       	ldd	r20, Z+6	; 0x06
    12ee:	57 81       	ldd	r21, Z+7	; 0x07
    12f0:	24 81       	ldd	r18, Z+4	; 0x04
    12f2:	35 81       	ldd	r19, Z+5	; 0x05
    12f4:	42 17       	cp	r20, r18
    12f6:	53 07       	cpc	r21, r19
    12f8:	44 f4       	brge	.+16     	; 0x130a <fputc+0x38>
    12fa:	a0 81       	ld	r26, Z
    12fc:	b1 81       	ldd	r27, Z+1	; 0x01
    12fe:	9d 01       	movw	r18, r26
    1300:	2f 5f       	subi	r18, 0xFF	; 255
    1302:	3f 4f       	sbci	r19, 0xFF	; 255
    1304:	31 83       	std	Z+1, r19	; 0x01
    1306:	20 83       	st	Z, r18
    1308:	8c 93       	st	X, r24
    130a:	26 81       	ldd	r18, Z+6	; 0x06
    130c:	37 81       	ldd	r19, Z+7	; 0x07
    130e:	2f 5f       	subi	r18, 0xFF	; 255
    1310:	3f 4f       	sbci	r19, 0xFF	; 255
    1312:	37 83       	std	Z+7, r19	; 0x07
    1314:	26 83       	std	Z+6, r18	; 0x06
    1316:	14 c0       	rjmp	.+40     	; 0x1340 <fputc+0x6e>
    1318:	8b 01       	movw	r16, r22
    131a:	ec 01       	movw	r28, r24
    131c:	fb 01       	movw	r30, r22
    131e:	00 84       	ldd	r0, Z+8	; 0x08
    1320:	f1 85       	ldd	r31, Z+9	; 0x09
    1322:	e0 2d       	mov	r30, r0
    1324:	09 95       	icall
    1326:	89 2b       	or	r24, r25
    1328:	e1 f6       	brne	.-72     	; 0x12e2 <fputc+0x10>
    132a:	d8 01       	movw	r26, r16
    132c:	16 96       	adiw	r26, 0x06	; 6
    132e:	8d 91       	ld	r24, X+
    1330:	9c 91       	ld	r25, X
    1332:	17 97       	sbiw	r26, 0x07	; 7
    1334:	01 96       	adiw	r24, 0x01	; 1
    1336:	17 96       	adiw	r26, 0x07	; 7
    1338:	9c 93       	st	X, r25
    133a:	8e 93       	st	-X, r24
    133c:	16 97       	sbiw	r26, 0x06	; 6
    133e:	ce 01       	movw	r24, r28
    1340:	df 91       	pop	r29
    1342:	cf 91       	pop	r28
    1344:	1f 91       	pop	r17
    1346:	0f 91       	pop	r16
    1348:	08 95       	ret

0000134a <__ultoa_invert>:
    134a:	fa 01       	movw	r30, r20
    134c:	aa 27       	eor	r26, r26
    134e:	28 30       	cpi	r18, 0x08	; 8
    1350:	51 f1       	breq	.+84     	; 0x13a6 <__ultoa_invert+0x5c>
    1352:	20 31       	cpi	r18, 0x10	; 16
    1354:	81 f1       	breq	.+96     	; 0x13b6 <__ultoa_invert+0x6c>
    1356:	e8 94       	clt
    1358:	6f 93       	push	r22
    135a:	6e 7f       	andi	r22, 0xFE	; 254
    135c:	6e 5f       	subi	r22, 0xFE	; 254
    135e:	7f 4f       	sbci	r23, 0xFF	; 255
    1360:	8f 4f       	sbci	r24, 0xFF	; 255
    1362:	9f 4f       	sbci	r25, 0xFF	; 255
    1364:	af 4f       	sbci	r26, 0xFF	; 255
    1366:	b1 e0       	ldi	r27, 0x01	; 1
    1368:	3e d0       	rcall	.+124    	; 0x13e6 <__ultoa_invert+0x9c>
    136a:	b4 e0       	ldi	r27, 0x04	; 4
    136c:	3c d0       	rcall	.+120    	; 0x13e6 <__ultoa_invert+0x9c>
    136e:	67 0f       	add	r22, r23
    1370:	78 1f       	adc	r23, r24
    1372:	89 1f       	adc	r24, r25
    1374:	9a 1f       	adc	r25, r26
    1376:	a1 1d       	adc	r26, r1
    1378:	68 0f       	add	r22, r24
    137a:	79 1f       	adc	r23, r25
    137c:	8a 1f       	adc	r24, r26
    137e:	91 1d       	adc	r25, r1
    1380:	a1 1d       	adc	r26, r1
    1382:	6a 0f       	add	r22, r26
    1384:	71 1d       	adc	r23, r1
    1386:	81 1d       	adc	r24, r1
    1388:	91 1d       	adc	r25, r1
    138a:	a1 1d       	adc	r26, r1
    138c:	20 d0       	rcall	.+64     	; 0x13ce <__ultoa_invert+0x84>
    138e:	09 f4       	brne	.+2      	; 0x1392 <__ultoa_invert+0x48>
    1390:	68 94       	set
    1392:	3f 91       	pop	r19
    1394:	2a e0       	ldi	r18, 0x0A	; 10
    1396:	26 9f       	mul	r18, r22
    1398:	11 24       	eor	r1, r1
    139a:	30 19       	sub	r19, r0
    139c:	30 5d       	subi	r19, 0xD0	; 208
    139e:	31 93       	st	Z+, r19
    13a0:	de f6       	brtc	.-74     	; 0x1358 <__ultoa_invert+0xe>
    13a2:	cf 01       	movw	r24, r30
    13a4:	08 95       	ret
    13a6:	46 2f       	mov	r20, r22
    13a8:	47 70       	andi	r20, 0x07	; 7
    13aa:	40 5d       	subi	r20, 0xD0	; 208
    13ac:	41 93       	st	Z+, r20
    13ae:	b3 e0       	ldi	r27, 0x03	; 3
    13b0:	0f d0       	rcall	.+30     	; 0x13d0 <__ultoa_invert+0x86>
    13b2:	c9 f7       	brne	.-14     	; 0x13a6 <__ultoa_invert+0x5c>
    13b4:	f6 cf       	rjmp	.-20     	; 0x13a2 <__ultoa_invert+0x58>
    13b6:	46 2f       	mov	r20, r22
    13b8:	4f 70       	andi	r20, 0x0F	; 15
    13ba:	40 5d       	subi	r20, 0xD0	; 208
    13bc:	4a 33       	cpi	r20, 0x3A	; 58
    13be:	18 f0       	brcs	.+6      	; 0x13c6 <__ultoa_invert+0x7c>
    13c0:	49 5d       	subi	r20, 0xD9	; 217
    13c2:	31 fd       	sbrc	r19, 1
    13c4:	40 52       	subi	r20, 0x20	; 32
    13c6:	41 93       	st	Z+, r20
    13c8:	02 d0       	rcall	.+4      	; 0x13ce <__ultoa_invert+0x84>
    13ca:	a9 f7       	brne	.-22     	; 0x13b6 <__ultoa_invert+0x6c>
    13cc:	ea cf       	rjmp	.-44     	; 0x13a2 <__ultoa_invert+0x58>
    13ce:	b4 e0       	ldi	r27, 0x04	; 4
    13d0:	a6 95       	lsr	r26
    13d2:	97 95       	ror	r25
    13d4:	87 95       	ror	r24
    13d6:	77 95       	ror	r23
    13d8:	67 95       	ror	r22
    13da:	ba 95       	dec	r27
    13dc:	c9 f7       	brne	.-14     	; 0x13d0 <__ultoa_invert+0x86>
    13de:	00 97       	sbiw	r24, 0x00	; 0
    13e0:	61 05       	cpc	r22, r1
    13e2:	71 05       	cpc	r23, r1
    13e4:	08 95       	ret
    13e6:	9b 01       	movw	r18, r22
    13e8:	ac 01       	movw	r20, r24
    13ea:	0a 2e       	mov	r0, r26
    13ec:	06 94       	lsr	r0
    13ee:	57 95       	ror	r21
    13f0:	47 95       	ror	r20
    13f2:	37 95       	ror	r19
    13f4:	27 95       	ror	r18
    13f6:	ba 95       	dec	r27
    13f8:	c9 f7       	brne	.-14     	; 0x13ec <__ultoa_invert+0xa2>
    13fa:	62 0f       	add	r22, r18
    13fc:	73 1f       	adc	r23, r19
    13fe:	84 1f       	adc	r24, r20
    1400:	95 1f       	adc	r25, r21
    1402:	a0 1d       	adc	r26, r0
    1404:	08 95       	ret

00001406 <_exit>:
    1406:	f8 94       	cli

00001408 <__stop_program>:
    1408:	ff cf       	rjmp	.-2      	; 0x1408 <__stop_program>
