|11:48:09|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|11:48:09|I|[32mBootstrapping TCP Server...[0m
|11:48:09|I|[32mTrying to connect to the Power Supply Server...[0m
|11:48:09|I|[32mOperation completed[0m
[0m

********************************************************************************
                                   [1m[31mHW SUMMARY[0m
********************************************************************************
[1m[34m|----BeBoard --> Id: [1m[33m0[1m[34m, BoardType: [1m[33mRD53[1m[34m, EventType: [1m[33mVR[0m
[1m[36m|       |----Board Id:      [1m[33mcmsinnertracker.crate0.slot0
[1m[36m|       |----URI:           [1m[33mchtcp-2.0://localhost:10203?target=192.168.1.80:50001
[1m[36m|       |----Address Table: [1m[33mfile:///home/RD53A/workspace/Lindseydirectory/Ph2_ACF_GUI/Ph2_ACF/settings/address_tables/CMSIT_address_table.xml
[0m[32m|	|	|----user.ctrl_regs.fast_cmd_reg_2.trigger_source: [1m[33m2[0m
[32m|	|	|----user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: [1m[33m0[0m
[32m|	|	|----user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: [1m[33m128[0m
[32m|	|	|----user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: [1m[33m128[0m
[32m|	|	|----user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: [1m[33m128[0m
[32m|	|	|----user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: [1m[33m128[0m
[32m|	|	|----user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: [1m[33m128[0m
[32m|	|	|----user.ctrl_regs.ext_tlu_reg2.tlu_delay: [1m[33m0[0m
[32m|	|	|----user.ctrl_regs.ext_tlu_reg2.ext_clk_en: [1m[33m0[0m
[32m|	|	|----user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: [1m[33m10[0m
[1m[34m|       |----Hybrid --> [1m[34mId: [1m[33m0[1m[34m, Enable: [1m[33m1[1m[34m[0m
[1m[34m|	|	|----RD53B --> Id: [1m[33m12[1m[34m, Lane: [1m[33m0[1m[34m, File: [1m[33mCMSIT_RD53_test_0_12.txt[1m[34m, RxGroup: [1m[33m0[1m[34m, RxChannel: [1m[33m0[1m[34m, TxGroup: [1m[33m0[1m[34m, TxChannel: [1m[33m0[1m[34m, Comment: [1m[33m[0m
[1m[34m|	|	|	|----Lanes configuration --> primary: [1m[33m1[1m[34m - output lanes: [1m[33m0001[1m[34m - single channel inputs: [1m[33m0000[1m[34m - dual channel input: [1m[33m0000[0m
[1m[36m|	|	|----FrontEndType: [1m[33mRD53B[0m
[32m|	|	|	|----ADC_MAXIMUM_VOLT: [1m[33m0x347 (839)[0m
[32m|	|	|	|----ADC_OFFSET_VOLT: [1m[33m0x3F (63)[0m
[32m|	|	|	|----ANALOG_INJ_MODE: [1m[33m0x0 (0)[0m
[32m|	|	|	|----CAL_EDGE_FINE_DELAY: [1m[33m0x0 (0)[0m
[32m|	|	|	|----CLK_DATA_DELAY: [1m[33m0x0 (0)[0m
[32m|	|	|	|----CML_CONFIG_SER_EN_TAP: [1m[33m0x0 (0)[0m
[32m|	|	|	|----CML_CONFIG_SER_INV_TAP: [1m[33m0x0 (0)[0m
[32m|	|	|	|----DAC_CML_BIAS_0: [1m[33m0x1F4 (500)[0m
[32m|	|	|	|----DAC_CML_BIAS_1: [1m[33m0x0 (0)[0m
[32m|	|	|	|----DAC_CML_BIAS_2: [1m[33m0x0 (0)[0m
[32m|	|	|	|----DAC_COMP_LIN: [1m[33m0x6E (110)[0m
[32m|	|	|	|----DAC_COMP_TA_LIN: [1m[33m0x6E (110)[0m
[32m|	|	|	|----DAC_FC_LIN: [1m[33m0x14 (20)[0m
[32m|	|	|	|----DAC_GDAC_L_LIN: [1m[33m0x1C2 (450)[0m
[32m|	|	|	|----DAC_GDAC_M_LIN: [1m[33m0x1C2 (450)[0m
[32m|	|	|	|----DAC_GDAC_R_LIN: [1m[33m0x1C2 (450)[0m
[32m|	|	|	|----DAC_KRUM_CURR_LIN: [1m[33m0x46 (70)[0m
[32m|	|	|	|----DAC_LDAC_LIN: [1m[33m0x8C (140)[0m
[32m|	|	|	|----DAC_PREAMP_L_LIN: [1m[33m0x12C (300)[0m
[32m|	|	|	|----DAC_PREAMP_M_LIN: [1m[33m0x12C (300)[0m
[32m|	|	|	|----DAC_PREAMP_R_LIN: [1m[33m0x12C (300)[0m
[32m|	|	|	|----DAC_PREAMP_TL_LIN: [1m[33m0x12C (300)[0m
[32m|	|	|	|----DAC_PREAMP_TR_LIN: [1m[33m0x12C (300)[0m
[32m|	|	|	|----DAC_PREAMP_T_LIN: [1m[33m0x12C (300)[0m
[32m|	|	|	|----DAC_REF_KRUM_LIN: [1m[33m0x168 (360)[0m
[32m|	|	|	|----GP_LVDS_ROUTE_0: [1m[33m0x5D7 (1495)[0m
[32m|	|	|	|----GP_LVDS_ROUTE_1: [1m[33m0x5D7 (1495)[0m
[32m|	|	|	|----MON_ADC_TRIM: [1m[33m0x5 (5)[0m
[32m|	|	|	|----TEMPSENS_IDEAL_FACTOR: [1m[33m0x4C9 (1225)[0m
[32m|	|	|	|----ToT6to4Mapping: [1m[33m0x0 (0)[0m
[32m|	|	|	|----ToTDualEdgeCount: [1m[33m0x0 (0)[0m
[32m|	|	|	|----TriggerConfig: [1m[33m0x88 (136)[0m
[32m|	|	|	|----VCAL_HIGH: [1m[33m0x7D0 (2000)[0m
[32m|	|	|	|----VCAL_MED: [1m[33m0x64 (100)[0m
[32m|	|	|	|----VOLTAGE_TRIM_ANA: [1m[33m0x8 (8)[0m
[32m|	|	|	|----VOLTAGE_TRIM_DIG: [1m[33m0x8 (8)[0m
[32m|	|	|	|----VREF_ADC: [1m[33m0x320 (800)[0m
[1m[34m|	|	|----RD53B --> Id: [1m[33m13[1m[34m, Lane: [1m[33m2[1m[34m, File: [1m[33mCMSIT_RD53_test_0_13.txt[1m[34m, RxGroup: [1m[33m0[1m[34m, RxChannel: [1m[33m0[1m[34m, TxGroup: [1m[33m0[1m[34m, TxChannel: [1m[33m0[1m[34m, Comment: [1m[33m[0m
[1m[34m|	|	|	|----Lanes configuration --> primary: [1m[33m1[1m[34m - output lanes: [1m[33m0001[1m[34m - single channel inputs: [1m[33m0000[1m[34m - dual channel input: [1m[33m0000[0m
[1m[36m|	|	|----FrontEndType: [1m[33mRD53B[0m
[32m|	|	|	|----ADC_MAXIMUM_VOLT: [1m[33m0x347 (839)[0m
[32m|	|	|	|----ADC_OFFSET_VOLT: [1m[33m0x3F (63)[0m
[32m|	|	|	|----ANALOG_INJ_MODE: [1m[33m0x0 (0)[0m
[32m|	|	|	|----CAL_EDGE_FINE_DELAY: [1m[33m0x0 (0)[0m
[32m|	|	|	|----CLK_DATA_DELAY: [1m[33m0x0 (0)[0m
[32m|	|	|	|----CML_CONFIG_SER_EN_TAP: [1m[33m0x0 (0)[0m
[32m|	|	|	|----CML_CONFIG_SER_INV_TAP: [1m[33m0x0 (0)[0m
[32m|	|	|	|----DAC_CML_BIAS_0: [1m[33m0x1F4 (500)[0m
[32m|	|	|	|----DAC_CML_BIAS_1: [1m[33m0x0 (0)[0m
[32m|	|	|	|----DAC_CML_BIAS_2: [1m[33m0x0 (0)[0m
[32m|	|	|	|----DAC_COMP_LIN: [1m[33m0x6E (110)[0m
[32m|	|	|	|----DAC_COMP_TA_LIN: [1m[33m0x6E (110)[0m
[32m|	|	|	|----DAC_FC_LIN: [1m[33m0x14 (20)[0m
[32m|	|	|	|----DAC_GDAC_L_LIN: [1m[33m0x1C2 (450)[0m
[32m|	|	|	|----DAC_GDAC_M_LIN: [1m[33m0x1C2 (450)[0m
[32m|	|	|	|----DAC_GDAC_R_LIN: [1m[33m0x1C2 (450)[0m
[32m|	|	|	|----DAC_KRUM_CURR_LIN: [1m[33m0x46 (70)[0m
[32m|	|	|	|----DAC_LDAC_LIN: [1m[33m0x8C (140)[0m
[32m|	|	|	|----DAC_PREAMP_L_LIN: [1m[33m0x12C (300)[0m
[32m|	|	|	|----DAC_PREAMP_M_LIN: [1m[33m0x12C (300)[0m
[32m|	|	|	|----DAC_PREAMP_R_LIN: [1m[33m0x12C (300)[0m
[32m|	|	|	|----DAC_PREAMP_TL_LIN: [1m[33m0x12C (300)[0m
[32m|	|	|	|----DAC_PREAMP_TR_LIN: [1m[33m0x12C (300)[0m
[32m|	|	|	|----DAC_PREAMP_T_LIN: [1m[33m0x12C (300)[0m
[32m|	|	|	|----DAC_REF_KRUM_LIN: [1m[33m0x168 (360)[0m
[32m|	|	|	|----GP_LVDS_ROUTE_0: [1m[33m0x5D7 (1495)[0m
[32m|	|	|	|----GP_LVDS_ROUTE_1: [1m[33m0x5D7 (1495)[0m
[32m|	|	|	|----MON_ADC_TRIM: [1m[33m0x5 (5)[0m
[32m|	|	|	|----TEMPSENS_IDEAL_FACTOR: [1m[33m0x4C9 (1225)[0m
[32m|	|	|	|----ToT6to4Mapping: [1m[33m0x0 (0)[0m
[32m|	|	|	|----ToTDualEdgeCount: [1m[33m0x0 (0)[0m
[32m|	|	|	|----TriggerConfig: [1m[33m0x88 (136)[0m
[32m|	|	|	|----VCAL_HIGH: [1m[33m0x7D0 (2000)[0m
[32m|	|	|	|----VCAL_MED: [1m[33m0x64 (100)[0m
[32m|	|	|	|----VOLTAGE_TRIM_ANA: [1m[33m0x8 (8)[0m
[32m|	|	|	|----VOLTAGE_TRIM_DIG: [1m[33m0x8 (8)[0m
[32m|	|	|	|----VREF_ADC: [1m[33m0x320 (800)[0m
[1m[36m|	|	|----Global RD53 Settings:[0m
[32m|	|	|	|----BITFLIP_ERR_CNT: [1m[33m0x0 (0)[0m
[32m|	|	|	|----BITFLIP_WNG_CNT: [1m[33m0x0 (0)[0m
[32m|	|	|	|----CDR_CONFIG_SEL_PD: [1m[33m0x0 (0)[0m
[32m|	|	|	|----CMDERR_CNT: [1m[33m0x0 (0)[0m
[32m|	|	|	|----EN_CORE_COL_0: [1m[33m0xFFFF (65535)[0m
[32m|	|	|	|----EN_CORE_COL_1: [1m[33m0xFFFF (65535)[0m
[32m|	|	|	|----EN_CORE_COL_2: [1m[33m0xFFFF (65535)[0m
[32m|	|	|	|----EN_CORE_COL_3: [1m[33m0x3F (63)[0m
[32m|	|	|	|----EN_CORE_COL_CAL_0: [1m[33m0xFFFF (65535)[0m
[32m|	|	|	|----EN_CORE_COL_CAL_1: [1m[33m0xFFFF (65535)[0m
[32m|	|	|	|----EN_CORE_COL_CAL_2: [1m[33m0xFFFF (65535)[0m
[32m|	|	|	|----EN_CORE_COL_CAL_3: [1m[33m0x3F (63)[0m
[32m|	|	|	|----EN_SEU_COUNT: [1m[33m0x0 (0)[0m
[32m|	|	|	|----EnHitsRemoval_0: [1m[33m0x0 (0)[0m
[32m|	|	|	|----EnHitsRemoval_1: [1m[33m0x0 (0)[0m
[32m|	|	|	|----EnHitsRemoval_2: [1m[33m0x0 (0)[0m
[32m|	|	|	|----EnHitsRemoval_3: [1m[33m0x0 (0)[0m
[32m|	|	|	|----EnIsolatedHitRemoval_0: [1m[33m0x0 (0)[0m
[32m|	|	|	|----EnIsolatedHitRemoval_1: [1m[33m0x0 (0)[0m
[32m|	|	|	|----EnIsolatedHitRemoval_2: [1m[33m0x0 (0)[0m
[32m|	|	|	|----EnIsolatedHitRemoval_3: [1m[33m0x0 (0)[0m
[32m|	|	|	|----HITOR_0_CNT: [1m[33m0x0 (0)[0m
[32m|	|	|	|----HITOR_1_CNT: [1m[33m0x0 (0)[0m
[32m|	|	|	|----HITOR_2_CNT: [1m[33m0x0 (0)[0m
[32m|	|	|	|----HITOR_3_CNT: [1m[33m0x0 (0)[0m
[32m|	|	|	|----HITOR_MASK_0: [1m[33m0xFFFF (65535)[0m
[32m|	|	|	|----HITOR_MASK_1: [1m[33m0xFFFF (65535)[0m
[32m|	|	|	|----HITOR_MASK_2: [1m[33m0xFFFF (65535)[0m
[32m|	|	|	|----HITOR_MASK_3: [1m[33m0x3F (63)[0m
[32m|	|	|	|----HIT_SAMPLE_MODE: [1m[33m0x1 (1)[0m
[32m|	|	|	|----LOCKLOSS_CNT: [1m[33m0x0 (0)[0m
[32m|	|	|	|----PrecisionToTEnable_0: [1m[33m0x0 (0)[0m
[32m|	|	|	|----PrecisionToTEnable_1: [1m[33m0x0 (0)[0m
[32m|	|	|	|----PrecisionToTEnable_2: [1m[33m0x0 (0)[0m
[32m|	|	|	|----PrecisionToTEnable_3: [1m[33m0x0 (0)[0m
[32m|	|	|	|----SKIPPED_TRIGGER_CNT: [1m[33m0x0 (0)[0m
********************************************************************************
                                [1m[31mEND OF HW SUMMARY[0m
********************************************************************************

[1m[31mMonitoring[0m -- [1m[36mRD53[0m:[1m[33mRegister INTERNAL_NTC[0m

[1m[31mSetting[0m -- [1m[36mnEvents[0m:[1m[33m100[0m
[1m[31mSetting[0m -- [1m[36mnEvtsBurst[0m:[1m[33m100[0m
[1m[31mSetting[0m -- [1m[36mVDDDTrimTarget[0m:[1m[33m1.2[0m
[1m[31mSetting[0m -- [1m[36mVDDATrimTarget[0m:[1m[33m1.2[0m
[1m[31mSetting[0m -- [1m[36mVDDDTrimTolerance[0m:[1m[33m0.01[0m
[1m[31mSetting[0m -- [1m[36mVDDATrimTolerance[0m:[1m[33m0.01[0m
[1m[31mSetting[0m -- [1m[36mnTRIGxEvent[0m:[1m[33m10[0m
[1m[31mSetting[0m -- [1m[36mINJtype[0m:[1m[33m1[0m
[1m[31mSetting[0m -- [1m[36mResetMask[0m:[1m[33m0[0m
[1m[31mSetting[0m -- [1m[36mResetTDAC[0m:[1m[33m-1[0m
[1m[31mSetting[0m -- [1m[36mROWstart[0m:[1m[33m0[0m
[1m[31mSetting[0m -- [1m[36mROWstop[0m:[1m[33m335[0m
[1m[31mSetting[0m -- [1m[36mCOLstart[0m:[1m[33m0[0m
[1m[31mSetting[0m -- [1m[36mCOLstop[0m:[1m[33m431[0m
[1m[31mSetting[0m -- [1m[36mLatencyStart[0m:[1m[33m0[0m
[1m[31mSetting[0m -- [1m[36mLatencyStop[0m:[1m[33m511[0m
[1m[31mSetting[0m -- [1m[36mVCalHstart[0m:[1m[33m100[0m
[1m[31mSetting[0m -- [1m[36mVCalHstop[0m:[1m[33m1100[0m
[1m[31mSetting[0m -- [1m[36mVCalHnsteps[0m:[1m[33m50[0m
[1m[31mSetting[0m -- [1m[36mVCalMED[0m:[1m[33m100[0m
[1m[31mSetting[0m -- [1m[36mTargetCharge[0m:[1m[33m10000[0m
[1m[31mSetting[0m -- [1m[36mKrumCurrStart[0m:[1m[33m0[0m
[1m[31mSetting[0m -- [1m[36mKrumCurrStop[0m:[1m[33m210[0m
[1m[31mSetting[0m -- [1m[36mThrStart[0m:[1m[33m340[0m
[1m[31mSetting[0m -- [1m[36mThrStop[0m:[1m[33m440[0m
[1m[31mSetting[0m -- [1m[36mTargetThr[0m:[1m[33m2000[0m
[1m[31mSetting[0m -- [1m[36mTargetOcc[0m:[1m[33m1E-06[0m
[1m[31mSetting[0m -- [1m[36mUnstuckPixels[0m:[1m[33m0[0m
[1m[31mSetting[0m -- [1m[36mTAP0Start[0m:[1m[33m0[0m
[1m[31mSetting[0m -- [1m[36mTAP0Stop[0m:[1m[33m1023[0m
[1m[31mSetting[0m -- [1m[36mTAP1Start[0m:[1m[33m0[0m
[1m[31mSetting[0m -- [1m[36mTAP1Stop[0m:[1m[33m511[0m
[1m[31mSetting[0m -- [1m[36mTAP2Start[0m:[1m[33m0[0m
[1m[31mSetting[0m -- [1m[36mTAP2Stop[0m:[1m[33m511[0m
[1m[31mSetting[0m -- [1m[36mInvTAP2[0m:[1m[33m0[0m
[1m[31mSetting[0m -- [1m[36mchain2Test[0m:[1m[33m0[0m
[1m[31mSetting[0m -- [1m[36mbyTime[0m:[1m[33m1[0m
[1m[31mSetting[0m -- [1m[36mframesORtime[0m:[1m[33m10[0m
[1m[31mSetting[0m -- [1m[36mRegNameDAC1[0m:[1m[33muser.ctrl_regs.fast_cmd_reg_5.delay_after_inject_pulse[0m
[1m[31mSetting[0m -- [1m[36mStartValueDAC1[0m:[1m[33m28[0m
[1m[31mSetting[0m -- [1m[36mStopValueDAC1[0m:[1m[33m50[0m
[1m[31mSetting[0m -- [1m[36mStepDAC1[0m:[1m[33m1[0m
[1m[31mSetting[0m -- [1m[36mRegNameDAC2[0m:[1m[33mVCAL_HIGH[0m
[1m[31mSetting[0m -- [1m[36mStartValueDAC2[0m:[1m[33m300[0m
[1m[31mSetting[0m -- [1m[36mStopValueDAC2[0m:[1m[33m1000[0m
[1m[31mSetting[0m -- [1m[36mStepDAC2[0m:[1m[33m20[0m
[1m[31mSetting[0m -- [1m[36mDisplayHisto[0m:[1m[33m0[0m
[1m[31mSetting[0m -- [1m[36mUpdateChipCfg[0m:[1m[33m1[0m
[1m[31mSetting[0m -- [1m[36mSaveBinaryData[0m:[1m[33m0[0m
[1m[31mSetting[0m -- [1m[36mnHITxCol[0m:[1m[33m1[0m
[1m[31mSetting[0m -- [1m[36mInjLatency[0m:[1m[33m32[0m
[1m[31mSetting[0m -- [1m[36mnClkDelays[0m:[1m[33m1300[0m
[1m[31mSetting[0m -- [1m[36mTDACGainStart[0m:[1m[33m140[0m
[1m[31mSetting[0m -- [1m[36mTDACGainStop[0m:[1m[33m140[0m
[1m[31mSetting[0m -- [1m[36mTDACGainNSteps[0m:[1m[33m0[0m
[1m[31mSetting[0m -- [1m[36mDoNSteps[0m:[1m[33m0[0m
[1m[31mSetting[0m -- [1m[36mOccPerPixel[0m:[1m[33m2E-05[0m
[1m[31mSetting[0m -- [1m[36mMaxMaskedPixels[0m:[1m[33m1[0m
[1m[31mSetting[0m -- [1m[36mDoOnlyNGroups[0m:[1m[33m0[0m
[1m[31mSetting[0m -- [1m[36mDisableChannelsAtExit[0m:[1m[33m1[0m
[1m[31mSetting[0m -- [1m[36mDataOutputDir[0m:[1m[33m[0m
[1m[31mSetting[0m -- [1m[36mDoDataIntegrity[0m:[1m[33m1[0m

|11:48:09|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|11:48:09|I|[1m[34m	--> Found an Inner Tracker Readout-board[0m
|11:48:09|I|[1m[34m	--> SW commit number : [1m[33m9e302c41f6fd71d96c0df643daa58e4f470a1c85[0m
|11:48:09|I|[1m[34m	--> FW version : [1m[33m4.6[1m[34m -- Date (yy/mm/dd) : [1m[33m23/3/14[1m[34m -- Time (hour:minute:sec) : [1m[33m6:42:43[0m
|11:48:09|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|11:48:09|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m1[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|11:48:09|I|[32mInitializing DIO5:[0m
|11:48:09|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.ext_clk_en: 0x[1m[33m0 (0)[0m
|11:48:09|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|11:48:09|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|11:48:09|I|[1m[34m	--> Done[0m
|11:48:09|I|[32mReading clock generator (CDCE62005) configuration[0m
|11:48:09|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|11:48:09|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|11:48:09|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|11:48:09|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|11:48:09|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|11:48:09|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|11:48:09|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|11:48:09|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|11:48:09|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D78[0m
|11:48:09|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|11:48:09|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|11:48:09|I|[32mAurora speed set to: [1m[33m1.28 Gbit/s[0m
|11:48:09|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m40.079 MHz[0m
|11:48:09|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m160.314 MHz[0m
|11:48:09|I|[36m=== Configuring FSM fast command block ===[0m
|11:48:09|I|[32mInternal trigger frequency (if enabled): [1m[33m7450 Hz[0m
|11:48:09|I|[32mChecking firmware status:[0m
|11:48:09|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|11:48:09|I|[1m[34m	--> I2C [1m[33minitialized[0m
|11:48:09|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|11:48:09|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|11:48:09|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|11:48:09|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|11:48:09|I|[32mTrigger counter: [1m[33m0[0m
|11:48:09|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|11:48:09|I|[32mNumber of hybrids which can be potentially readout: [1m[33m5[0m
|11:48:09|I|[36m================== Done ==================[0m
|11:48:09|I|[32mInitializing board's registers:[0m
|11:48:09|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|11:48:09|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m80 (128)[0m
|11:48:09|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|11:48:09|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|11:48:09|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|11:48:09|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.tlu_delay: 0x[1m[33m0 (0)[0m
|11:48:09|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|11:48:09|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|11:48:09|I|[1m[34m	--> Done[0m
|11:48:09|I|[32mChecking status of the optical links:[0m
|11:48:09|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|11:48:09|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|11:48:09|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|11:48:09|I|[36m=== Configuring frontend chip communication ===[0m
|11:48:09|I|[32mDown-link phase initialization...[0m
|11:48:09|I|[1m[34m	--> Done[0m
|11:48:09|I|[32mInitializing chip communication of hybrid: [1m[33m0[0m
|11:48:09|I|[32mInitializing communicationng to/from RD53: [1m[33m12[0m
|11:48:09|I|[32mConfiguring up-link lanes and monitoring...[0m
|11:48:09|I|[1m[34m	--> Done[0m
|11:48:09|I|[32mInitializing communicationng to/from RD53: [1m[33m13[0m
|11:48:09|I|[32mConfiguring up-link lanes and monitoring...[0m
|11:48:09|I|[1m[34m	--> Done[0m
|11:48:09|I|[36m==================== Done =====================[0m
|11:48:09|I|[32mChecking status communication RD53 --> FW[0m
|11:48:09|I|[1m[34m	--> Total number of [1m[33mrequired[1m[34m data lanes: [1m[33m2[1m[34m i.e. [1m[33m00000000000000000101[0m
|11:48:09|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|11:48:09|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|11:48:09|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m i.e. [1m[33m00000000000000000101[0m
|11:48:09|I|[1m[34m	--> All enabled data lanes are active[0m
|11:48:09|I|[36m===== Configuring frontend chip registers =====[0m
|11:48:09|I|[32mConfiguring chip of hybrid: [1m[33m0[0m
|11:48:09|I|[32mConfiguring RD53: [1m[33m12[0m[32m (fused ID [1m[33m0[0m[32m)[0m
|11:48:10|E|[1m[31mError when reading back what was written into RD53 reg. [1m[33mHITOR_3_CNT[1m[31m: wrote = [1m[33m0[1m[31m, read = [1m[33m4524[0m
|11:48:10|I|[32mNumber of masked pixels: [1m[33m0[0m
|11:48:10|I|[32mConfiguring RD53: [1m[33m13[0m[32m (fused ID [1m[33m0[0m[32m)[0m
|11:48:12|E|[1m[31mError when reading back what was written into RD53 reg. [1m[33mHITOR_3_CNT[1m[31m: wrote = [1m[33m0[1m[31m, read = [1m[33m6009[0m
|11:48:12|E|[1m[31mError when reading back what was written into RD53 reg. [1m[33mHITOR_2_CNT[1m[31m: wrote = [1m[33m0[1m[31m, read = [1m[33m2[0m
|11:48:13|I|[32mNumber of masked pixels: [1m[33m0[0m
|11:48:13|I|[36m==================== Done =====================[0m
|11:48:13|I|[32mUsing [1m[33m4[0m[32m threads for data decoding during running time[0m
|11:48:13|I|[32mStarting monitoring thread[0m
|11:48:13|I|[1m[35m@@@ Hardware initialization done @@@[0m

|11:48:13|I|[1m[35m@@@ Performing PixelAlive scan @@@[0m
|11:48:13|I|[32m[PixelAlive::localConfigure] Starting run: [1m[33m8[0m
|11:48:13|I|[32m[PixelAlive::run] Running detection of Core-Column data corruption[0m
|11:48:13|I|[32mResults for [board/opticalGroup/hybrid/chip = [1m[33m0/0/0/12[0m[32m][0m
|11:48:13|I|[1m[34m	--> [1m[33mEN_CORE_COL_0[1m[34m value = [1m[33m1111111111111111[1m[34m (0 = disabled)[0m
|11:48:13|I|[1m[34m	--> [1m[33mEN_CORE_COL_1[1m[34m value = [1m[33m1111111111111111[1m[34m (0 = disabled)[0m
|11:48:13|I|[1m[34m	--> [1m[33mEN_CORE_COL_2[1m[34m value = [1m[33m1111111111111111[1m[34m (0 = disabled)[0m
|11:48:13|I|[1m[34m	--> [1m[33mEN_CORE_COL_3[1m[34m value = [1m[33m111111[1m[34m (0 = disabled)[0m
|11:48:13|I|[1m[34m	--> Done[0m
|11:48:14|I|[32mMonitor data for [board/opticalGroup/hybrid/chip = [1m[33m0/0/0/12[0m[32m][0m
|11:48:14|I|[1m[34m	--> [1m[33mHybrid[1m[34m voltage: [1m[33m0.003 +/- 0.000[1m[34m V[0m
|11:48:14|I|[1m[34m	--> [1m[33mHybrid[1m[34m temperature: [1m[33m1.196 +/- 0.048[1m[34m C[0m
|11:48:14|I|[32mMonitor data for [board/opticalGroup/hybrid/chip = [1m[33m0/0/0/13[0m[32m][0m
|11:48:15|W|[1m[31m		--> Very low voltage: either floating VDD sense-line or FMC not powered (voltage = [1m[33m0.000[1m[31m)[0m
|11:48:15|I|[1m[34m	--> [1m[33mHybrid[1m[34m voltage: [1m[33m0.000 +/- 0.000[1m[34m V[0m
|11:48:15|I|[1m[34m	--> [1m[33mHybrid[1m[34m temperature: [1m[33m1.196 +/- 0.048[1m[34m C[0m
|11:48:15|I|[1m[34m	--> [1m[33mINTERNAL_NTC[1m[34m: [1m[33m13.701 +/- 0.548[1m[34m C[0m
|11:48:15|I|[32mReading monitored data for [board/opticalGroup/hybrid/chip = [1m[33m0/0/0/12[0m[32m][0m
|11:48:16|I|[1m[34m	--> [1m[33mINTERNAL_NTC[1m[34m: [1m[33m20.985 +/- 0.839[1m[34m C[0m
|11:48:16|I|[32mReading monitored data for [board/opticalGroup/hybrid/chip = [1m[33m0/0/0/13[0m[32m][0m
|11:48:21|I|[32mMonitor data for [board/opticalGroup/hybrid/chip = [1m[33m0/0/0/12[0m[32m][0m
|11:48:21|I|[1m[34m	--> [1m[33mHybrid[1m[34m voltage: [1m[33m0.003 +/- 0.000[1m[34m V[0m
|11:48:21|I|[1m[34m	--> [1m[33mHybrid[1m[34m temperature: [1m[33m1.196 +/- 0.048[1m[34m C[0m
|11:48:21|I|[32mMonitor data for [board/opticalGroup/hybrid/chip = [1m[33m0/0/0/13[0m[32m][0m
|11:48:21|I|[1m[34m	--> [1m[33mHybrid[1m[34m voltage: [1m[33m0.003 +/- 0.000[1m[34m V[0m
|11:48:22|I|[1m[34m	--> [1m[33mHybrid[1m[34m temperature: [1m[33m1.196 +/- 0.048[1m[34m C[0m
|11:48:22|I|[1m[34m	--> [1m[33mINTERNAL_NTC[1m[34m: [1m[33m14.725 +/- 0.589[1m[34m C[0m
|11:48:22|I|[32mReading monitored data for [board/opticalGroup/hybrid/chip = [1m[33m0/0/0/12[0m[32m][0m
|11:48:22|E|[1m[31mError when reading back what was written into RD53 reg. [1m[33mEN_CORE_COL_2[1m[31m: wrote = [1m[33m32768[1m[31m, read = [1m[33m48[0m
|11:48:22|I|[1m[34m	--> [1m[33mINTERNAL_NTC[1m[34m: [1m[33m22.137 +/- 0.885[1m[34m C[0m
|11:48:22|I|[32mReading monitored data for [board/opticalGroup/hybrid/chip = [1m[33m0/0/0/13[0m[32m][0m
|11:48:22|E|[1m[31mNo data collected [1m[33m--> retry        [0m
|11:48:22|E|[1m[31mNo data collected [1m[33m--> retry        [0m
|11:48:22|E|[1m[31mNo data collected [1m[33m--> retry        [0m
|11:48:22|E|[1m[31mNo data collected [1m[33m--> retry        [0m
|11:48:22|E|[1m[31mNo data collected [1m[33m--> retry        [0m
|11:48:22|E|[1m[31mNo data collected [1m[33m--> retry        [0m
|11:48:22|E|[1m[31mNo data collected [1m[33m--> retry        [0m
|11:48:22|E|[1m[31mNo data collected [1m[33m--> retry        [0m
|11:48:22|E|[1m[31mNo data collected [1m[33m--> retry        [0m
|11:48:22|E|[1m[31mNo data collected [1m[33m--> retry        [0m
|11:48:22|E|[1m[31m	--> Reached maximum number of attempts ([1m[33m10[1m[31m) without success[0m
pure virtual method called
terminate called without an active exception
