// Seed: 3733057347
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    input  tri1 id_0,
    input  tri1 id_1,
    output wor  id_2,
    output tri0 id_3,
    input  tri0 id_4,
    input  wand id_5
);
  localparam id_7 = -1;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output reg id_2;
  input wire id_1;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  always @(posedge id_4) if (1) id_2 <= 1;
endmodule
