;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	ADD <15, 3
	SUB @127, 106
	SUB @121, 103
	MOV -1, <-20
	JMN -7, @-20
	CMP -7, <-20
	DJN -1, @-20
	SUB 12, @10
	SUB @121, 106
	DAT #5, <32
	MOV -7, <-20
	DAT #5, <32
	DJN -1, @-20
	SUB <0, @2
	ADD <15, 3
	JMZ <527, 106
	JMN 51, 320
	JMZ <127, 106
	JMZ <127, 106
	JMZ <127, 106
	JMZ <127, 106
	MOV -1, <-20
	ADD 270, 60
	MOV -1, <-20
	ADD @127, 106
	CMP @127, 106
	SUB @121, 103
	SUB 1, 0
	ADD @127, 106
	SUB @127, 106
	SUB @127, 106
	SUB @30, @2
	SPL 0, <702
	JMZ <127, 106
	SUB 1, 0
	ADD 270, 60
	SPL 0, <702
	DJN -1, @-20
	SUB @121, 103
	ADD <15, 3
	SUB #72, @200
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
