Info (10281): Verilog HDL Declaration information at ball.sv(109): object "Ball_X_Min" differs only in case from object "Ball_x_min" in the same scope File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/ball.sv Line: 109
Info (10281): Verilog HDL Declaration information at ball.sv(109): object "Ball_X_Max" differs only in case from object "Ball_x_max" in the same scope File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/ball.sv Line: 109
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router_012.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_012.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router_012.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_012.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router_007.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_007.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router_007.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_007.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at HexDriver.sv(23): extended using "x" or "z" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/HexDriver.sv Line: 23
Info (10281): Verilog HDL Declaration information at player1.sv(11): object "player_on" differs only in case from object "Player_on" in the same scope File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/player1.sv Line: 11
Info (10281): Verilog HDL Declaration information at player2.sv(13): object "player_on" differs only in case from object "Player_on" in the same scope File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/player2.sv Line: 13
