
// Verilog netlist produced by program ldbanno, Version Diamond (64-bit) 3.11.0.396.4

// ldbanno -n Verilog -o 6_impltp_vo.vo -w -neg -gui -msgset D:/lab_6/promote.xml 6_impltp.ncd 
// Netlist created on Thu Dec 10 10:47:02 2020
// Netlist written on Thu Dec 10 10:49:32 2020
// Design is for device LCMXO2-4000HC
// Design is for package CSBGA132
// Design is for performance grade 4

`timescale 1 ns / 1 ps

module ds18B20 ( clk, dq, rst, sck, rck, ser, led );
  input  clk, rst;
  output sck, rck, ser;
  output [2:0] led;
  inout  dq;
  wire   n28240, n871_adj_273, n20373, n13124, n833_adj_266, n872_adj_274, 
         n24180, n929, n928, n24181, tens_3_N_323_7, tens_3_N_323_6, n24312, 
         n5_adj_326, n4_adj_325, n24313, tens_3_N_323_5, tens_3_N_323_4, 
         n24311, n7_adj_328, n6_adj_327, tens_3_N_323_3, tens_3_N_323_2, 
         n24310, n9_adj_330, n8_adj_329, tens_3_N_323_1, n10_adj_331, 
         n834_adj_267, n873_adj_275, n835_adj_268, n874_adj_276, n24179, n931, 
         n930, n301_adj_53, n28456, n28465, n13063, n302_adj_54, n28460, 
         n4_adj_300, n24065, n358_adj_61, n357_adj_60, n500_adj_585, n28329, 
         n12461, n6_adj_144, n501_adj_584, n28325, n24308, n592_adj_577, 
         n591_adj_578, n28477, n28464, n337_adj_59, n24064, n360_adj_63, 
         n359_adj_62, n502, n28327, n503_adj_583, n28335, n13308, n28322, 
         n24307, n594_adj_575, n593_adj_576, n28331, n542_adj_582, n24306, 
         n596_adj_573, n595_adj_574, n617, n654, n24045, n24043, n284, n283, 
         n836, n875, n837, n876_adj_277, n24178, n933_adj_283, n932_adj_282, 
         n838, n877, n28239, n878_adj_278, n24177, n935_adj_285, n934_adj_284, 
         n28586, n28566, n12_adj_212, n28597, n256, n28576, n24042, n286, n285, 
         n28476, n28525, n329, n24063, n362_adj_65, n361_adj_64, n1179, n4501, 
         n28381, n13070, n597_adj_572, n282, n879_adj_279, n283_adj_214, 
         n24176, n937_adj_287, n936_adj_286, n284_adj_215, n241_adj_48, 
         n363_adj_66, n28587, temp1_8_N_270_3, n8_adj_211, n24041, n288, n287, 
         temp1_8_N_270_2, n289, n28323, n20409, n28324, n24305, n645_adj_565, 
         n556_adj_581, n12457, n24304, n647_adj_563, n646_adj_564, 
         n557_adj_580, n558_adj_579, n24303, n649_adj_560, n648_adj_562, 
         n28320, n452_adj_588, n24302, n651_adj_558, n650_adj_559, n4502, 
         n28376, n13061, n652_adj_557, count_5, n30, n28584, clk_c, n24040, 
         n28319, n28316, n20389, n609_adj_569, n4_adj_320, n24300, 
         n700_adj_548, n699_adj_549, n774_adj_249, n813_adj_256, n20298, 
         n13127, n775_adj_250, n814_adj_257, n24174, n870_adj_272, n500, 
         n537_adj_129, n28474, n13082, n501, n538, n24061, n592, n591, n28318, 
         n611_adj_568, n24299, n702_adj_546, n701_adj_547, n612_adj_567, 
         n613_adj_566, n24298, n704_adj_544, n703_adj_545, n776_adj_251, 
         n815_adj_258, n777_adj_252, n816_adj_259, n24173, n778_adj_253, 
         n817_adj_260, n779_adj_254, n818_adj_261, n24172, n28317, 
         n396_adj_593, n24297, n706_adj_542, n705_adj_543, n780_adj_255, 
         n819_adj_262, n28243, n820_adj_263, n24171, n28482, n539, n503, n540, 
         n24060, n594, n593, n504, n541, n505, n542, n28478, n24059, n596, 
         n595, n4503, n13033, n28372, n707_adj_541, n281, n821_adj_264, n24170, 
         n662_adj_556, n13100, n20383, n24296, n753_adj_533, n28483, n543, 
         n507, n544, n24058, n598, n597, n562, n599, count_4, count_3, n31, 
         n32, n24039, n663_adj_555, n664_adj_554, n24295, n755_adj_531, 
         n754_adj_532, n28252, n756_adj_241, n20643, n28248, n24169, count_2, 
         count_1, n33, n34, n24038, n665_adj_553, n666_adj_552, n24294, 
         n757_adj_529, n756_adj_530, n718_adj_237, n757_adj_242, n4_adj_416, 
         n28253, n758_adj_243, n24168, n334, n357, n28459, n13107, n24057, 
         n390, n720_adj_238, n759_adj_244, n721_adj_239, n760_adj_245, n24167, 
         n667_adj_551, n668_adj_550, n24293, n759_adj_527, n758_adj_528, n335, 
         n358, n336, n359, n24056, n392, n391, n337, n360, n28484, n361, 
         n28463, n24055, n394, n393, n722_adj_240, n761_adj_246, n28251, 
         n762_adj_247, n24166, n280, n763_adj_248, n24165, count_0, n35, 
         n24037, zpone_3_N_340_7, n28314, n397_adj_592, n24292, n761_adj_525, 
         n760_adj_526, n996, n28293, n20525, n27362, n997_adj_448, n28294, 
         n24036, zpone_3_N_340_5, zpone_3_N_340_6, n998, n28299, n28337, 
         n1004_adj_447, n13552, n28278, zpzone_3_N_333_3, n6_adj_224, n24035, 
         zpone_3_N_340_3, zpone_3_N_340_4, n4504, n28368, n13090, n762_adj_524, 
         n362, n28458, n28486, n28533, n241, n363, n24054, n396, n395, 
         zpzone_3_N_254_2, n4510, n28275, n28339, n24034, zpone_3_N_340_1, 
         zpone_3_N_340_2, n716_adj_540, n13101, n20275, n717_adj_539, n24290, 
         n808_adj_513, n807_adj_514, n28260, n699_adj_230, n28261, n20635, 
         n700_adj_231, n24163, n242, n397, n718_adj_538, n28311, n24289, 
         n810_adj_511, n809_adj_512, n662_adj_228, n701_adj_232, n12110, n663, 
         n702_adj_233, n24162, n664_adj_229, n703_adj_234, n28259, 
         n704_adj_235, n24161, n301, n28469, n28480, n13110, n302, n28473, n4, 
         n24052, n279, n705_adj_236, n24160, n720_adj_537, n721_adj_536, 
         n24288, n812_adj_509, n811_adj_510, n722_adj_220, n723_adj_535, 
         n24287, n814_adj_507, n813_adj_508, n28312, n725_adj_534, n24286, 
         n816_adj_506, n815_adj_208, n642, n28269, n12104, n20627, n24159, 
         n4505, n28363, n13072, n817_adj_505, n604, n643, n28265, n28267, n644, 
         n24158, n770_adj_523, n28308, n20164, n24285, n861_adj_493, n28489, 
         n28479, n24051, n606, n645_adj_225, n28263, n646_adj_226, n28268, 
         n28281, n24157, n28488, n10_adj_419, n24050, n278_adj_213, 
         n647_adj_227, n24156, n771, n772_adj_522, n24284, n863_adj_491, 
         n862_adj_492, n559, n13087, n28457, n560, n28462, n24046, n651, n650, 
         n24047, n557, n558, n649, n648, n24048, n773_adj_521, n774_adj_520, 
         n24283, n865_adj_207, n864_adj_490, n775_adj_519, n776_adj_518, 
         n24282, n867_adj_488, n866_adj_489, n28280, n4654, n28282, n28276, 
         n28273, n24154, n4511, n20729, zpzone_3_N_333_0, n777_adj_517, 
         n778_adj_516, n24281, n869_adj_486, n868_adj_487, n275, n12098, n276, 
         n24153, n24152, temp1_8_N_270_6, n24033, n3_adj_26, n1, 
         temp1_8_N_270_5, temp1_8_N_270_4, n24032, n5_adj_15, n4_adj_24, 
         n24031, n7_adj_13, n6_adj_14, n28309, n780_adj_515, n24280, 
         n871_adj_484, n870_adj_485, n4506, n28359, n13056, n872_adj_483, n554, 
         n24049, n645, n824_adj_504, n20070, n13106, n825_adj_503, n24278, 
         n916_adj_470, n915_adj_471, temp1_8_N_213_1, temp1_8_N_213_0, 
         n8_adj_12, n826_adj_502, n827_adj_501, n24277, n918_adj_201, 
         n917_adj_200, n24150, n284_adj_103, n283_adj_104, n828_adj_500, 
         n829_adj_499, n24276, n920_adj_203, n919_adj_202, n28548, n28547, 
         n20381, temp2_6, n265, n24149, n286_adj_101, n285_adj_102, n3038, 
         n24029, n3478, n3039, n3522, n3040, n3521, n24028, n3480, n3479, 
         n28544, n28590, n23672, n28609, n24148, n288_adj_99, n287_adj_100, 
         n3041, n3042, n24027, n3482, n3481, n3043, n3044, n24026, n3484, 
         n3483, n830_adj_498, n831_adj_497, n24275, n922_adj_205, n921_adj_204, 
         n832_adj_496, n833_adj_495, n24274, n924_adj_176, n923_adj_206, 
         n28306, n835_adj_494, n24273, n926_adj_178, n925_adj_177, n28608, 
         temp2_8_N_286_1, n289_adj_98, n3045, n3046, n24025, n3486, n3485, 
         n3047, n675, n24024, n672, n4507, n13079, n28354, n927_adj_179, 
         n24146, n4496, n4495, n23977, n1526, n1525, n23978, n28411, n28409, 
         n28405, n28412, n176, n24145, n4498, n4497, n19764, n26981, 
         n367_adj_107, n28400, n19751, n28394, n28393, n28414, n24144, n4500, 
         n4499, n28303, n20571, n13108, n24272, n969, n24143, n879_adj_482, 
         n880_adj_481, n24271, n971, n970, n24142, n24141, n28349, n13057, 
         n24140, n4508, n881_adj_480, n882_adj_479, n24270, n973_adj_459, 
         n972_adj_460, n883_adj_478, n884_adj_477, n24269, n975_adj_457, 
         n974_adj_458, n28343, n13097, n13073, n28340, n24139, n4509, 
         n885_adj_476, n886_adj_475, n24268, n977_adj_455, n976_adj_456, n887, 
         n888_adj_474, n24267, n979_adj_453, n978_adj_454, n28338, n32_adj_612, 
         n28304, n890_adj_473, n24266, n981_adj_451, n980_adj_452, 
         n982_adj_450, n232, n28196, n4_adj_418, n28200, n28207, n28198, 
         n28203, n24264, n284_adj_439, n283_adj_96, n28205, n28199, 
         n265_adj_442, n24263, n286_adj_437, n285_adj_438, n990, n1029, n24138, 
         n1086, n991, n1030, n992, n1031, n24137, n1088, n1087, n28204, n28219, 
         n19767, n8_adj_381, n24262, n288_adj_435, n287_adj_436, TMP_0, 
         temp2_8_N_286_3, temp2_0, n673, n993, n1032, n994, n1033, n24136, 
         n1090, n1089, n995, n1034, n28346, n1035, n24135, n1092, n1091, n1248, 
         n4700, n13120, n20449, n289_adj_434, n997, n1036, n28347, n1037, 
         n24134, n1094, n1093, n24261, n2_adj_184, n999, n1038, n1000, n1039, 
         n24133, n1096, n1095, n1001, n1040, n1002, n1041, n28344, n24132, 
         n1098, n1097, n28345, n1042, n377, n1043, n24131, n1100, n1099, n1563, 
         n1564, n24260, n4_adj_186, n3_adj_185, n378_adj_112, n1101, n24022, 
         n3580, n24021, n3571, n3570, n1565, n1566, n24259, n6_adj_188, 
         n5_adj_187, n933, n972, n934, n973, n24129, n935, n974, n936, n975, 
         n24128, n24020, n3573, n3572, n1567, n1568, n24258, n8_adj_190, 
         n7_adj_189, n937, n976, n938, n977, n24127, n939, n978, n940, n979, 
         n24126, n28589, n24019, n3575, n3574, n1569, n1570, n24257, 
         n10_adj_192, n9_adj_191, n941, n980, n28352, n981, n24125, n28573, 
         n3576, n1571, n1572, n24256, n12_adj_194, n11_adj_193, n943, n982, 
         n944, n983, n28350, n24124, cnt_16, cnt_15, n74, n75, clk_c_enable_53, 
         n13772, n24017, n1573, n1574, n24255, n14_adj_196, n13_adj_195, n1575, 
         n1576, n24254, n16_adj_198, n15_adj_197, n28351, n984, n376, n985, 
         n24123, n1577, n17_adj_199, n876, n915, n24122, cnt_14, cnt_13, n76, 
         n77, n24016, cnt_12, cnt_11, n78, n79, n24015, n1516, n24252, 
         n3_adj_83, n2_adj_82, cnt_10, cnt_9, n80, n81, n24014, n1517, n1518, 
         n24251, n5_adj_85, n4_adj_84, n1519, n1520, n24250, n7_adj_87, 
         n6_adj_86, n28357, n916, n878_adj_169, n917, n24121, n879_adj_170, 
         n918, n880_adj_171, n919, n24120, n881, n920, n882_adj_172, n921, 
         n24119, n1521, n1522, n24249, n9_adj_89, n8_adj_88, cnt_8, cnt_7, n82, 
         n83, n24013, n1523, n1524, n24248, n11_adj_91, n10_adj_90, n883, n922, 
         n884_adj_173, n923, n24118, n24247, n13, n12, n1527, n1528, n24246, 
         n15, n14_adj_92, cnt_6, cnt_5, n84, n85, n24012, n1529, n1530, n24245, 
         n17, n16, n885_adj_174, n924, n886_adj_175, n925, n28355, n24117, 
         cnt_4, cnt_3, n86, n87, n24011, cnt_2, cnt_1, n88, n89, n24010, 
         n28356, n926, n375, n927, n24116, n1531, n18_adj_93, zpone_3_N_304_8, 
         n24243, n3_adj_32, n2_adj_31, n819_adj_150, n858, n820_adj_151, n859, 
         n24114, n555, n556, n647, n646, zpone_3_N_304_7, zpone_3_N_304_6, 
         n24242, n5_adj_34, n4_adj_33, zpone_3_N_304_5, zpone_3_N_304_4, 
         n24241, n7_adj_36, n6_adj_35, n821_adj_152, n860, n822_adj_153, 
         n861_adj_160, n24113, zpone_3_N_304_3, zpone_3_N_304_2, n24240, 
         n9_adj_38, n8_adj_37, n28567, n23976, cnt_0, n90, n823_adj_154, 
         n862_adj_161, n824_adj_155, n863_adj_162, n24112, n24009, 
         tens_3_N_323_9, n4694, n4695, n24008, tens_3_N_323_8, n825_adj_156, 
         n864_adj_163, n826_adj_157, n865_adj_164, n24111, zpone_3_N_304_1, 
         n10_adj_39, tens_3_N_294_8, n24238, n3, n2, n827_adj_158, 
         n866_adj_165, n828_adj_159, n867_adj_166, n28360, n24110, n28361, 
         n868_adj_167, n374, n869_adj_168, n24109, n1510, n1511, n23975, 
         tens_3_N_294_7, tens_3_N_294_6, n24237, n5, n4_adj_11, tens_3_N_294_5, 
         tens_3_N_294_4, n24236, n7, n6_adj_10, n4696, n4697, n20399, n28234, 
         n24007, n4698, n13122, n20407, n4699, n28228, ones_3_N_238_3, n24006, 
         tens_3_N_294_3, tens_3_N_294_2, n24235, n9, n8, n28366, n801, n24108, 
         n28466, n653, n652, tens_3_N_294_1, n10, key_div_19, n86_adj_394, 
         key_div_19__N_136, n24234, key_div_18, key_div_17, n87_adj_395, 
         n88_adj_396, n24233, key_div_16, key_div_15, n89_adj_397, n90_adj_398, 
         n24232, key_div_14, key_div_13, n91, n92, n24231, n763_adj_136, n802, 
         n764_adj_137, n803, n24107, n28226, ones_3_N_238_2, n4701, n28222, 
         ones_3_N_238_1, n24005, n4702, n27372, ones_3_N_314_0, n765, n804, 
         n766, n805, n24106, n950_adj_393, key_div_12, key_div_11, n93, n94, 
         n24230, n24004, n767_adj_138, n806, n768_adj_139, n807_adj_145, 
         n24105, n769, n808_adj_146, n770_adj_140, n809_adj_147, n28364, 
         n24104, key_div_10, key_div_9, n95, n96, n24229, n28365, n810_adj_148, 
         n373_adj_111, n811_adj_149, n24103, key_div_8, key_div_7, n97, n98, 
         n24228, n24003, key_div_6, key_div_5, n99, n100, n24227, n705_adj_130, 
         n744, n706_adj_131, n745, n24101, key_div_4, key_div_3, n101, n102, 
         n24226, key_div_2, key_div_1, n103, n104, n24225, key_div_0, n105, 
         n334_adj_347, n357_adj_351, n28167, n13116, n24224, n390_adj_364, 
         n707_adj_132, n746, n708_adj_133, n747, n24100, n335_adj_348, 
         n358_adj_352, n336_adj_349, n359_adj_353, n24223, n392_adj_366, 
         n391_adj_365, n24002, n709_adj_134, n748, n710, n749, n24099, 
         n337_adj_350, n360_adj_354, n28175, n361_adj_355, n28168, n24222, 
         n394_adj_368, n393_adj_367, n28166, n362_adj_356, n28190, n28177, 
         n241_adj_338, n363_adj_357, n24221, n396_adj_370, n395_adj_369, n711, 
         n750, n712, n751, n28369, n24098, n242_adj_339, n397_adj_371, n28370, 
         n752, n372_adj_110, n753_adj_135, n24097, n301_adj_343, n28170, 
         n13117, n28174, n302_adj_344, n28171, n4_adj_41, n24219, n28179, 
         n28173, n24218, n28178, n329_adj_346, n24217, n648_adj_122, n687, 
         n24096, n649_adj_123, n688, n650_adj_124, n689, n24095, n651_adj_125, 
         n690, n652_adj_126, n691, n24094, n653_adj_127, n692, n654_adj_128, 
         n693, n28373, n24093, n24215, n24360, n24359, n28404, n363_adj_106, 
         n24358, n28396, n32_adj_446, n28391, n28390, n24357, n24356, n28374, 
         n694, n371_adj_109, n695, n24092, n24214, n24355, zpzone_3_N_333_6, 
         n28362, n28358, n28291, n24354, n24001, n9_adj_9, n24000, n28295, 
         n28297, n945_adj_462, n24353, n28342, n28292, n20423, n13121, n24213, 
         n13119, n20475, n24212, n608, n28445, n13091, n609, n24351, n700, 
         n699, n27368, n27246, n23681, n23999, n1059_adj_310, n1098_adj_313, 
         n24211, n1155, n610, n611, n24350, n702, n701, n612, n613, n24349, 
         n704, n703, n614, n615, n28447, n24348, n706, n705, n591_adj_117, 
         n630, n592_adj_118, n631, n24090, n28451, n24347, n708, n707, n709, 
         n1060_adj_311, n1099_adj_314, n1061_adj_312, n1100_adj_315, n24210, 
         n1157, n1156, n1062, n1101_adj_316, n1063, n1102, n24209, n1159, 
         n1158, n23997, n662, n28437, n13092, n24346, n753, n28441, n664, 
         n24345, n755, n754, n593_adj_119, n632, n28379, n633, n24089, n1064, 
         n1103, n1065, n1104, n24208, n1161, n1160, n665, n666, n24344, n757, 
         n756, n667, n668, n24343, n759, n758, n669, n670, n28439, n24342, 
         n761, n760, n1066, n1105, n1067, n1106, n24207, n1163, n1162, 
         n595_adj_120, n634, n596_adj_121, n635, n28377, n24088, n28378, n636, 
         n370_adj_108, n637, n24087, n534, n573, n24086, n23996, 
         ones_3_N_237_3, n23995, n28440, n24341, n763, n762, n1068, n1107, 
         n1069, n1108, n24206, n1165, n1164, ones_3_N_237_2, n28542, n23994, 
         n11_adj_22, n23992, n174, n173, n535, n574, n536, n575, n24085, 
         n23991, n287_adj_288, n175, n23990, n397_adj_209, n342, n23989, n452, 
         n23987, n764, n716, n13058, n28430, n717, n24339, n808, n807, n1070, 
         n1109, n28227, n1110, n24205, n1167, n1166, n537, n576, n28385, n577, 
         n28382, n24084, n718, n719, n24338, n810, n809, n720, n721, n24337, 
         n812, n811, n286_adj_217, n1111, n287_adj_218, n24204, n1169, n1168, 
         n23986, n28380, n578, n28388, n369, n579, n24083, n722, n723, n24336, 
         n814, n813, n724, n725, n28431, n24335, n816, n815, n288_adj_219, 
         n28230, n1041_adj_301, n1003, n1042_adj_302, n24202, n28433, n24334, 
         n818, n817, n1004, n1043_adj_303, n1005, n1044, n24201, 
         zpzone_3_N_253_3, n23985, n1006, n1045, n1007, n1046, n24200, n477, 
         n28383, n478, n28386, n4_adj_221, n24081, n28392, n28387, n24080, 
         n1008, n1047_adj_304, n1009, n1048, n24199, n1010, n1049_adj_305, 
         n1011, n1050_adj_306, n24198, n819_adj_6, n770, n28425, n13059, 
         n24333, n861, n1012, n1051_adj_307, n28229, n1052_adj_308, n24197, 
         n28428, n772, n24332, n863, n862, n285_adj_216, n1053_adj_309, n24196, 
         n773, n774, n24331, n865, n864, n775, n776, n24330, n867, n866, n481, 
         n521, n24079, n777, n778, n24329, n869, n868, n779, n780, n28426, 
         n24328, n871, n870, n28427, n28424, n24327, n873, n872, n945, 
         n984_adj_291, n24195, n874, n824_adj_4, n13065, n28420, n825_adj_7, 
         n24325, n916_adj_415, n915_adj_608, n946, n985_adj_292, n947, n986, 
         n24194, n392_adj_210, n28497, n4_adj_95, n28518, n28528, n28502, 
         n28517, n24077, n484, n483, n826_adj_27, n827_adj_29, n24324, 
         n918_adj_409, n917_adj_414, n948, n987, n949, n988, n24193, n28521, 
         n28507, n28523, n28506, n28522, n24076, n486, n485, zpzone_3_N_253_2, 
         zpzone_3_N_253_1, n23984, n950, n989, n951, n990_adj_293, n24192, 
         n828_adj_28, n829_adj_1, n24323, n920_adj_410, n919_adj_411, n830, 
         n831, n24322, n922_adj_400, n921_adj_399, n28520, n2_adj_642, n24075, 
         n488, n487, n832_adj_2, n28423, n24321, n924_adj_402, n923_adj_401, 
         n952, n991_adj_294, n953, n992_adj_295, n24191, n489, n954, 
         n993_adj_296, n28232, n994_adj_297, n24190, n446, n28499, n13081, 
         n24074, n11, n834_adj_3, n835, n28421, n24320, n926_adj_404, 
         n925_adj_403, n23982, n28422, n24319, n928_adj_406, n927_adj_405, 
         n995_adj_298, n24189, n929_adj_407, n447, n448, n24073, n888, 
         n927_adj_281, n889, n24187, n449, n28510, n28504, n24072, n24317, 
         n3_adj_374, n2_adj_373, n24316, n5_adj_376, n4_adj_375, n890, n891, 
         n24186, n28490, n28513, n24071, n23981, n892, n893, n24185, n23980, 
         n23979, n24315, n7_adj_378, n6_adj_377, n894, n895, n24184, 
         n334_adj_56, n28450, n13044, n24070, n390_adj_74, n896, n28235, 
         n24183, n24182, n335_adj_57, n336_adj_58, n24069, n392_adj_76, 
         n391_adj_75, n28468, n28453, n24068, n394_adj_78, n393_adj_77, n28446, 
         n28471, n24067, n396_adj_80, n395_adj_79, n8_adj_379, n831_adj_265, 
         n242_adj_49, n397_adj_81, n3_adj_324, n2_adj_323, GET_TMP_CNT_3, 
         GET_TMP_CNT_1, GET_TMP_CNT_0, GET_TMP_CNT_2, n26655, clk_c_enable_41, 
         n7_adj_21, n833, n834, n13768, n832, n19561, n28561, n13467, n28550, 
         READ_BIT_CNT_0, READ_BIT_CNT_1, n768, clk_c_enable_43, n767, 
         clk_c_enable_33, n26918, STATE_3, n7_adj_40, n14_adj_561, 
         STATE_3_N_144_0, clk_c_enable_51, n3092, STATE_0, n27169, n3_adj_589, 
         STATE_2, n10_adj_269, WRITE_LOW_CNT_1, n20679, WRITE_LOW_CNT_0, 
         STATE_3_N_144_1, n27381, STATE_1, n3532, n28593, n26850, 
         STATE_3_N_144_2, clk_c_enable_13, n26896, n28557, n7_adj_280, 
         STATE_3_N_144_3, clk_c_enable_14, tmp_bit, n28605, n28607, n829, 
         n13531, WRITE_BYTE_CNT_3, clk_c_enable_35, WRITE_BYTE_CNT_0, n3534, 
         clk_c_enable_37, WRITE_BYTE_CNT_1, WRITE_BYTE_CNT_2, n317, n318, 
         n28630, n28580, WRITE_BYTE_FLAG_0, n28581, WRITE_BYTE_FLAG_1, n28592, 
         n3071, n3057, WRITE_HIGH_CNT_0, n1_adj_30, clk_c_enable_45, n24719, 
         n13557, WRITE_HIGH_CNT_1, n307, n28601, clk_c_enable_50, n24718, 
         n3053, rst_c, btnflag, n27567, clk_c_enable_6, n197, clk_temp, 
         clk_temp_N_391, n28188, n28187, n235_adj_336, n238_adj_337, dq_out, 
         dq_N_403, n6_adj_672, dq_N_376, n269_adj_341, n3_adj_382, n28626, 
         dq_N_413, dq_N_377, n27374, mode, mode_N_397, n27076, n2_adj_408, 
         n15_adj_413, n27262, ser_N_380_0, ser_N_380_1, n28595, ser_N_380_3, 
         ser_N_380_2, placecnt_4, placecnt_4_N_367_4, sck_N_88_enable_3, 
         sck_c_1, n28599, rck_N_378, rck_c, n14_adj_412, n27260, segcnt_1, 
         segcnt_0, n13140, n2089, n13760, segcnt_2, n13142, n27274, 
         placecnt_4_N_367_1, n28596, placecnt_4_N_367_3, placecnt_4_N_367_2, 
         n28600, n27400, n20745, n3286, ser_N_379, ser_c, n824, n825, n13513, 
         n13516, n822, n823, n13534, n13537, n820, n821, n13525, n13519, 
         n6_adj_23, n28606, n819, n13543, n827, n13522, n826, n828, n13540, 
         n13528, clk_temp_enable_1, n26989, n27272, n28570, n28602, 
         clk_c_enable_49, write_temp_1, clk_c_enable_48, n29287, write_temp_2, 
         n26983, n7_adj_299, n7_adj_318, write_temp_6, write_temp_7, 
         cycledata_46_N_70_1, n28193, n28218, n27401, n6_adj_619, n27402, 
         n11380, n27403, n265_adj_387, zpone_3_N_246_0, cycledata_31_N_74_1, 
         cycledata_31_N_74_2, n28237, n27407, n28238, n27221, n13020, n27408, 
         n27409, cycledata_63_N_66_2, cycledata_63_N_66_1, n28163, n28633, 
         n238, n120, n28514, n19_adj_680, n28555, n28604, n111, n28271, 
         cycledata_15_N_78_0, n28270, n28272, n28039, n28554, n28617, 
         n238_adj_385, n378_adj_73, n28434, n27774, n27777, n370_adj_360, 
         n28164, n378_adj_363, n27780, n26906, n28575, n20703, n3_adj_386, 
         n28254, n28432, cycledata_31_N_74_3, n28579, n28162, n28436, 
         cycledata_63_N_66_3, zpzone_3_N_333_4, n28283, n60, n20585, n45, 
         n20743, ser_N_380_5, ser_N_380_4, n27399, n27398, cycledata_62, n57, 
         tens_3_N_230_0, n378, n28438, n38, n42, cycledata_46, 
         cycledata_46_N_70_3, n28192, n27336, n1124, n27334, n27159, n1119, 
         n21, n29, n14_adj_423, n26, cycledata_30, n27346, n28035, n27384, 
         n28636, n272, n27300, n941_adj_465, n940_adj_466, n27294, n26955, 
         n950_adj_461, n5_adj_222, n2_adj_223, n27326, n27330, n1057, n27280, 
         n1049, n27320, n27324, n878, n882, n27117, n896_adj_469, n27356, 
         n27883, n13490, n67, n58, n73, n33_adj_20, n28613, n24785, n27846, 
         n27848, n28560, n28639, n238_adj_47, n120_adj_42, n28501, n29285, 
         n28183, n268_adj_340, n14_adj_595, n278_adj_342, n28181, n231, n28247, 
         n28250, n10_adj_603, n230, n258, n257, n27714, n10_adj_604, n259, 
         n7_adj_663, n304_adj_345, n28191, n28184, n28180, n12_adj_372, n202, 
         n203_adj_445, n28210, n28206, n211, n206, n28264, n208, n260, n204, 
         n28258, n203, n28246, n28279, n28277, n14_adj_425, n269_adj_51, 
         n268_adj_50, n28492, n28481, n278_adj_52, n304_adj_55, n235_adj_444, 
         n28220, n28211, ones_3_N_314_5, n28214, n172, n28215, n304, n269, 
         n14_adj_417, n268, n28500, n278, n28493, n28526, n28494, n28505, 
         n236_adj_46, n235_adj_45, n28535, n28503, n236, n28519, n235, n28536, 
         n28531, n28_adj_427, n27013, n339, n338, n28532, n15_adj_449, 
         n16_adj_426, n28543, n27819, n297, n10_adj_115, n4_adj_5, n10_adj_332, 
         n14_adj_322, n939_adj_467, n141, n106, n10_adj_665, n14_adj_661, 
         n28165, n28285, n175_adj_424, n12_adj_613, n15_adj_610, n14_adj_611, 
         n4_adj_657, n1125, n4_adj_649, n12_adj_628, n4_adj_664, n4_adj_18, 
         n6_adj_116, n28367, n10_adj_626, n14_adj_623, n14_adj_621, 
         n13_adj_624, n15_adj_620, n4_adj_640, n28371, n28375, n6_adj_8, 
         n12_adj_625, n4_adj_639, n18, n22, n1051, n10_adj_614, n4_adj_675, 
         n28384, n28298, n28296, n28189, n120_adj_334, n161, n28186, 
         n6_adj_630, n4_adj_627, n28397, n28334, n28333, n28330, n4_adj_671, 
         n10_adj_683, n28176, n4_adj_114, n28255, n28401, n28413, n28389, 
         n28_adj_571, n28257, n28406, n28407, n32_adj_113, n28023, n28442, n37, 
         n28024, n28398, n28403, n28410, n30_adj_570, n28266, n16_adj_646, 
         n15_adj_647, n14_adj_389, n15_adj_380, n13_adj_391, n15_adj_669, 
         n14_adj_670, n14_adj_16, n10_adj_17, n12_adj_615, n28419, n28598, 
         n20621, n28418, n28202, n272_adj_441, n297_adj_433, n28429, n28435, 
         n262, n6_adj_648, n263, n264_adj_443, n293, n292, n8_adj_641, n28443, 
         n28444, n28454, n28452, n28472, n28553, n9_adj_666, n10_adj_333, 
         n6_adj_682, n4_adj_635, n4_adj_94, ones_3_N_314_8, ones_3_N_314_6, 
         n28217, n28213, n28208, n28508, n27812, n28348, n28534, n28572, n264, 
         n27090, n272_adj_105, n20263, n7_adj_321, n28549, n17_adj_141, 
         n8_adj_319, n285_adj_289, n28539, n284_adj_290, n28527, n28538, 
         n28569, n28558, n28559, n297_adj_97, n28551, n28582, n1061, n1060, 
         n5_adj_468, n371, n17_adj_422, n367, n7_adj_674, n8_adj_673, 
         n8_adj_636, n372, n370, n9_adj_420, n7_adj_637, n371_adj_361, 
         n11_adj_596, n372_adj_362, n9_adj_668, n367_adj_358, n19_adj_598, 
         n368_adj_359, n10_adj_667, n15_adj_631, n14_adj_632, n28353, 
         n17_adj_430, n371_adj_70, n7_adj_659, n367_adj_67, n8_adj_658, 
         n8_adj_660, n372_adj_71, n9_adj_428, n370_adj_69, n7_adj_662, 
         n17_adj_654, n16_adj_655, n932, n12_adj_656, n933_adj_180, n4_adj_472, 
         n24892, n7_adj_384, n944_adj_463, n943_adj_464, n942, n28610, n28612, 
         n28231, n266, n20653, n9_adj_605, n11_adj_606, n28022, n28249, n28242, 
         n110, n28244, n296, n7_adj_643, n302_adj_432, n14_adj_652, n1117, 
         n28225, n13_adj_653, n28221, n28194, n4_adj_651, n8_adj_633, 
         n7_adj_634, n28284, n169, n192, n1118_adj_317, n1126, n28224, n1127, 
         n1122, n1123, n27284, n1121, n1120, n20_adj_335, n27290, n14_adj_644, 
         n13_adj_645, n27211, n934_adj_181, n28301, n936_adj_182, n937_adj_183, 
         n28195, ones_3_N_314_2, n28310, n28223, n26996, n27149, n1054, n1052, 
         n27276, n1047, n1055, n1053, n1056, n1050, n1059, n1058, n27131, 
         n27125, n889_adj_601, n27266, n888_adj_600, n884, n880, n890_adj_602, 
         n885, n887_adj_599, n886, n879, n27109, n28574, n27429, n6_adj_677, 
         n26795, n27205, n28577, n28614, n28562, n27047, n206_adj_609, n27183, 
         n28182, n28313, n10_adj_586, n28315, n28201, n28611, n28591, n28245, 
         n20695, n20809, n28571, n28233, n20, n14_adj_44, n27288, n4_adj_638, 
         n28336, n20_adj_587, n28341, n19_adj_590, n18_adj_591, n28236, 
         n13_adj_681, n23, n13489, n368, n373, n28241, n28585, n14, 
         n10_adj_594, n28402, n28565, n28169, n190, n1118, n28563, n27962, 
         n27963, n26870, n28583, n27964, n20515, n20785, n28588, n28594, 
         n5_adj_25, n6_adj_19, n28546, n26924, n6_adj_622, n27498, n4_adj_629, 
         n28332, n27800, n27053, n28040, n28415, n945_adj_392, n302_adj_440, 
         n28541, n24, n20_adj_617, n22_adj_616, n16_adj_618, n28416, 
         n10_adj_650, n28098, n13103, n27238, n28417, n20501, n28209, 
         n15_adj_429, n19_adj_431, n15_adj_421, n19, n28449, n373_adj_72, 
         n126_adj_43, n28455, n28470, n368_adj_68, n126, n28448, n28467, 
         n28487, n28302, n28485, n28300, n28305, n15_adj_597, n28495, n28307, 
         n28512, n27813, n28491, n28498, n4_adj_676, led_2__N_1, n9_adj_143, 
         n15_adj_142, VCC_net, VCCI;

  SLICE_0 SLICE_0( .D1(n28240), .C1(n871_adj_273), .B1(n20373), .A1(n13124), 
    .D0(n833_adj_266), .C0(n872_adj_274), .B0(n20373), .A0(n13124), 
    .FCI(n24180), .F0(n929), .F1(n928), .FCO(n24181));
  SLICE_1 SLICE_1( .A1(tens_3_N_323_7), .A0(tens_3_N_323_6), .FCI(n24312), 
    .F0(n5_adj_326), .F1(n4_adj_325), .FCO(n24313));
  SLICE_2 SLICE_2( .A1(tens_3_N_323_5), .A0(tens_3_N_323_4), .FCI(n24311), 
    .F0(n7_adj_328), .F1(n6_adj_327), .FCO(n24312));
  SLICE_3 SLICE_3( .A1(tens_3_N_323_3), .B0(tens_3_N_323_2), .FCI(n24310), 
    .F0(n9_adj_330), .F1(n8_adj_329), .FCO(n24311));
  SLICE_4 SLICE_4( .B1(tens_3_N_323_1), .F1(n10_adj_331), .FCO(n24310));
  SLICE_5 SLICE_5( .D1(n834_adj_267), .C1(n873_adj_275), .B1(n13124), 
    .A1(n20373), .D0(n835_adj_268), .C0(n874_adj_276), .B0(n13124), 
    .A0(n20373), .FCI(n24179), .F0(n931), .F1(n930), .FCO(n24180));
  SLICE_6 SLICE_6( .D1(n301_adj_53), .C1(n28456), .B1(n28465), .A1(n13063), 
    .D0(n302_adj_54), .C0(n28460), .B0(n4_adj_300), .A0(n28465), .FCI(n24065), 
    .F0(n358_adj_61), .F1(n357_adj_60));
  SLICE_7 SLICE_7( .D1(n500_adj_585), .C1(n28329), .B1(n12461), 
    .A1(n6_adj_144), .D0(n501_adj_584), .C0(n28325), .B0(n500_adj_585), 
    .A0(n28329), .FCI(n24308), .F0(n592_adj_577), .F1(n591_adj_578));
  SLICE_8 SLICE_8( .D1(n28477), .C1(n28464), .B1(n13063), .A1(n28465), 
    .A0(n337_adj_59), .FCI(n24064), .F0(n360_adj_63), .F1(n359_adj_62), 
    .FCO(n24065));
  SLICE_9 SLICE_9( .D1(n502), .C1(n28327), .B1(n500_adj_585), .A1(n28329), 
    .D0(n503_adj_583), .C0(n28335), .B0(n13308), .A0(n28322), .FCI(n24307), 
    .F0(n594_adj_575), .F1(n593_adj_576), .FCO(n24308));
  SLICE_10 SLICE_10( .D1(n28335), .C1(n28331), .B1(n500_adj_585), .A1(n28329), 
    .D0(n28335), .C0(n542_adj_582), .B0(n500_adj_585), .A0(n28329), 
    .FCI(n24306), .F0(n596_adj_573), .F1(n595_adj_574), .FCO(n24307));
  SLICE_11 SLICE_11( .B1(n617), .F1(n654), .FCO(n24045));
  SLICE_12 SLICE_12( .FCI(n24043), .F0(n284), .F1(n283));
  SLICE_13 SLICE_13( .D1(n836), .C1(n875), .B1(n20373), .A1(n13124), .D0(n837), 
    .C0(n876_adj_277), .B0(n20373), .A0(n13124), .FCI(n24178), 
    .F0(n933_adj_283), .F1(n932_adj_282), .FCO(n24179));
  SLICE_14 SLICE_14( .D1(n838), .C1(n877), .B1(n13124), .A1(n20373), 
    .D0(n28239), .C0(n878_adj_278), .B0(n13124), .A0(n20373), .FCI(n24177), 
    .F0(n935_adj_285), .F1(n934_adj_284), .FCO(n24178));
  SLICE_15 SLICE_15( .D1(n28586), .C1(n28566), .A1(n12_adj_212), .D0(n28597), 
    .C0(n256), .B0(n28586), .A0(n28576), .FCI(n24042), .F0(n286), .F1(n285), 
    .FCO(n24043));
  SLICE_16 SLICE_16( .D1(n28476), .C1(n28525), .B1(n28465), .A1(n13063), 
    .D0(n28525), .C0(n329), .B0(n28465), .A0(n13063), .FCI(n24063), 
    .F0(n362_adj_65), .F1(n361_adj_64), .FCO(n24064));
  SLICE_17 SLICE_17( .D1(n1179), .C1(n4501), .B1(n28381), .A1(n13070), 
    .F1(n597_adj_572), .FCO(n24306));
  SLICE_18 SLICE_18( .D1(n282), .C1(n879_adj_279), .B1(n20373), .A1(n13124), 
    .B0(n283_adj_214), .FCI(n24176), .F0(n937_adj_287), .F1(n936_adj_286), 
    .FCO(n24177));
  SLICE_19 SLICE_19( .A1(n284_adj_215), .FCO(n24176));
  SLICE_20 SLICE_20( .B1(n241_adj_48), .F1(n363_adj_66), .FCO(n24063));
  SLICE_21 SLICE_21( .D1(n28587), .C1(temp1_8_N_270_3), .B1(n28586), 
    .A1(n12_adj_212), .D0(temp1_8_N_270_3), .C0(n8_adj_211), .B0(n28586), 
    .A0(n12_adj_212), .FCI(n24041), .F0(n288), .F1(n287), .FCO(n24042));
  SLICE_22 SLICE_22( .B1(temp1_8_N_270_2), .F1(n289), .FCO(n24041));
  SLICE_23 SLICE_23( .D0(n28323), .C0(n591_adj_578), .B0(n20409), .A0(n28324), 
    .FCI(n24305), .F0(n645_adj_565));
  SLICE_24 SLICE_24( .D1(n28324), .C1(n592_adj_577), .B1(n20409), .A1(n28323), 
    .D0(n556_adj_581), .C0(n593_adj_576), .B0(n20409), .A0(n12457), 
    .FCI(n24304), .F0(n647_adj_563), .F1(n646_adj_564), .FCO(n24305));
  SLICE_25 SLICE_25( .D1(n557_adj_580), .C1(n594_adj_575), .B1(n20409), 
    .A1(n12457), .D0(n558_adj_579), .C0(n595_adj_574), .B0(n20409), 
    .A0(n12457), .FCI(n24303), .F0(n649_adj_560), .F1(n648_adj_562), 
    .FCO(n24304));
  SLICE_26 SLICE_26( .D1(n28320), .C1(n596_adj_573), .B1(n28322), .A1(n28335), 
    .D0(n452_adj_588), .C0(n597_adj_572), .B0(n20409), .A0(n12457), 
    .FCI(n24302), .F0(n651_adj_558), .F1(n650_adj_559), .FCO(n24303));
  SLICE_27 SLICE_27( .D1(n1179), .C1(n4502), .B1(n28376), .A1(n13061), 
    .F1(n652_adj_557), .FCO(n24302));
  SLICE_28 SLICE_28( .A0(count_5), .DI0(n30), .LSR(n28584), .CLK(clk_c), 
    .FCI(n24040), .F0(n30), .Q0(count_5));
  SLICE_29 SLICE_29( .D1(n28319), .C1(n645_adj_565), .B1(n28316), .A1(n20389), 
    .D0(n609_adj_569), .C0(n646_adj_564), .B0(n20389), .A0(n4_adj_320), 
    .FCI(n24300), .F0(n700_adj_548), .F1(n699_adj_549));
  SLICE_30 SLICE_30( .D1(n774_adj_249), .C1(n813_adj_256), .B1(n20298), 
    .A1(n13127), .D0(n775_adj_250), .C0(n814_adj_257), .B0(n20298), 
    .A0(n13127), .FCI(n24174), .F0(n871_adj_273), .F1(n870_adj_272));
  SLICE_31 SLICE_31( .D1(n500), .C1(n537_adj_129), .B1(n28474), .A1(n13082), 
    .D0(n501), .C0(n538), .B0(n28474), .A0(n13082), .FCI(n24061), .F0(n592), 
    .F1(n591));
  SLICE_32 SLICE_32( .D1(n28318), .C1(n647_adj_563), .B1(n20389), .A1(n28316), 
    .D0(n611_adj_568), .C0(n648_adj_562), .B0(n20389), .A0(n28316), 
    .FCI(n24299), .F0(n702_adj_546), .F1(n701_adj_547), .FCO(n24300));
  SLICE_33 SLICE_33( .D1(n612_adj_567), .C1(n649_adj_560), .B1(n28316), 
    .A1(n20389), .D0(n613_adj_566), .C0(n650_adj_559), .B0(n28316), 
    .A0(n20389), .FCI(n24298), .F0(n704_adj_544), .F1(n703_adj_545), 
    .FCO(n24299));
  SLICE_34 SLICE_34( .D1(n776_adj_251), .C1(n815_adj_258), .B1(n20298), 
    .A1(n13127), .D0(n777_adj_252), .C0(n816_adj_259), .B0(n20298), 
    .A0(n13127), .FCI(n24173), .F0(n873_adj_275), .F1(n872_adj_274), 
    .FCO(n24174));
  SLICE_35 SLICE_35( .D1(n778_adj_253), .C1(n817_adj_260), .B1(n13127), 
    .A1(n20298), .D0(n779_adj_254), .C0(n818_adj_261), .B0(n13127), 
    .A0(n20298), .FCI(n24172), .F0(n875), .F1(n874_adj_276), .FCO(n24173));
  SLICE_36 SLICE_36( .D1(n28317), .C1(n651_adj_558), .B1(n20389), .A1(n28316), 
    .D0(n396_adj_593), .C0(n652_adj_557), .B0(n20389), .A0(n28316), 
    .FCI(n24297), .F0(n706_adj_542), .F1(n705_adj_543), .FCO(n24298));
  SLICE_37 SLICE_37( .D1(n780_adj_255), .C1(n819_adj_262), .B1(n20298), 
    .A1(n13127), .D0(n28243), .C0(n820_adj_263), .B0(n20298), .A0(n13127), 
    .FCI(n24171), .F0(n877), .F1(n876_adj_277), .FCO(n24172));
  SLICE_38 SLICE_38( .D1(n28482), .C1(n539), .B1(n28474), .A1(n13082), 
    .D0(n503), .C0(n540), .B0(n28474), .A0(n13082), .FCI(n24060), .F0(n594), 
    .F1(n593), .FCO(n24061));
  SLICE_39 SLICE_39( .D1(n504), .C1(n541), .B1(n28474), .A1(n13082), .D0(n505), 
    .C0(n542), .B0(n28478), .A0(n13082), .FCI(n24059), .F0(n596), .F1(n595), 
    .FCO(n24060));
  SLICE_40 SLICE_40( .D1(n1179), .C1(n4503), .B1(n13033), .A1(n28372), 
    .F1(n707_adj_541), .FCO(n24297));
  SLICE_41 SLICE_41( .D1(n281), .C1(n821_adj_264), .B1(n13127), .A1(n20298), 
    .B0(n282), .FCI(n24170), .F0(n879_adj_279), .F1(n878_adj_278), 
    .FCO(n24171));
  SLICE_42 SLICE_42( .D0(n662_adj_556), .C0(n699_adj_549), .B0(n13100), 
    .A0(n20383), .FCI(n24296), .F0(n753_adj_533));
  SLICE_43 SLICE_43( .D1(n28483), .C1(n543), .B1(n28474), .A1(n13082), 
    .D0(n507), .C0(n544), .B0(n28474), .A0(n13082), .FCI(n24058), .F0(n598), 
    .F1(n597), .FCO(n24059));
  SLICE_44 SLICE_44( .A1(n283_adj_214), .FCO(n24170));
  SLICE_45 SLICE_45( .A1(n562), .F1(n599), .FCO(n24058));
  SLICE_46 SLICE_46( .A1(count_4), .A0(count_3), .DI1(n31), .DI0(n32), 
    .LSR(n28584), .CLK(clk_c), .FCI(n24039), .F0(n32), .Q0(count_3), .F1(n31), 
    .Q1(count_4), .FCO(n24040));
  SLICE_47 SLICE_47( .D1(n663_adj_555), .C1(n700_adj_548), .B1(n20383), 
    .A1(n13100), .D0(n664_adj_554), .C0(n701_adj_547), .B0(n20383), 
    .A0(n13100), .FCI(n24295), .F0(n755_adj_531), .F1(n754_adj_532), 
    .FCO(n24296));
  SLICE_48 SLICE_48( .D0(n28252), .C0(n756_adj_241), .B0(n20643), .A0(n28248), 
    .FCI(n24169), .F0(n813_adj_256));
  SLICE_49 SLICE_49( .A1(count_2), .A0(count_1), .DI1(n33), .DI0(n34), 
    .LSR(n28584), .CLK(clk_c), .FCI(n24038), .F0(n34), .Q0(count_1), .F1(n33), 
    .Q1(count_2), .FCO(n24039));
  SLICE_50 SLICE_50( .D1(n665_adj_553), .C1(n702_adj_546), .B1(n13100), 
    .A1(n20383), .D0(n666_adj_552), .C0(n703_adj_545), .B0(n13100), 
    .A0(n20383), .FCI(n24294), .F0(n757_adj_529), .F1(n756_adj_530), 
    .FCO(n24295));
  SLICE_51 SLICE_51( .D1(n718_adj_237), .C1(n757_adj_242), .B1(n20643), 
    .A1(n4_adj_416), .D0(n28253), .C0(n758_adj_243), .B0(n20643), .A0(n28248), 
    .FCI(n24168), .F0(n815_adj_258), .F1(n814_adj_257), .FCO(n24169));
  SLICE_52 SLICE_52( .D0(n334), .C0(n357), .B0(n28459), .A0(n13107), 
    .FCI(n24057), .F0(n390));
  SLICE_53 SLICE_53( .D1(n720_adj_238), .C1(n759_adj_244), .B1(n20643), 
    .A1(n28248), .D0(n721_adj_239), .C0(n760_adj_245), .B0(n20643), 
    .A0(n28248), .FCI(n24167), .F0(n817_adj_260), .F1(n816_adj_259), 
    .FCO(n24168));
  SLICE_54 SLICE_54( .D1(n667_adj_551), .C1(n704_adj_544), .B1(n13100), 
    .A1(n20383), .D0(n668_adj_550), .C0(n705_adj_543), .B0(n13100), 
    .A0(n20383), .FCI(n24293), .F0(n759_adj_527), .F1(n758_adj_528), 
    .FCO(n24294));
  SLICE_55 SLICE_55( .D1(n335), .C1(n358), .B1(n28459), .A1(n13107), .D0(n336), 
    .C0(n359), .B0(n28459), .A0(n13107), .FCI(n24056), .F0(n392), .F1(n391), 
    .FCO(n24057));
  SLICE_56 SLICE_56( .D1(n337), .C1(n360), .B1(n28459), .A1(n13107), 
    .D0(n28484), .C0(n361), .B0(n28463), .A0(n13107), .FCI(n24055), .F0(n394), 
    .F1(n393), .FCO(n24056));
  SLICE_57 SLICE_57( .D1(n722_adj_240), .C1(n761_adj_246), .B1(n20643), 
    .A1(n28248), .D0(n28251), .C0(n762_adj_247), .B0(n20643), .A0(n28248), 
    .FCI(n24166), .F0(n819_adj_262), .F1(n818_adj_261), .FCO(n24167));
  SLICE_58 SLICE_58( .D1(n280), .C1(n763_adj_248), .B1(n28248), .A1(n20643), 
    .A0(n281), .FCI(n24165), .F0(n821_adj_264), .F1(n820_adj_263), 
    .FCO(n24166));
  SLICE_59 SLICE_59( .A1(count_0), .DI1(n35), .LSR(n28584), .CLK(clk_c), 
    .F1(n35), .Q1(count_0), .FCO(n24038));
  SLICE_60 SLICE_60( .FCI(n24037), .F0(zpone_3_N_340_7));
  SLICE_61 SLICE_61( .D1(n28314), .C1(n706_adj_542), .B1(n20383), .A1(n13100), 
    .D0(n397_adj_592), .C0(n707_adj_541), .B0(n13100), .A0(n20383), 
    .FCI(n24292), .F0(n761_adj_525), .F1(n760_adj_526), .FCO(n24293));
  SLICE_62 SLICE_62( .D1(n996), .C1(n28293), .B1(n20525), .A1(n27362), 
    .D0(n997_adj_448), .C0(n28294), .B0(n20525), .A0(n27362), .FCI(n24036), 
    .F0(zpone_3_N_340_5), .F1(zpone_3_N_340_6), .FCO(n24037));
  SLICE_63 SLICE_63( .D1(n998), .C1(n28299), .B1(n28337), .A1(n1004_adj_447), 
    .D0(n13552), .C0(n28278), .B0(zpzone_3_N_333_3), .A0(n6_adj_224), 
    .FCI(n24035), .F0(zpone_3_N_340_3), .F1(zpone_3_N_340_4), .FCO(n24036));
  SLICE_64 SLICE_64( .B1(n282), .FCO(n24165));
  SLICE_65 SLICE_65( .D1(n1179), .C1(n4504), .B1(n28368), .A1(n13090), 
    .F1(n762_adj_524), .FCO(n24292));
  SLICE_66 SLICE_66( .D1(n362), .C1(n28458), .B1(n28486), .A1(n28533), 
    .D0(n241), .C0(n363), .B0(n28459), .A0(n13107), .FCI(n24054), .F0(n396), 
    .F1(n395), .FCO(n24055));
  SLICE_67 SLICE_67( .C1(zpzone_3_N_254_2), .B1(n28337), .A1(n1004_adj_447), 
    .D0(n4510), .C0(n1179), .B0(n28275), .A0(n28339), .FCI(n24034), 
    .F0(zpone_3_N_340_1), .F1(zpone_3_N_340_2), .FCO(n24035));
  SLICE_68 SLICE_68( .D1(n716_adj_540), .C1(n753_adj_533), .B1(n13101), 
    .A1(n20275), .D0(n717_adj_539), .C0(n754_adj_532), .B0(n13101), 
    .A0(n20275), .FCI(n24290), .F0(n808_adj_513), .F1(n807_adj_514));
  SLICE_69 SLICE_69( .D1(n28260), .C1(n699_adj_230), .B1(n28261), .A1(n20635), 
    .D0(n28261), .C0(n700_adj_231), .B0(n28260), .A0(n20635), .FCI(n24163), 
    .F0(n757_adj_242), .F1(n756_adj_241));
  SLICE_70 SLICE_70( .B1(n242), .F1(n397), .FCO(n24054));
  SLICE_71 SLICE_71( .D1(n718_adj_538), .C1(n755_adj_531), .B1(n13101), 
    .A1(n20275), .D0(n28311), .C0(n756_adj_530), .B0(n13101), .A0(n20275), 
    .FCI(n24289), .F0(n810_adj_511), .F1(n809_adj_512), .FCO(n24290));
  SLICE_72 SLICE_72( .D1(n662_adj_228), .C1(n701_adj_232), .B1(n20635), 
    .A1(n12110), .D0(n663), .C0(n702_adj_233), .B0(n20635), .A0(n12110), 
    .FCI(n24162), .F0(n759_adj_244), .F1(n758_adj_243), .FCO(n24163));
  SLICE_73 SLICE_73( .D1(n664_adj_229), .C1(n703_adj_234), .B1(n20635), 
    .A1(n12110), .D0(n28259), .C0(n704_adj_235), .B0(n20635), .A0(n12110), 
    .FCI(n24161), .F0(n761_adj_246), .F1(n760_adj_245), .FCO(n24162));
  SLICE_74 SLICE_74( .D1(n301), .C1(n28469), .B1(n28480), .A1(n13110), 
    .D0(n302), .C0(n28473), .B0(n28480), .A0(n4), .FCI(n24052), .F0(n358), 
    .F1(n357));
  SLICE_75 SLICE_75( .D1(n279), .C1(n705_adj_236), .B1(n20635), .A1(n12110), 
    .B0(n280), .FCI(n24160), .F0(n763_adj_248), .F1(n762_adj_247), 
    .FCO(n24161));
  SLICE_76 SLICE_76( .D1(n720_adj_537), .C1(n757_adj_529), .B1(n13101), 
    .A1(n20275), .D0(n721_adj_536), .C0(n758_adj_528), .B0(n13101), 
    .A0(n20275), .FCI(n24288), .F0(n812_adj_509), .F1(n811_adj_510), 
    .FCO(n24289));
  SLICE_77 SLICE_77( .A1(n281), .FCO(n24160));
  SLICE_78 SLICE_78( .D1(n722_adj_220), .C1(n759_adj_527), .B1(n20275), 
    .A1(n13101), .D0(n723_adj_535), .C0(n760_adj_526), .B0(n20275), 
    .A0(n13101), .FCI(n24287), .F0(n814_adj_507), .F1(n813_adj_508), 
    .FCO(n24288));
  SLICE_79 SLICE_79( .D1(n28312), .C1(n761_adj_525), .B1(n13101), .A1(n20275), 
    .D0(n725_adj_534), .C0(n762_adj_524), .B0(n13101), .A0(n20275), 
    .FCI(n24286), .F0(n816_adj_506), .F1(n815_adj_208), .FCO(n24287));
  SLICE_80 SLICE_80( .D0(n642), .C0(n28269), .B0(n12104), .A0(n20627), 
    .FCI(n24159), .F0(n699_adj_230));
  SLICE_81 SLICE_81( .D1(n1179), .C1(n4505), .B1(n28363), .A1(n13072), 
    .F1(n817_adj_505), .FCO(n24286));
  SLICE_82 SLICE_82( .D1(n604), .C1(n643), .B1(n28269), .A1(n28265), 
    .D0(n28267), .C0(n644), .B0(n28269), .A0(n28265), .FCI(n24158), 
    .F0(n701_adj_232), .F1(n700_adj_231), .FCO(n24159));
  SLICE_83 SLICE_83( .D0(n770_adj_523), .C0(n807_adj_514), .B0(n28308), 
    .A0(n20164), .FCI(n24285), .F0(n861_adj_493));
  SLICE_84 SLICE_84( .D1(n28489), .C1(n28479), .B1(n13110), .A1(n28480), 
    .B0(n337), .FCI(n24051), .F0(n360), .F1(n359), .FCO(n24052));
  SLICE_85 SLICE_85( .D1(n606), .C1(n645_adj_225), .B1(n28265), .A1(n28269), 
    .D0(n28263), .C0(n646_adj_226), .B0(n28268), .A0(n28281), .FCI(n24157), 
    .F0(n703_adj_234), .F1(n702_adj_233), .FCO(n24158));
  SLICE_86 SLICE_86( .D1(n28488), .C1(n28533), .B1(n28480), .A1(n13110), 
    .D0(n28533), .C0(n10_adj_419), .B0(n28480), .A0(n13110), .FCI(n24050), 
    .F0(n362), .F1(n361), .FCO(n24051));
  SLICE_87 SLICE_87( .D1(n278_adj_213), .C1(n647_adj_227), .B1(n28269), 
    .A1(n28265), .A0(n279), .FCI(n24156), .F0(n705_adj_236), .F1(n704_adj_235), 
    .FCO(n24157));
  SLICE_88 SLICE_88( .D1(n771), .C1(n808_adj_513), .B1(n28308), .A1(n20164), 
    .D0(n772_adj_522), .C0(n809_adj_512), .B0(n28308), .A0(n20164), 
    .FCI(n24284), .F0(n863_adj_491), .F1(n862_adj_492), .FCO(n24285));
  SLICE_89 SLICE_89( .B1(n280), .FCO(n24156));
  SLICE_90 SLICE_90( .D1(n559), .C1(n596), .B1(n13087), .A1(n28457), .D0(n560), 
    .C0(n597), .B0(n13087), .A0(n28462), .FCI(n24046), .F0(n651), .F1(n650), 
    .FCO(n24047));
  SLICE_91 SLICE_91( .D1(n557), .C1(n594), .B1(n28457), .A1(n13087), .D0(n558), 
    .C0(n595), .B0(n28457), .A0(n13087), .FCI(n24047), .F0(n649), .F1(n648), 
    .FCO(n24048));
  SLICE_92 SLICE_92( .D1(n773_adj_521), .C1(n810_adj_511), .B1(n20164), 
    .A1(n28308), .D0(n774_adj_520), .C0(n811_adj_510), .B0(n20164), 
    .A0(n28308), .FCI(n24283), .F0(n865_adj_207), .F1(n864_adj_490), 
    .FCO(n24284));
  SLICE_93 SLICE_93( .D1(n775_adj_519), .C1(n812_adj_509), .B1(n28308), 
    .A1(n20164), .D0(n776_adj_518), .C0(n813_adj_508), .B0(n28308), 
    .A0(n20164), .FCI(n24282), .F0(n867_adj_488), .F1(n866_adj_489), 
    .FCO(n24283));
  SLICE_94 SLICE_94( .D1(n28280), .C1(n4654), .B1(n28282), .A1(n28276), 
    .D0(n28282), .C0(n28273), .B0(n28280), .A0(n28276), .FCI(n24154), 
    .F0(n643), .F1(n642));
  SLICE_95 SLICE_95( .D1(n4511), .C1(n20729), .B1(zpzone_3_N_333_0), 
    .A1(n1179), .FCO(n24034));
  SLICE_96 SLICE_96( .D1(n777_adj_517), .C1(n814_adj_507), .B1(n28308), 
    .A1(n20164), .D0(n778_adj_516), .C0(n815_adj_208), .B0(n28308), 
    .A0(n20164), .FCI(n24281), .F0(n869_adj_486), .F1(n868_adj_487), 
    .FCO(n24282));
  SLICE_97 SLICE_97( .D1(n275), .C1(n28281), .B1(n12098), .A1(n276), .D0(n276), 
    .C0(n28281), .B0(n12098), .A0(n275), .FCI(n24153), .F0(n645_adj_225), 
    .F1(n644), .FCO(n24154));
  SLICE_98 SLICE_98( .B1(n28268), .A1(n28281), .A0(n278_adj_213), .FCI(n24152), 
    .F0(n647_adj_227), .F1(n646_adj_226), .FCO(n24153));
  SLICE_99 SLICE_99( .A0(temp1_8_N_270_6), .FCI(n24033), .F0(n3_adj_26), 
    .F1(n1));
  SLICE_100 SLICE_100( .B1(temp1_8_N_270_5), .A0(temp1_8_N_270_4), 
    .FCI(n24032), .F0(n5_adj_15), .F1(n4_adj_24), .FCO(n24033));
  SLICE_101 SLICE_101( .B1(temp1_8_N_270_3), .B0(temp1_8_N_270_2), 
    .A0(temp1_8_N_270_6), .FCI(n24031), .F0(n7_adj_13), .F1(n6_adj_14), 
    .FCO(n24032));
  SLICE_102 SLICE_102( .D1(n28309), .C1(n816_adj_506), .B1(n28308), 
    .A1(n20164), .D0(n780_adj_515), .C0(n817_adj_505), .B0(n28308), 
    .A0(n20164), .FCI(n24280), .F0(n871_adj_484), .F1(n870_adj_485), 
    .FCO(n24281));
  SLICE_103 SLICE_103( .B1(n279), .FCO(n24152));
  SLICE_104 SLICE_104( .D1(n1179), .C1(n4506), .B1(n28359), .A1(n13056), 
    .F1(n872_adj_483), .FCO(n24280));
  SLICE_105 SLICE_105( .D0(n554), .C0(n591), .B0(n28457), .A0(n13087), 
    .FCI(n24049), .F0(n645));
  SLICE_106 SLICE_106( .D1(n824_adj_504), .C1(n861_adj_493), .B1(n20070), 
    .A1(n13106), .D0(n825_adj_503), .C0(n862_adj_492), .B0(n20070), 
    .A0(n13106), .FCI(n24278), .F0(n916_adj_470), .F1(n915_adj_471));
  SLICE_107 SLICE_107( .B1(temp1_8_N_270_5), .A1(temp1_8_N_213_1), 
    .B0(temp1_8_N_213_0), .A0(temp1_8_N_270_4), .F1(n8_adj_12), .FCO(n24031));
  SLICE_108 SLICE_108( .D1(n826_adj_502), .C1(n863_adj_491), .B1(n20070), 
    .A1(n13106), .D0(n827_adj_501), .C0(n864_adj_490), .B0(n20070), 
    .A0(n13106), .FCI(n24277), .F0(n918_adj_201), .F1(n917_adj_200), 
    .FCO(n24278));
  SLICE_109 SLICE_109( .FCI(n24150), .F0(n284_adj_103), .F1(n283_adj_104));
  SLICE_110 SLICE_110( .D1(n828_adj_500), .C1(n865_adj_207), .B1(n20070), 
    .A1(n13106), .D0(n829_adj_499), .C0(n866_adj_489), .B0(n20070), 
    .A0(n13106), .FCI(n24276), .F0(n920_adj_203), .F1(n919_adj_202), 
    .FCO(n24277));
  SLICE_111 SLICE_111( .D1(n28548), .C1(n28547), .B1(n20381), .A1(temp2_6), 
    .A0(n265), .FCI(n24149), .F0(n286_adj_101), .F1(n285_adj_102), 
    .FCO(n24150));
  SLICE_112 SLICE_112( .B0(n3038), .FCI(n24029), .F0(n3478));
  SLICE_113 SLICE_113( .B1(n3039), .A1(n3522), .B0(n3040), .A0(n3521), 
    .FCI(n24028), .F0(n3480), .F1(n3479), .FCO(n24029));
  SLICE_114 SLICE_114( .A1(n28544), .D0(n28548), .C0(n28590), .B0(n23672), 
    .A0(n28609), .FCI(n24148), .F0(n288_adj_99), .F1(n287_adj_100), 
    .FCO(n24149));
  SLICE_115 SLICE_115( .B1(n3038), .A1(n3041), .B0(n3039), .A0(n3042), 
    .FCI(n24027), .F0(n3482), .F1(n3481), .FCO(n24028));
  SLICE_116 SLICE_116( .B1(n3043), .A1(n3040), .B0(n3044), .A0(n3041), 
    .FCI(n24026), .F0(n3484), .F1(n3483), .FCO(n24027));
  SLICE_117 SLICE_117( .D1(n830_adj_498), .C1(n867_adj_488), .B1(n13106), 
    .A1(n20070), .D0(n831_adj_497), .C0(n868_adj_487), .B0(n13106), 
    .A0(n20070), .FCI(n24275), .F0(n922_adj_205), .F1(n921_adj_204), 
    .FCO(n24276));
  SLICE_118 SLICE_118( .D1(n832_adj_496), .C1(n869_adj_486), .B1(n13106), 
    .A1(n20070), .D0(n833_adj_495), .C0(n870_adj_485), .B0(n13106), 
    .A0(n20070), .FCI(n24274), .F0(n924_adj_176), .F1(n923_adj_206), 
    .FCO(n24275));
  SLICE_119 SLICE_119( .D1(n28306), .C1(n871_adj_484), .B1(n13106), 
    .A1(n20070), .D0(n835_adj_494), .C0(n872_adj_483), .B0(n13106), 
    .A0(n20070), .FCI(n24273), .F0(n926_adj_178), .F1(n925_adj_177), 
    .FCO(n24274));
  SLICE_120 SLICE_120( .B1(n28608), .A1(temp2_8_N_286_1), .F1(n289_adj_98), 
    .FCO(n24148));
  SLICE_121 SLICE_121( .B1(n3045), .A1(n3042), .B0(n3046), .A0(n3043), 
    .FCI(n24025), .F0(n3486), .F1(n3485), .FCO(n24026));
  SLICE_122 SLICE_122( .B1(n3047), .A1(n3044), .B0(n675), .A0(n3045), 
    .FCI(n24024), .F0(n672), .F1(n617), .FCO(n24025));
  SLICE_123 SLICE_123( .A1(n241), .F1(n363), .FCO(n24050));
  SLICE_124 SLICE_124( .D1(n1179), .C1(n4507), .B1(n13079), .A1(n28354), 
    .F1(n927_adj_179), .FCO(n24273));
  SLICE_125 SLICE_125( .FCI(n24146), .F0(n4496), .F1(n4495));
  SLICE_126 SLICE_126( .B1(n617), .A0(n672), .FCI(n23977), .F0(n1526), 
    .F1(n1525), .FCO(n23978));
  SLICE_127 SLICE_127( .B1(n28411), .A1(n28409), .D0(n28405), .C0(n28412), 
    .B0(n28411), .A0(n176), .FCI(n24145), .F0(n4498), .F1(n4497), .FCO(n24146));
  SLICE_128 SLICE_128( .D1(n19764), .C1(n26981), .B1(n367_adj_107), 
    .A1(n28400), .D0(n19751), .C0(n28394), .B0(n28393), .A0(n28414), 
    .FCI(n24144), .F0(n4500), .F1(n4499), .FCO(n24145));
  SLICE_129 SLICE_129( .D0(n28303), .C0(n915_adj_471), .B0(n20571), 
    .A0(n13108), .FCI(n24272), .F0(n969));
  SLICE_130 SLICE_130( .B1(n28381), .A1(n13070), .B0(n13061), .A0(n28376), 
    .FCI(n24143), .F0(n4502), .F1(n4501), .FCO(n24144));
  SLICE_131 SLICE_131( .D1(n879_adj_482), .C1(n916_adj_470), .B1(n13108), 
    .A1(n20571), .D0(n880_adj_481), .C0(n917_adj_200), .B0(n13108), 
    .A0(n20571), .FCI(n24271), .F0(n971), .F1(n970), .FCO(n24272));
  SLICE_132 SLICE_132( .B1(n28372), .A1(n13033), .B0(n13090), .A0(n28368), 
    .FCI(n24142), .F0(n4504), .F1(n4503), .FCO(n24143));
  SLICE_133 SLICE_133( .B1(n13072), .A1(n28363), .B0(n28359), .A0(n13056), 
    .FCI(n24141), .F0(n4506), .F1(n4505), .FCO(n24142));
  SLICE_134 SLICE_134( .B1(n13079), .A1(n28354), .B0(n28349), .A0(n13057), 
    .FCI(n24140), .F0(n4508), .F1(n4507), .FCO(n24141));
  SLICE_135 SLICE_135( .D1(n881_adj_480), .C1(n918_adj_201), .B1(n13108), 
    .A1(n20571), .D0(n882_adj_479), .C0(n919_adj_202), .B0(n13108), 
    .A0(n20571), .FCI(n24270), .F0(n973_adj_459), .F1(n972_adj_460), 
    .FCO(n24271));
  SLICE_136 SLICE_136( .D1(n883_adj_478), .C1(n920_adj_203), .B1(n20571), 
    .A1(n13108), .D0(n884_adj_477), .C0(n921_adj_204), .B0(n20571), 
    .A0(n13108), .FCI(n24269), .F0(n975_adj_457), .F1(n974_adj_458), 
    .FCO(n24270));
  SLICE_137 SLICE_137( .B1(n28343), .A1(n13097), .B0(n13073), .A0(n28340), 
    .FCI(n24139), .F0(n4510), .F1(n4509), .FCO(n24140));
  SLICE_138 SLICE_138( .D1(n885_adj_476), .C1(n922_adj_205), .B1(n20571), 
    .A1(n13108), .D0(n886_adj_475), .C0(n923_adj_206), .B0(n20571), 
    .A0(n13108), .FCI(n24268), .F0(n977_adj_455), .F1(n976_adj_456), 
    .FCO(n24269));
  SLICE_139 SLICE_139( .D1(n887), .C1(n924_adj_176), .B1(n20571), .A1(n13108), 
    .D0(n888_adj_474), .C0(n925_adj_177), .B0(n20571), .A0(n13108), 
    .FCI(n24267), .F0(n979_adj_453), .F1(n978_adj_454), .FCO(n24268));
  SLICE_140 SLICE_140( .B1(n28338), .A1(n32_adj_612), .F1(n4511), .FCO(n24139));
  SLICE_141 SLICE_141( .D1(n28304), .C1(n926_adj_178), .B1(n13108), 
    .A1(n20571), .D0(n890_adj_473), .C0(n927_adj_179), .B0(n13108), 
    .A0(n20571), .FCI(n24266), .F0(n981_adj_451), .F1(n980_adj_452), 
    .FCO(n24267));
  SLICE_142 SLICE_142( .D1(n1179), .C1(n4508), .B1(n13057), .A1(n28349), 
    .F1(n982_adj_450), .FCO(n24266));
  SLICE_143 SLICE_143( .D1(n232), .C1(n28196), .B1(n4_adj_418), .A1(n28200), 
    .D0(n28207), .C0(n28198), .B0(n28200), .A0(n28203), .FCI(n24264), 
    .F0(n284_adj_439), .F1(n283_adj_96));
  SLICE_144 SLICE_144( .D1(n28205), .C1(n28199), .B1(n28200), .A1(n28203), 
    .A0(n265_adj_442), .FCI(n24263), .F0(n286_adj_437), .F1(n285_adj_438), 
    .FCO(n24264));
  SLICE_145 SLICE_145( .D0(n990), .C0(n1029), .B0(n13097), .A0(n28343), 
    .FCI(n24138), .F0(n1086));
  SLICE_146 SLICE_146( .D1(n991), .C1(n1030), .B1(n28343), .A1(n13097), 
    .D0(n992), .C0(n1031), .B0(n28343), .A0(n13097), .FCI(n24137), .F0(n1088), 
    .F1(n1087), .FCO(n24138));
  SLICE_147 SLICE_147( .D1(n28204), .C1(n28219), .B1(n19767), .A1(n28200), 
    .D0(n28219), .C0(n8_adj_381), .B0(n28200), .A0(n28203), .FCI(n24262), 
    .F0(n288_adj_435), .F1(n287_adj_436), .FCO(n24263));
  SLICE_148 SLICE_148( .C1(n3046), .B1(TMP_0), .A1(temp2_8_N_286_3), 
    .B0(n3047), .A0(temp2_0), .F1(n673), .FCO(n24024));
  SLICE_149 SLICE_149( .D1(n993), .C1(n1032), .B1(n13097), .A1(n28343), 
    .D0(n994), .C0(n1033), .B0(n13097), .A0(n28343), .FCI(n24136), .F0(n1090), 
    .F1(n1089), .FCO(n24137));
  SLICE_150 SLICE_150( .D1(n995), .C1(n1034), .B1(n28343), .A1(n13097), 
    .D0(n28346), .C0(n1035), .B0(n28343), .A0(n13097), .FCI(n24135), 
    .F0(n1092), .F1(n1091), .FCO(n24136));
  SLICE_151 SLICE_151( .D1(n1248), .C1(n4700), .B1(n13120), .A1(n20449), 
    .F1(n289_adj_434), .FCO(n24262));
  SLICE_152 SLICE_152( .D1(n997), .C1(n1036), .B1(n13097), .A1(n28343), 
    .D0(n28347), .C0(n1037), .B0(n13097), .A0(n28343), .FCI(n24134), 
    .F0(n1094), .F1(n1093), .FCO(n24135));
  SLICE_153 SLICE_153( .B0(n1248), .FCI(n24261), .F0(n2_adj_184));
  SLICE_154 SLICE_154( .D1(n999), .C1(n1038), .B1(n13097), .A1(n28343), 
    .D0(n1000), .C0(n1039), .B0(n13097), .A0(n28343), .FCI(n24133), .F0(n1096), 
    .F1(n1095), .FCO(n24134));
  SLICE_155 SLICE_155( .D1(n1001), .C1(n1040), .B1(n28343), .A1(n13097), 
    .D0(n1002), .C0(n1041), .B0(n28344), .A0(n13097), .FCI(n24132), .F0(n1098), 
    .F1(n1097), .FCO(n24133));
  SLICE_156 SLICE_156( .D1(n28345), .C1(n1042), .B1(n28343), .A1(n13097), 
    .D0(n377), .C0(n1043), .B0(n28343), .A0(n13097), .FCI(n24131), .F0(n1100), 
    .F1(n1099), .FCO(n24132));
  SLICE_157 SLICE_157( .A1(n1563), .B0(n1564), .FCI(n24260), .F0(n4_adj_186), 
    .F1(n3_adj_185), .FCO(n24261));
  SLICE_158 SLICE_158( .B1(n378_adj_112), .F1(n1101), .FCO(n24131));
  SLICE_159 SLICE_159( .FCI(n24022), .F0(n3580));
  SLICE_160 SLICE_160( .B1(temp1_8_N_270_6), .A0(temp1_8_N_270_5), 
    .FCI(n24021), .F0(n3571), .F1(n3570), .FCO(n24022));
  SLICE_161 SLICE_161( .B1(n1565), .A0(n1566), .FCI(n24259), .F0(n6_adj_188), 
    .F1(n5_adj_187), .FCO(n24260));
  SLICE_162 SLICE_162( .D1(n933), .C1(n972), .B1(n13057), .A1(n28349), 
    .D0(n934), .C0(n973), .B0(n13057), .A0(n28349), .FCI(n24129), .F0(n1030), 
    .F1(n1029));
  SLICE_163 SLICE_163( .D1(n935), .C1(n974), .B1(n28349), .A1(n13057), 
    .D0(n936), .C0(n975), .B0(n28349), .A0(n13057), .FCI(n24128), .F0(n1032), 
    .F1(n1031), .FCO(n24129));
  SLICE_164 SLICE_164( .A1(temp1_8_N_270_4), .B0(temp1_8_N_270_3), 
    .FCI(n24020), .F0(n3573), .F1(n3572), .FCO(n24021));
  SLICE_165 SLICE_165( .B1(n1567), .A0(n1568), .FCI(n24258), .F0(n8_adj_190), 
    .F1(n7_adj_189), .FCO(n24259));
  SLICE_166 SLICE_166( .D1(n937), .C1(n976), .B1(n28349), .A1(n13057), 
    .D0(n938), .C0(n977), .B0(n28349), .A0(n13057), .FCI(n24127), .F0(n1034), 
    .F1(n1033), .FCO(n24128));
  SLICE_167 SLICE_167( .D1(n939), .C1(n978), .B1(n13057), .A1(n28349), 
    .D0(n940), .C0(n979), .B0(n13057), .A0(n28349), .FCI(n24126), .F0(n1036), 
    .F1(n1035), .FCO(n24127));
  SLICE_168 SLICE_168( .A1(temp1_8_N_270_2), .D0(temp2_8_N_286_3), 
    .C0(temp2_0), .B0(temp1_8_N_213_1), .A0(n28589), .FCI(n24019), .F0(n3575), 
    .F1(n3574), .FCO(n24020));
  SLICE_169 SLICE_169( .A1(n1569), .B0(n1570), .FCI(n24257), .F0(n10_adj_192), 
    .F1(n9_adj_191), .FCO(n24258));
  SLICE_170 SLICE_170( .D1(n941), .C1(n980), .B1(n28349), .A1(n13057), 
    .D0(n28352), .C0(n981), .B0(n28349), .A0(n13057), .FCI(n24125), .F0(n1038), 
    .F1(n1037), .FCO(n24126));
  SLICE_171 SLICE_171( .C1(temp1_8_N_213_0), .B1(temp2_8_N_286_3), .A1(n28573), 
    .F1(n3576), .FCO(n24019));
  SLICE_172 SLICE_172( .A1(n1571), .A0(n1572), .FCI(n24256), .F0(n12_adj_194), 
    .F1(n11_adj_193), .FCO(n24257));
  SLICE_173 SLICE_173( .D1(n943), .C1(n982), .B1(n28349), .A1(n13057), 
    .D0(n944), .C0(n983), .B0(n28350), .A0(n13057), .FCI(n24124), .F0(n1040), 
    .F1(n1039), .FCO(n24125));
  SLICE_174 SLICE_174( .A1(cnt_16), .A0(cnt_15), .DI1(n74), .DI0(n75), 
    .CE(clk_c_enable_53), .LSR(n13772), .CLK(clk_c), .FCI(n24017), .F0(n75), 
    .Q0(cnt_15), .F1(n74), .Q1(cnt_16));
  SLICE_175 SLICE_175( .A1(n1573), .A0(n1574), .FCI(n24255), .F0(n14_adj_196), 
    .F1(n13_adj_195), .FCO(n24256));
  SLICE_176 SLICE_176( .B1(n1575), .A0(n1576), .FCI(n24254), .F0(n16_adj_198), 
    .F1(n15_adj_197), .FCO(n24255));
  SLICE_177 SLICE_177( .D1(n28351), .C1(n984), .B1(n28349), .A1(n13057), 
    .D0(n376), .C0(n985), .B0(n28349), .A0(n13057), .FCI(n24123), .F0(n1042), 
    .F1(n1041), .FCO(n24124));
  SLICE_178 SLICE_178( .A1(n377), .F1(n1043), .FCO(n24123));
  SLICE_179 SLICE_179( .B1(n1577), .F1(n17_adj_199), .FCO(n24254));
  SLICE_180 SLICE_180( .D0(n876), .C0(n915), .B0(n28354), .A0(n13079), 
    .FCI(n24122), .F0(n972));
  SLICE_181 SLICE_181( .A1(cnt_14), .A0(cnt_13), .DI1(n76), .DI0(n77), 
    .CE(clk_c_enable_53), .LSR(n13772), .CLK(clk_c), .FCI(n24016), .F0(n77), 
    .Q0(cnt_13), .F1(n76), .Q1(cnt_14), .FCO(n24017));
  SLICE_182 SLICE_182( .A1(cnt_12), .A0(cnt_11), .DI1(n78), .DI0(n79), 
    .CE(clk_c_enable_53), .LSR(n13772), .CLK(clk_c), .FCI(n24015), .F0(n79), 
    .Q0(cnt_11), .F1(n78), .Q1(cnt_12), .FCO(n24016));
  SLICE_183 SLICE_183( .B1(n1179), .A0(n1516), .FCI(n24252), .F0(n3_adj_83), 
    .F1(n2_adj_82));
  SLICE_184 SLICE_184( .A1(cnt_10), .A0(cnt_9), .DI1(n80), .DI0(n81), 
    .CE(clk_c_enable_53), .LSR(n13772), .CLK(clk_c), .FCI(n24014), .F0(n81), 
    .Q0(cnt_9), .F1(n80), .Q1(cnt_10), .FCO(n24015));
  SLICE_185 SLICE_185( .A1(n1517), .A0(n1518), .FCI(n24251), .F0(n5_adj_85), 
    .F1(n4_adj_84), .FCO(n24252));
  SLICE_186 SLICE_186( .A1(n1519), .A0(n1520), .FCI(n24250), .F0(n7_adj_87), 
    .F1(n6_adj_86), .FCO(n24251));
  SLICE_187 SLICE_187( .D1(n28357), .C1(n916), .B1(n28354), .A1(n13079), 
    .D0(n878_adj_169), .C0(n917), .B0(n28354), .A0(n13079), .FCI(n24121), 
    .F0(n974), .F1(n973), .FCO(n24122));
  SLICE_188 SLICE_188( .D1(n879_adj_170), .C1(n918), .B1(n28354), .A1(n13079), 
    .D0(n880_adj_171), .C0(n919), .B0(n28354), .A0(n13079), .FCI(n24120), 
    .F0(n976), .F1(n975), .FCO(n24121));
  SLICE_189 SLICE_189( .D1(n881), .C1(n920), .B1(n28354), .A1(n13079), 
    .D0(n882_adj_172), .C0(n921), .B0(n28354), .A0(n13079), .FCI(n24119), 
    .F0(n978), .F1(n977), .FCO(n24120));
  SLICE_190 SLICE_190( .A1(n1521), .B0(n1522), .FCI(n24249), .F0(n9_adj_89), 
    .F1(n8_adj_88), .FCO(n24250));
  SLICE_191 SLICE_191( .A1(cnt_8), .A0(cnt_7), .DI1(n82), .DI0(n83), 
    .CE(clk_c_enable_53), .LSR(n13772), .CLK(clk_c), .FCI(n24013), .F0(n83), 
    .Q0(cnt_7), .F1(n82), .Q1(cnt_8), .FCO(n24014));
  SLICE_192 SLICE_192( .A1(n1523), .A0(n1524), .FCI(n24248), .F0(n11_adj_91), 
    .F1(n10_adj_90), .FCO(n24249));
  SLICE_193 SLICE_193( .D1(n883), .C1(n922), .B1(n28354), .A1(n13079), 
    .D0(n884_adj_173), .C0(n923), .B0(n28354), .A0(n13079), .FCI(n24118), 
    .F0(n980), .F1(n979), .FCO(n24119));
  SLICE_194 SLICE_194( .A1(n1525), .A0(n1526), .FCI(n24247), .F0(n13), 
    .F1(n12), .FCO(n24248));
  SLICE_195 SLICE_195( .A1(n1527), .A0(n1528), .FCI(n24246), .F0(n15), 
    .F1(n14_adj_92), .FCO(n24247));
  SLICE_196 SLICE_196( .A1(cnt_6), .A0(cnt_5), .DI1(n84), .DI0(n85), 
    .CE(clk_c_enable_53), .LSR(n13772), .CLK(clk_c), .FCI(n24012), .F0(n85), 
    .Q0(cnt_5), .F1(n84), .Q1(cnt_6), .FCO(n24013));
  SLICE_197 SLICE_197( .A1(n1529), .B0(n1530), .FCI(n24245), .F0(n17), 
    .F1(n16), .FCO(n24246));
  SLICE_198 SLICE_198( .D1(n885_adj_174), .C1(n924), .B1(n13079), .A1(n28354), 
    .D0(n886_adj_175), .C0(n925), .B0(n13079), .A0(n28355), .FCI(n24117), 
    .F0(n982), .F1(n981), .FCO(n24118));
  SLICE_199 SLICE_199( .A1(cnt_4), .A0(cnt_3), .DI1(n86), .DI0(n87), 
    .CE(clk_c_enable_53), .LSR(n13772), .CLK(clk_c), .FCI(n24011), .F0(n87), 
    .Q0(cnt_3), .F1(n86), .Q1(cnt_4), .FCO(n24012));
  SLICE_200 SLICE_200( .A1(cnt_2), .A0(cnt_1), .DI1(n88), .DI0(n89), 
    .CE(clk_c_enable_53), .LSR(n13772), .CLK(clk_c), .FCI(n24010), .F0(n89), 
    .Q0(cnt_1), .F1(n88), .Q1(cnt_2), .FCO(n24011));
  SLICE_201 SLICE_201( .D1(n28356), .C1(n926), .B1(n28354), .A1(n13079), 
    .D0(n375), .C0(n927), .B0(n28354), .A0(n13079), .FCI(n24116), .F0(n984), 
    .F1(n983), .FCO(n24117));
  SLICE_202 SLICE_202( .A1(n1531), .F1(n18_adj_93), .FCO(n24245));
  SLICE_203 SLICE_203( .B1(n376), .F1(n985), .FCO(n24116));
  SLICE_204 SLICE_204( .A1(zpone_3_N_304_8), .A0(zpone_3_N_304_8), 
    .FCI(n24243), .F0(n3_adj_32), .F1(n2_adj_31));
  SLICE_205 SLICE_205( .D1(n819_adj_150), .C1(n858), .B1(n13056), .A1(n28359), 
    .D0(n820_adj_151), .C0(n859), .B0(n13056), .A0(n28359), .FCI(n24114), 
    .F0(n916), .F1(n915));
  SLICE_206 SLICE_206( .D1(n555), .C1(n592), .B1(n28457), .A1(n13087), 
    .D0(n556), .C0(n593), .B0(n28457), .A0(n13087), .FCI(n24048), .F0(n647), 
    .F1(n646), .FCO(n24049));
  SLICE_207 SLICE_207( .A1(zpone_3_N_304_7), .B0(zpone_3_N_304_6), 
    .FCI(n24242), .F0(n5_adj_34), .F1(n4_adj_33), .FCO(n24243));
  SLICE_208 SLICE_208( .B1(zpone_3_N_304_5), .A0(zpone_3_N_304_4), 
    .FCI(n24241), .F0(n7_adj_36), .F1(n6_adj_35), .FCO(n24242));
  SLICE_209 SLICE_209( .D1(n821_adj_152), .C1(n860), .B1(n13056), .A1(n28359), 
    .D0(n822_adj_153), .C0(n861_adj_160), .B0(n13056), .A0(n28359), 
    .FCI(n24113), .F0(n918), .F1(n917), .FCO(n24114));
  SLICE_210 SLICE_210( .A1(zpone_3_N_304_3), .B0(zpone_3_N_304_2), 
    .FCI(n24240), .F0(n9_adj_38), .F1(n8_adj_37), .FCO(n24241));
  SLICE_211 SLICE_211( .B1(n673), .A0(n28567), .FCI(n23976), .F0(n1528), 
    .F1(n1527), .FCO(n23977));
  SLICE_212 SLICE_212( .A1(cnt_0), .DI1(n90), .CE(clk_c_enable_53), 
    .LSR(n13772), .CLK(clk_c), .F1(n90), .Q1(cnt_0), .FCO(n24010));
  SLICE_213 SLICE_213( .D1(n823_adj_154), .C1(n862_adj_161), .B1(n13056), 
    .A1(n28359), .D0(n824_adj_155), .C0(n863_adj_162), .B0(n13056), 
    .A0(n28359), .FCI(n24112), .F0(n920), .F1(n919), .FCO(n24113));
  SLICE_214 SLICE_214( .FCI(n24009), .F0(tens_3_N_323_9));
  SLICE_215 SLICE_215( .D1(n1248), .C1(n4694), .B1(n28248), .A1(n20643), 
    .D0(n1248), .C0(n4695), .B0(n20298), .A0(n13127), .FCI(n24008), 
    .F0(tens_3_N_323_7), .F1(tens_3_N_323_8), .FCO(n24009));
  SLICE_216 SLICE_216( .D1(n825_adj_156), .C1(n864_adj_163), .B1(n28359), 
    .A1(n13056), .D0(n826_adj_157), .C0(n865_adj_164), .B0(n28359), 
    .A0(n13056), .FCI(n24111), .F0(n922), .F1(n921), .FCO(n24112));
  SLICE_217 SLICE_217( .B1(zpone_3_N_304_1), .F1(n10_adj_39), .FCO(n24240));
  SLICE_218 SLICE_218( .B1(tens_3_N_294_8), .B0(tens_3_N_294_8), .FCI(n24238), 
    .F0(n3), .F1(n2));
  SLICE_219 SLICE_219( .D1(n827_adj_158), .C1(n866_adj_165), .B1(n13056), 
    .A1(n28359), .D0(n828_adj_159), .C0(n867_adj_166), .B0(n13056), 
    .A0(n28360), .FCI(n24110), .F0(n924), .F1(n923), .FCO(n24111));
  SLICE_220 SLICE_220( .D1(n28361), .C1(n868_adj_167), .B1(n28359), 
    .A1(n13056), .D0(n374), .C0(n869_adj_168), .B0(n28359), .A0(n13056), 
    .FCI(n24109), .F0(n926), .F1(n925), .FCO(n24110));
  SLICE_221 SLICE_221( .B1(n1510), .A1(n675), .C0(n1511), .B0(TMP_0), 
    .A0(temp2_8_N_286_3), .FCI(n23975), .F0(n1530), .F1(n1529), .FCO(n23976));
  SLICE_222 SLICE_222( .B1(tens_3_N_294_7), .A0(tens_3_N_294_6), .FCI(n24237), 
    .F0(n5), .F1(n4_adj_11), .FCO(n24238));
  SLICE_223 SLICE_223( .A1(tens_3_N_294_5), .B0(tens_3_N_294_4), .FCI(n24236), 
    .F0(n7), .F1(n6_adj_10), .FCO(n24237));
  SLICE_224 SLICE_224( .D1(n1248), .C1(n4696), .B1(n20373), .A1(n13124), 
    .D0(n1248), .C0(n4697), .B0(n20399), .A0(n28234), .FCI(n24007), 
    .F0(tens_3_N_323_5), .F1(tens_3_N_323_6), .FCO(n24008));
  SLICE_225 SLICE_225( .A1(n375), .F1(n927), .FCO(n24109));
  SLICE_226 SLICE_226( .D1(n1248), .C1(n4698), .B1(n13122), .A1(n20407), 
    .D0(n4699), .C0(n1248), .B0(n28228), .A0(ones_3_N_238_3), .FCI(n24006), 
    .F0(tens_3_N_323_3), .F1(tens_3_N_323_4), .FCO(n24007));
  SLICE_227 SLICE_227( .A1(tens_3_N_294_3), .B0(tens_3_N_294_2), .FCI(n24235), 
    .F0(n9), .F1(n8), .FCO(n24236));
  SLICE_228 SLICE_228( .D0(n28366), .C0(n801), .B0(n28363), .A0(n13072), 
    .FCI(n24108), .F0(n858));
  SLICE_229 SLICE_229( .D1(n28466), .C1(n598), .B1(n28457), .A1(n13087), 
    .D0(n562), .C0(n599), .B0(n28457), .A0(n13087), .FCI(n24045), .F0(n653), 
    .F1(n652), .FCO(n24046));
  SLICE_230 SLICE_230( .A1(tens_3_N_294_1), .F1(n10), .FCO(n24235));
  SLICE_231 SLICE_231( .A0(key_div_19), .DI0(n86_adj_394), 
    .LSR(key_div_19__N_136), .CLK(clk_c), .FCI(n24234), .F0(n86_adj_394), 
    .Q0(key_div_19));
  SLICE_232 SLICE_232( .A1(key_div_18), .A0(key_div_17), .DI1(n87_adj_395), 
    .DI0(n88_adj_396), .LSR(key_div_19__N_136), .CLK(clk_c), .FCI(n24233), 
    .F0(n88_adj_396), .Q0(key_div_17), .F1(n87_adj_395), .Q1(key_div_18), 
    .FCO(n24234));
  SLICE_233 SLICE_233( .A1(key_div_16), .A0(key_div_15), .DI1(n89_adj_397), 
    .DI0(n90_adj_398), .LSR(key_div_19__N_136), .CLK(clk_c), .FCI(n24232), 
    .F0(n90_adj_398), .Q0(key_div_15), .F1(n89_adj_397), .Q1(key_div_16), 
    .FCO(n24233));
  SLICE_234 SLICE_234( .A1(key_div_14), .A0(key_div_13), .DI1(n91), .DI0(n92), 
    .LSR(key_div_19__N_136), .CLK(clk_c), .FCI(n24231), .F0(n92), 
    .Q0(key_div_13), .F1(n91), .Q1(key_div_14), .FCO(n24232));
  SLICE_235 SLICE_235( .D1(n763_adj_136), .C1(n802), .B1(n28363), .A1(n13072), 
    .D0(n764_adj_137), .C0(n803), .B0(n28363), .A0(n13072), .FCI(n24107), 
    .F0(n860), .F1(n859), .FCO(n24108));
  SLICE_236 SLICE_236( .D1(n4700), .C1(n1248), .B1(n28226), 
    .A1(ones_3_N_238_2), .D0(n4701), .C0(n1248), .B0(n28222), 
    .A0(ones_3_N_238_1), .FCI(n24005), .F0(tens_3_N_323_1), 
    .F1(tens_3_N_323_2), .FCO(n24006));
  SLICE_237 SLICE_237( .D1(n4702), .C1(n27372), .B1(n1248), 
    .A1(ones_3_N_314_0), .FCO(n24005));
  SLICE_238 SLICE_238( .D1(n765), .C1(n804), .B1(n13072), .A1(n28363), 
    .D0(n766), .C0(n805), .B0(n13072), .A0(n28363), .FCI(n24106), 
    .F0(n862_adj_161), .F1(n861_adj_160), .FCO(n24107));
  SLICE_239 SLICE_239( .B1(temp2_0), .A1(n950_adj_393), .F1(n1531), 
    .FCO(n23975));
  SLICE_240 SLICE_240( .A1(key_div_12), .A0(key_div_11), .DI1(n93), .DI0(n94), 
    .LSR(key_div_19__N_136), .CLK(clk_c), .FCI(n24230), .F0(n94), 
    .Q0(key_div_11), .F1(n93), .Q1(key_div_12), .FCO(n24231));
  SLICE_241 SLICE_241( .B0(n1), .FCI(n24004), .F0(n3521), .F1(n3522));
  SLICE_242 SLICE_242( .D1(n767_adj_138), .C1(n806), .B1(n28363), .A1(n13072), 
    .D0(n768_adj_139), .C0(n807_adj_145), .B0(n28363), .A0(n13072), 
    .FCI(n24105), .F0(n864_adj_163), .F1(n863_adj_162), .FCO(n24106));
  SLICE_243 SLICE_243( .D1(n769), .C1(n808_adj_146), .B1(n13072), .A1(n28363), 
    .D0(n770_adj_140), .C0(n809_adj_147), .B0(n13072), .A0(n28364), 
    .FCI(n24104), .F0(n866_adj_165), .F1(n865_adj_164), .FCO(n24105));
  SLICE_244 SLICE_244( .A1(key_div_10), .A0(key_div_9), .DI1(n95), .DI0(n96), 
    .LSR(key_div_19__N_136), .CLK(clk_c), .FCI(n24229), .F0(n96), 
    .Q0(key_div_9), .F1(n95), .Q1(key_div_10), .FCO(n24230));
  SLICE_245 SLICE_245( .D1(n28365), .C1(n810_adj_148), .B1(n28363), 
    .A1(n13072), .D0(n373_adj_111), .C0(n811_adj_149), .B0(n28363), 
    .A0(n13072), .FCI(n24103), .F0(n868_adj_167), .F1(n867_adj_166), 
    .FCO(n24104));
  SLICE_246 SLICE_246( .A1(key_div_8), .A0(key_div_7), .DI1(n97), .DI0(n98), 
    .LSR(key_div_19__N_136), .CLK(clk_c), .FCI(n24228), .F0(n98), 
    .Q0(key_div_7), .F1(n97), .Q1(key_div_8), .FCO(n24229));
  SLICE_247 SLICE_247( .B1(n3580), .A1(n3_adj_26), .B0(n4_adj_24), .A0(n3570), 
    .FCI(n24003), .F0(n3039), .F1(n3038), .FCO(n24004));
  SLICE_248 SLICE_248( .A1(key_div_6), .A0(key_div_5), .DI1(n99), .DI0(n100), 
    .LSR(key_div_19__N_136), .CLK(clk_c), .FCI(n24227), .F0(n100), 
    .Q0(key_div_5), .F1(n99), .Q1(key_div_6), .FCO(n24228));
  SLICE_249 SLICE_249( .A1(n374), .F1(n869_adj_168), .FCO(n24103));
  SLICE_250 SLICE_250( .D1(n705_adj_130), .C1(n744), .B1(n28368), .A1(n13090), 
    .D0(n706_adj_131), .C0(n745), .B0(n28368), .A0(n13090), .FCI(n24101), 
    .F0(n802), .F1(n801));
  SLICE_251 SLICE_251( .A1(key_div_4), .A0(key_div_3), .DI1(n101), .DI0(n102), 
    .LSR(key_div_19__N_136), .CLK(clk_c), .FCI(n24226), .F0(n102), 
    .Q0(key_div_3), .F1(n101), .Q1(key_div_4), .FCO(n24227));
  SLICE_252 SLICE_252( .A1(key_div_2), .A0(key_div_1), .DI1(n103), .DI0(n104), 
    .LSR(key_div_19__N_136), .CLK(clk_c), .FCI(n24225), .F0(n104), 
    .Q0(key_div_1), .F1(n103), .Q1(key_div_2), .FCO(n24226));
  SLICE_253 SLICE_253( .A1(key_div_0), .DI1(n105), .LSR(key_div_19__N_136), 
    .CLK(clk_c), .F1(n105), .Q1(key_div_0), .FCO(n24225));
  SLICE_254 SLICE_254( .D0(n334_adj_347), .C0(n357_adj_351), .B0(n28167), 
    .A0(n13116), .FCI(n24224), .F0(n390_adj_364));
  SLICE_255 SLICE_255( .D1(n707_adj_132), .C1(n746), .B1(n28368), .A1(n13090), 
    .D0(n708_adj_133), .C0(n747), .B0(n28368), .A0(n13090), .FCI(n24100), 
    .F0(n804), .F1(n803), .FCO(n24101));
  SLICE_256 SLICE_256( .D1(n335_adj_348), .C1(n358_adj_352), .B1(n13116), 
    .A1(n28167), .D0(n336_adj_349), .C0(n359_adj_353), .B0(n13116), 
    .A0(n28167), .FCI(n24223), .F0(n392_adj_366), .F1(n391_adj_365), 
    .FCO(n24224));
  SLICE_257 SLICE_257( .B1(n3571), .A1(n5_adj_15), .B0(n6_adj_14), .A0(n3572), 
    .FCI(n24002), .F0(n3041), .F1(n3040), .FCO(n24003));
  SLICE_258 SLICE_258( .D1(n709_adj_134), .C1(n748), .B1(n28368), .A1(n13090), 
    .D0(n710), .C0(n749), .B0(n13090), .A0(n28368), .FCI(n24099), .F0(n806), 
    .F1(n805), .FCO(n24100));
  SLICE_259 SLICE_259( .D1(n337_adj_350), .C1(n360_adj_354), .B1(n28167), 
    .A1(n13116), .D0(n28175), .C0(n361_adj_355), .B0(n28168), .A0(n13116), 
    .FCI(n24222), .F0(n394_adj_368), .F1(n393_adj_367), .FCO(n24223));
  SLICE_260 SLICE_260( .D1(n28166), .C1(n362_adj_356), .B1(n28190), 
    .A1(n28177), .D0(n241_adj_338), .C0(n363_adj_357), .B0(n28167), 
    .A0(n13116), .FCI(n24221), .F0(n396_adj_370), .F1(n395_adj_369), 
    .FCO(n24222));
  SLICE_261 SLICE_261( .D1(n711), .C1(n750), .B1(n28368), .A1(n13090), 
    .D0(n712), .C0(n751), .B0(n13090), .A0(n28369), .FCI(n24098), 
    .F0(n808_adj_146), .F1(n807_adj_145), .FCO(n24099));
  SLICE_262 SLICE_262( .B1(n242_adj_339), .F1(n397_adj_371), .FCO(n24221));
  SLICE_263 SLICE_263( .D1(n28370), .C1(n752), .B1(n28368), .A1(n13090), 
    .D0(n372_adj_110), .C0(n753_adj_135), .B0(n13090), .A0(n28368), 
    .FCI(n24097), .F0(n810_adj_148), .F1(n809_adj_147), .FCO(n24098));
  SLICE_264 SLICE_264( .A1(n373_adj_111), .F1(n811_adj_149), .FCO(n24097));
  SLICE_265 SLICE_265( .D1(n301_adj_343), .C1(n28170), .B1(n13117), 
    .A1(n28174), .D0(n302_adj_344), .C0(n28171), .B0(n28174), .A0(n4_adj_41), 
    .FCI(n24219), .F0(n358_adj_352), .F1(n357_adj_351));
  SLICE_266 SLICE_266( .D1(n28179), .C1(n28173), .B1(n13117), .A1(n28174), 
    .A0(n337_adj_350), .FCI(n24218), .F0(n360_adj_354), .F1(n359_adj_353), 
    .FCO(n24219));
  SLICE_267 SLICE_267( .D1(n28178), .C1(n28190), .B1(n13117), .A1(n28174), 
    .D0(n28190), .C0(n329_adj_346), .B0(n13117), .A0(n28174), .FCI(n24217), 
    .F0(n362_adj_356), .F1(n361_adj_355), .FCO(n24218));
  SLICE_268 SLICE_268( .D0(n648_adj_122), .C0(n687), .B0(n28372), .A0(n13033), 
    .FCI(n24096), .F0(n744));
  SLICE_269 SLICE_269( .D1(n649_adj_123), .C1(n688), .B1(n28372), .A1(n13033), 
    .D0(n650_adj_124), .C0(n689), .B0(n28372), .A0(n13033), .FCI(n24095), 
    .F0(n746), .F1(n745), .FCO(n24096));
  SLICE_270 SLICE_270( .D1(n651_adj_125), .C1(n690), .B1(n13033), .A1(n28372), 
    .D0(n652_adj_126), .C0(n691), .B0(n13033), .A0(n28372), .FCI(n24094), 
    .F0(n748), .F1(n747), .FCO(n24095));
  SLICE_271 SLICE_271( .D1(n653_adj_127), .C1(n692), .B1(n28372), .A1(n13033), 
    .D0(n654_adj_128), .C0(n693), .B0(n28373), .A0(n13033), .FCI(n24093), 
    .F0(n750), .F1(n749), .FCO(n24094));
  SLICE_272 SLICE_272( .B1(n241_adj_338), .F1(n363_adj_357), .FCO(n24217));
  SLICE_273 SLICE_273( .B1(n28248), .A1(n20643), .B0(n20298), .A0(n13127), 
    .FCI(n24215), .F0(n4695), .F1(n4694));
  SLICE_274 SLICE_274( .FCI(n24360), .F0(n1248));
  SLICE_275 SLICE_275( .B1(n1179), .A1(n4495), .B0(n1179), .A0(n4496), 
    .FCI(n24359), .F0(n1564), .F1(n1563), .FCO(n24360));
  SLICE_276 SLICE_276( .D1(n1179), .C1(n4497), .B1(n28409), .A1(n2_adj_82), 
    .D0(n1179), .C0(n4498), .B0(n28404), .A0(n363_adj_106), .FCI(n24358), 
    .F0(n1566), .F1(n1565), .FCO(n24359));
  SLICE_277 SLICE_277( .D1(n1179), .C1(n4499), .B1(n28396), .A1(n32_adj_446), 
    .D0(n1179), .C0(n4500), .B0(n28391), .A0(n28390), .FCI(n24357), .F0(n1568), 
    .F1(n1567), .FCO(n24358));
  SLICE_278 SLICE_278( .D1(n1179), .C1(n4501), .B1(n13070), .A1(n28381), 
    .D0(n1179), .C0(n4502), .B0(n13061), .A0(n28376), .FCI(n24356), .F0(n1570), 
    .F1(n1569), .FCO(n24357));
  SLICE_279 SLICE_279( .D1(n28374), .C1(n694), .B1(n13033), .A1(n28372), 
    .D0(n371_adj_109), .C0(n695), .B0(n13033), .A0(n28372), .FCI(n24092), 
    .F0(n752), .F1(n751), .FCO(n24093));
  SLICE_280 SLICE_280( .B1(n13124), .A1(n20373), .B0(n28234), .A0(n20399), 
    .FCI(n24214), .F0(n4697), .F1(n4696), .FCO(n24215));
  SLICE_281 SLICE_281( .D1(n1179), .C1(n4503), .B1(n28372), .A1(n13033), 
    .D0(n1179), .C0(n4504), .B0(n13090), .A0(n28368), .FCI(n24355), .F0(n1572), 
    .F1(n1571), .FCO(n24356));
  SLICE_282 SLICE_282( .D1(n4505), .C1(n1179), .B1(zpzone_3_N_333_6), 
    .A1(n28362), .D0(n4506), .C0(n1179), .B0(n28358), .A0(n28291), 
    .FCI(n24354), .F0(n1574), .F1(n1573), .FCO(n24355));
  SLICE_283 SLICE_283( .B1(n3573), .A1(n7_adj_13), .B0(n8_adj_12), .A0(n3574), 
    .FCI(n24001), .F0(n3043), .F1(n3042), .FCO(n24002));
  SLICE_284 SLICE_284( .B1(n3575), .A1(n9_adj_9), .B0(temp1_8_N_270_3), 
    .A0(n3576), .FCI(n24000), .F0(n3045), .F1(n3044), .FCO(n24001));
  SLICE_285 SLICE_285( .D1(n28295), .C1(n1004_adj_447), .B1(n890_adj_473), 
    .A1(n998), .D0(n28297), .C0(n1004_adj_447), .B0(n945_adj_462), .A0(n28299), 
    .FCI(n24353), .F0(n1576), .F1(n1575), .FCO(n24354));
  SLICE_286 SLICE_286( .D1(n4509), .C1(n28342), .B1(n1179), .A1(n28292), 
    .F1(n1577), .FCO(n24353));
  SLICE_287 SLICE_287( .B1(n20407), .A1(n13122), .B0(n20423), .A0(n13121), 
    .FCI(n24213), .F0(n4699), .F1(n4698), .FCO(n24214));
  SLICE_288 SLICE_288( .B1(n13120), .A1(n20449), .B0(n13119), .A0(n20475), 
    .FCI(n24212), .F0(n4701), .F1(n4700), .FCO(n24213));
  SLICE_289 SLICE_289( .D1(n608), .C1(n645), .B1(n28445), .A1(n13091), 
    .D0(n609), .C0(n646), .B0(n28445), .A0(n13091), .FCI(n24351), .F0(n700), 
    .F1(n699));
  SLICE_290 SLICE_290( .B1(n27368), .A1(n27246), .F1(n4702), .FCO(n24212));
  SLICE_291 SLICE_291( .C1(temp1_8_N_270_2), .B1(n28589), .A1(n23681), 
    .C0(temp1_8_N_213_1), .B0(n23672), .A0(n28609), .FCI(n23999), .F0(n3047), 
    .F1(n3046), .FCO(n24000));
  SLICE_292 SLICE_292( .D1(temp2_8_N_286_1), .C1(TMP_0), .B1(temp1_8_N_213_0), 
    .A1(temp2_8_N_286_3), .F1(n675), .FCO(n23999));
  SLICE_293 SLICE_293( .D0(n1059_adj_310), .C0(n1098_adj_313), .B0(n20449), 
    .A0(n13120), .FCI(n24211), .F0(n1155));
  SLICE_294 SLICE_294( .A1(n372_adj_110), .F1(n753_adj_135), .FCO(n24092));
  SLICE_295 SLICE_295( .D1(n610), .C1(n647), .B1(n28445), .A1(n13091), 
    .D0(n611), .C0(n648), .B0(n28445), .A0(n13091), .FCI(n24350), .F0(n702), 
    .F1(n701), .FCO(n24351));
  SLICE_296 SLICE_296( .D1(n612), .C1(n649), .B1(n28445), .A1(n13091), 
    .D0(n613), .C0(n650), .B0(n28445), .A0(n13091), .FCI(n24349), .F0(n704), 
    .F1(n703), .FCO(n24350));
  SLICE_297 SLICE_297( .D1(n614), .C1(n651), .B1(n28445), .A1(n13091), 
    .D0(n615), .C0(n652), .B0(n13091), .A0(n28447), .FCI(n24348), .F0(n706), 
    .F1(n705), .FCO(n24349));
  SLICE_298 SLICE_298( .D1(n591_adj_117), .C1(n630), .B1(n28376), .A1(n13061), 
    .D0(n592_adj_118), .C0(n631), .B0(n28376), .A0(n13061), .FCI(n24090), 
    .F0(n688), .F1(n687));
  SLICE_299 SLICE_299( .D1(n28451), .C1(n653), .B1(n28445), .A1(n13091), 
    .D0(n617), .C0(n654), .B0(n28445), .A0(n13091), .FCI(n24347), .F0(n708), 
    .F1(n707), .FCO(n24348));
  SLICE_300 SLICE_300( .B1(n672), .F1(n709), .FCO(n24347));
  SLICE_301 SLICE_301( .D1(n1060_adj_311), .C1(n1099_adj_314), .B1(n20449), 
    .A1(n13120), .D0(n1061_adj_312), .C0(n1100_adj_315), .B0(n20449), 
    .A0(n13120), .FCI(n24210), .F0(n1157), .F1(n1156), .FCO(n24211));
  SLICE_302 SLICE_302( .D1(n1062), .C1(n1101_adj_316), .B1(n20449), 
    .A1(n13120), .D0(n1063), .C0(n1102), .B0(n20449), .A0(n13120), 
    .FCI(n24209), .F0(n1159), .F1(n1158), .FCO(n24210));
  SLICE_303 SLICE_303( .FCI(n23997), .F0(tens_3_N_294_7), .F1(tens_3_N_294_8));
  SLICE_304 SLICE_304( .D0(n662), .C0(n699), .B0(n28437), .A0(n13092), 
    .FCI(n24346), .F0(n753));
  SLICE_305 SLICE_305( .D1(n28441), .C1(n700), .B1(n28437), .A1(n13092), 
    .D0(n664), .C0(n701), .B0(n28437), .A0(n13092), .FCI(n24345), .F0(n755), 
    .F1(n754), .FCO(n24346));
  SLICE_306 SLICE_306( .D1(n593_adj_119), .C1(n632), .B1(n28376), .A1(n13061), 
    .D0(n28379), .C0(n633), .B0(n28376), .A0(n13061), .FCI(n24089), .F0(n690), 
    .F1(n689), .FCO(n24090));
  SLICE_307 SLICE_307( .D1(n1064), .C1(n1103), .B1(n20449), .A1(n13120), 
    .D0(n1065), .C0(n1104), .B0(n20449), .A0(n13120), .FCI(n24208), .F0(n1161), 
    .F1(n1160), .FCO(n24209));
  SLICE_308 SLICE_308( .D1(n665), .C1(n702), .B1(n13092), .A1(n28437), 
    .D0(n666), .C0(n703), .B0(n13092), .A0(n28437), .FCI(n24344), .F0(n757), 
    .F1(n756), .FCO(n24345));
  SLICE_309 SLICE_309( .D1(n667), .C1(n704), .B1(n28437), .A1(n13092), 
    .D0(n668), .C0(n705), .B0(n28437), .A0(n13092), .FCI(n24343), .F0(n759), 
    .F1(n758), .FCO(n24344));
  SLICE_310 SLICE_310( .D1(n669), .C1(n706), .B1(n13092), .A1(n28437), 
    .D0(n670), .C0(n707), .B0(n13092), .A0(n28439), .FCI(n24342), .F0(n761), 
    .F1(n760), .FCO(n24343));
  SLICE_311 SLICE_311( .D1(n1066), .C1(n1105), .B1(n20449), .A1(n13120), 
    .D0(n1067), .C0(n1106), .B0(n20449), .A0(n13120), .FCI(n24207), .F0(n1163), 
    .F1(n1162), .FCO(n24208));
  SLICE_312 SLICE_312( .D1(n595_adj_120), .C1(n634), .B1(n13061), .A1(n28376), 
    .D0(n596_adj_121), .C0(n635), .B0(n13061), .A0(n28377), .FCI(n24088), 
    .F0(n692), .F1(n691), .FCO(n24089));
  SLICE_313 SLICE_313( .D1(n28378), .C1(n636), .B1(n28376), .A1(n13061), 
    .D0(n370_adj_108), .C0(n637), .B0(n28376), .A0(n13061), .FCI(n24087), 
    .F0(n694), .F1(n693), .FCO(n24088));
  SLICE_314 SLICE_314( .B1(n371_adj_109), .F1(n695), .FCO(n24087));
  SLICE_315 SLICE_315( .D0(n534), .C0(n573), .B0(n28381), .A0(n13070), 
    .FCI(n24086), .F0(n630));
  SLICE_316 SLICE_316( .A1(temp1_8_N_270_6), .B0(temp1_8_N_270_5), 
    .FCI(n23996), .F0(tens_3_N_294_5), .F1(tens_3_N_294_6), .FCO(n23997));
  SLICE_317 SLICE_317( .A1(temp1_8_N_270_4), .B0(temp1_8_N_270_3), 
    .A0(ones_3_N_237_3), .FCI(n23995), .F0(tens_3_N_294_3), 
    .F1(tens_3_N_294_4), .FCO(n23996));
  SLICE_318 SLICE_318( .D1(n28440), .C1(n708), .B1(n28437), .A1(n13092), 
    .D0(n672), .C0(n709), .B0(n28437), .A0(n13092), .FCI(n24341), .F0(n763), 
    .F1(n762), .FCO(n24342));
  SLICE_319 SLICE_319( .D1(n1068), .C1(n1107), .B1(n20449), .A1(n13120), 
    .D0(n1069), .C0(n1108), .B0(n20449), .A0(n13120), .FCI(n24206), .F0(n1165), 
    .F1(n1164), .FCO(n24207));
  SLICE_320 SLICE_320( .B1(temp1_8_N_270_2), .A1(ones_3_N_237_2), 
    .B0(temp1_8_N_213_1), .A0(n28542), .FCI(n23994), .F0(tens_3_N_294_1), 
    .F1(tens_3_N_294_2), .FCO(n23995));
  SLICE_321 SLICE_321( .B1(n11_adj_22), .A1(temp1_8_N_213_0), .FCO(n23994));
  SLICE_322 SLICE_322( .B1(n3478), .A0(n3479), .FCI(n23992), .F0(n174), 
    .F1(n173));
  SLICE_323 SLICE_323( .D1(n535), .C1(n574), .B1(n28381), .A1(n13070), 
    .D0(n536), .C0(n575), .B0(n28381), .A0(n13070), .FCI(n24085), .F0(n632), 
    .F1(n631), .FCO(n24086));
  SLICE_324 SLICE_324( .A1(n3480), .A0(n3481), .FCI(n23991), .F0(n287_adj_288), 
    .F1(n175), .FCO(n23992));
  SLICE_325 SLICE_325( .B1(n3482), .A0(n3483), .FCI(n23990), .F0(n397_adj_209), 
    .F1(n342), .FCO(n23991));
  SLICE_326 SLICE_326( .A1(n3484), .A0(n3485), .FCI(n23989), .F0(n507), 
    .F1(n452), .FCO(n23990));
  SLICE_327 SLICE_327( .B1(n3486), .F1(n562), .FCO(n23989));
  SLICE_328 SLICE_328( .FCI(n23987), .F0(zpone_3_N_304_7), 
    .F1(zpone_3_N_304_8));
  SLICE_329 SLICE_329( .B1(n673), .F1(n764), .FCO(n24341));
  SLICE_330 SLICE_330( .D1(n716), .C1(n753), .B1(n13058), .A1(n28430), 
    .D0(n717), .C0(n754), .B0(n13058), .A0(n28430), .FCI(n24339), .F0(n808), 
    .F1(n807));
  SLICE_331 SLICE_331( .D1(n1070), .C1(n1109), .B1(n13120), .A1(n20449), 
    .D0(n28227), .C0(n1110), .B0(n13120), .A0(n20449), .FCI(n24205), 
    .F0(n1167), .F1(n1166), .FCO(n24206));
  SLICE_332 SLICE_332( .D1(n537), .C1(n576), .B1(n13070), .A1(n28381), 
    .D0(n28385), .C0(n577), .B0(n13070), .A0(n28382), .FCI(n24084), .F0(n634), 
    .F1(n633), .FCO(n24085));
  SLICE_333 SLICE_333( .D1(n718), .C1(n755), .B1(n13058), .A1(n28430), 
    .D0(n719), .C0(n756), .B0(n13058), .A0(n28430), .FCI(n24338), .F0(n810), 
    .F1(n809), .FCO(n24339));
  SLICE_334 SLICE_334( .D1(n720), .C1(n757), .B1(n13058), .A1(n28430), 
    .D0(n721), .C0(n758), .B0(n13058), .A0(n28430), .FCI(n24337), .F0(n812), 
    .F1(n811), .FCO(n24338));
  SLICE_335 SLICE_335( .D1(n286_adj_217), .C1(n1111), .B1(n20449), .A1(n13120), 
    .B0(n287_adj_218), .FCI(n24204), .F0(n1169), .F1(n1168), .FCO(n24205));
  SLICE_336 SLICE_336( .D1(temp2_8_N_286_3), .C1(temp2_0), .B1(TMP_0), 
    .A1(temp2_8_N_286_1), .B0(temp2_8_N_286_3), .A0(n28573), .FCI(n23986), 
    .F0(zpone_3_N_304_5), .F1(zpone_3_N_304_6), .FCO(n23987));
  SLICE_337 SLICE_337( .D1(n28380), .C1(n578), .B1(n28388), .A1(n28414), 
    .D0(n369), .C0(n579), .B0(n28381), .A0(n13070), .FCI(n24083), .F0(n636), 
    .F1(n635), .FCO(n24084));
  SLICE_338 SLICE_338( .D1(n722), .C1(n759), .B1(n13058), .A1(n28430), 
    .D0(n723), .C0(n760), .B0(n13058), .A0(n28430), .FCI(n24336), .F0(n814), 
    .F1(n813), .FCO(n24337));
  SLICE_339 SLICE_339( .D1(n724), .C1(n761), .B1(n13058), .A1(n28430), 
    .D0(n725), .C0(n762), .B0(n13058), .A0(n28431), .FCI(n24335), .F0(n816), 
    .F1(n815), .FCO(n24336));
  SLICE_340 SLICE_340( .B1(n288_adj_219), .FCO(n24204));
  SLICE_341 SLICE_341( .D1(n28230), .C1(n1041_adj_301), .B1(n13121), 
    .A1(n20423), .D0(n1003), .C0(n1042_adj_302), .B0(n13121), .A0(n20423), 
    .FCI(n24202), .F0(n1099_adj_314), .F1(n1098_adj_313));
  SLICE_342 SLICE_342( .D1(n28433), .C1(n763), .B1(n13058), .A1(n28430), 
    .D0(n673), .C0(n764), .B0(n13058), .A0(n28430), .FCI(n24334), .F0(n818), 
    .F1(n817), .FCO(n24335));
  SLICE_343 SLICE_343( .D1(n1004), .C1(n1043_adj_303), .B1(n20423), 
    .A1(n13121), .D0(n1005), .C0(n1044), .B0(n20423), .A0(n13121), 
    .FCI(n24201), .F0(n1101_adj_316), .F1(n1100_adj_315), .FCO(n24202));
  SLICE_344 SLICE_344( .B1(n370_adj_108), .F1(n637), .FCO(n24083));
  SLICE_345 SLICE_345( .B1(n28589), .A1(n23681), .C0(zpzone_3_N_253_3), 
    .B0(n23672), .A0(n28609), .FCI(n23985), .F0(zpone_3_N_304_3), 
    .F1(zpone_3_N_304_4), .FCO(n23986));
  SLICE_346 SLICE_346( .D1(n1006), .C1(n1045), .B1(n13121), .A1(n20423), 
    .D0(n1007), .C0(n1046), .B0(n13121), .A0(n20423), .FCI(n24200), .F0(n1103), 
    .F1(n1102), .FCO(n24201));
  SLICE_347 SLICE_347( .D1(n477), .C1(n28383), .B1(n28390), .A1(n28391), 
    .D0(n478), .C0(n28386), .B0(n4_adj_221), .A0(n28391), .FCI(n24081), 
    .F0(n574), .F1(n573));
  SLICE_348 SLICE_348( .D1(n28392), .C1(n28387), .B1(n28390), .A1(n28391), 
    .A0(n537), .FCI(n24080), .F0(n576), .F1(n575), .FCO(n24081));
  SLICE_349 SLICE_349( .D1(n1008), .C1(n1047_adj_304), .B1(n20423), 
    .A1(n13121), .D0(n1009), .C0(n1048), .B0(n13121), .A0(n20423), 
    .FCI(n24199), .F0(n1105), .F1(n1104), .FCO(n24200));
  SLICE_350 SLICE_350( .D1(n1010), .C1(n1049_adj_305), .B1(n13121), 
    .A1(n20423), .D0(n1011), .C0(n1050_adj_306), .B0(n13121), .A0(n20423), 
    .FCI(n24198), .F0(n1107), .F1(n1106), .FCO(n24199));
  SLICE_351 SLICE_351( .B1(n3047), .A1(temp2_0), .F1(n819_adj_6), .FCO(n24334));
  SLICE_352 SLICE_352( .D0(n770), .C0(n807), .B0(n28425), .A0(n13059), 
    .FCI(n24333), .F0(n861));
  SLICE_353 SLICE_353( .D1(n1012), .C1(n1051_adj_307), .B1(n13121), 
    .A1(n20423), .D0(n28229), .C0(n1052_adj_308), .B0(n13121), .A0(n20423), 
    .FCI(n24197), .F0(n1109), .F1(n1108), .FCO(n24198));
  SLICE_354 SLICE_354( .D1(n28428), .C1(n808), .B1(n13059), .A1(n28425), 
    .D0(n772), .C0(n809), .B0(n13059), .A0(n28425), .FCI(n24332), .F0(n863), 
    .F1(n862), .FCO(n24333));
  SLICE_355 SLICE_355( .D1(n285_adj_216), .C1(n1053_adj_309), .B1(n13121), 
    .A1(n20423), .B0(n286_adj_217), .FCI(n24196), .F0(n1111), .F1(n1110), 
    .FCO(n24197));
  SLICE_356 SLICE_356( .D1(n773), .C1(n810), .B1(n28425), .A1(n13059), 
    .D0(n774), .C0(n811), .B0(n28425), .A0(n13059), .FCI(n24331), .F0(n865), 
    .F1(n864), .FCO(n24332));
  SLICE_357 SLICE_357( .D1(n775), .C1(n812), .B1(n13059), .A1(n28425), 
    .D0(n776), .C0(n813), .B0(n13059), .A0(n28425), .FCI(n24330), .F0(n867), 
    .F1(n866), .FCO(n24331));
  SLICE_358 SLICE_358( .B1(n287_adj_218), .FCO(n24196));
  SLICE_359 SLICE_359( .D1(n481), .C1(n28414), .B1(n28391), .A1(n28390), 
    .D0(n28414), .C0(n521), .B0(n28391), .A0(n28390), .FCI(n24079), .F0(n578), 
    .F1(n577), .FCO(n24080));
  SLICE_360 SLICE_360( .D1(n777), .C1(n814), .B1(n13059), .A1(n28425), 
    .D0(n778), .C0(n815), .B0(n13059), .A0(n28425), .FCI(n24329), .F0(n869), 
    .F1(n868), .FCO(n24330));
  SLICE_361 SLICE_361( .D1(n779), .C1(n816), .B1(n13059), .A1(n28425), 
    .D0(n780), .C0(n817), .B0(n13059), .A0(n28426), .FCI(n24328), .F0(n871), 
    .F1(n870), .FCO(n24329));
  SLICE_362 SLICE_362( .D1(n28427), .C1(n818), .B1(n13059), .A1(n28425), 
    .D0(n28424), .C0(n819_adj_6), .B0(n3047), .A0(temp2_0), .FCI(n24327), 
    .F0(n873), .F1(n872), .FCO(n24328));
  SLICE_363 SLICE_363( .D0(n945), .C0(n984_adj_291), .B0(n20407), .A0(n13122), 
    .FCI(n24195), .F0(n1041_adj_301));
  SLICE_364 SLICE_364( .A1(n675), .F1(n874), .FCO(n24327));
  SLICE_365 SLICE_365( .B1(n369), .F1(n579), .FCO(n24079));
  SLICE_366 SLICE_366( .D1(n824_adj_4), .C1(n861), .B1(n13065), .A1(n28420), 
    .D0(n825_adj_7), .C0(n862), .B0(n13065), .A0(n28420), .FCI(n24325), 
    .F0(n916_adj_415), .F1(n915_adj_608));
  SLICE_367 SLICE_367( .D1(n946), .C1(n985_adj_292), .B1(n20407), .A1(n13122), 
    .D0(n947), .C0(n986), .B0(n20407), .A0(n13122), .FCI(n24194), 
    .F0(n1043_adj_303), .F1(n1042_adj_302), .FCO(n24195));
  SLICE_368 SLICE_368( .D1(n392_adj_210), .C1(n28497), .B1(n4_adj_95), 
    .A1(n28518), .D0(n28528), .C0(n28502), .B0(n28517), .A0(n28518), 
    .FCI(n24077), .F0(n484), .F1(n483));
  SLICE_369 SLICE_369( .D1(n826_adj_27), .C1(n863), .B1(n13065), .A1(n28420), 
    .D0(n827_adj_29), .C0(n864), .B0(n13065), .A0(n28420), .FCI(n24324), 
    .F0(n918_adj_409), .F1(n917_adj_414), .FCO(n24325));
  SLICE_370 SLICE_370( .D1(n948), .C1(n987), .B1(n20407), .A1(n13122), 
    .D0(n949), .C0(n988), .B0(n20407), .A0(n13122), .FCI(n24193), .F0(n1045), 
    .F1(n1044), .FCO(n24194));
  SLICE_371 SLICE_371( .D1(n28521), .C1(n28507), .B1(n28517), .A1(n28518), 
    .D0(n28523), .C0(n28506), .B0(n28517), .A0(n28522), .FCI(n24076), 
    .F0(n486), .F1(n485), .FCO(n24077));
  SLICE_372 SLICE_372( .D1(temp2_8_N_286_1), .C1(TMP_0), .B1(zpzone_3_N_253_2), 
    .A1(temp2_8_N_286_3), .C0(zpzone_3_N_253_1), .B0(TMP_0), 
    .A0(temp2_8_N_286_3), .FCI(n23984), .F0(zpone_3_N_304_1), 
    .F1(zpone_3_N_304_2), .FCO(n23985));
  SLICE_373 SLICE_373( .D1(n950), .C1(n989), .B1(n20407), .A1(n13122), 
    .D0(n951), .C0(n990_adj_293), .B0(n20407), .A0(n13122), .FCI(n24192), 
    .F0(n1047_adj_304), .F1(n1046), .FCO(n24193));
  SLICE_374 SLICE_374( .D1(n828_adj_28), .C1(n865), .B1(n13065), .A1(n28420), 
    .D0(n829_adj_1), .C0(n866), .B0(n13065), .A0(n28420), .FCI(n24323), 
    .F0(n920_adj_410), .F1(n919_adj_411), .FCO(n24324));
  SLICE_375 SLICE_375( .D1(n830), .C1(n867), .B1(n13065), .A1(n28420), 
    .D0(n831), .C0(n868), .B0(n13065), .A0(n28420), .FCI(n24322), 
    .F0(n922_adj_400), .F1(n921_adj_399), .FCO(n24323));
  SLICE_376 SLICE_376( .D1(n28520), .C1(n397_adj_209), .B1(n28517), 
    .A1(n28518), .D0(n397_adj_209), .C0(n2_adj_642), .B0(n28517), .A0(n28518), 
    .FCI(n24075), .F0(n488), .F1(n487), .FCO(n24076));
  SLICE_377 SLICE_377( .D1(n832_adj_2), .C1(n869), .B1(n28420), .A1(n13065), 
    .D0(n28423), .C0(n870), .B0(n13065), .A0(n28420), .FCI(n24321), 
    .F0(n924_adj_402), .F1(n923_adj_401), .FCO(n24322));
  SLICE_378 SLICE_378( .D1(n952), .C1(n991_adj_294), .B1(n20407), .A1(n13122), 
    .D0(n953), .C0(n992_adj_295), .B0(n20407), .A0(n13122), .FCI(n24191), 
    .F0(n1049_adj_305), .F1(n1048), .FCO(n24192));
  SLICE_379 SLICE_379( .B1(n452), .F1(n489), .FCO(n24075));
  SLICE_380 SLICE_380( .D1(n954), .C1(n993_adj_296), .B1(n20407), .A1(n13122), 
    .D0(n28232), .C0(n994_adj_297), .B0(n20407), .A0(n13122), .FCI(n24190), 
    .F0(n1051_adj_307), .F1(n1050_adj_306), .FCO(n24191));
  SLICE_381 SLICE_381( .D0(n446), .C0(n483), .B0(n28499), .A0(n13081), 
    .FCI(n24074), .F0(n537_adj_129));
  SLICE_382 SLICE_382( .B1(temp2_0), .A1(n11), .FCO(n23984));
  SLICE_383 SLICE_383( .D1(n834_adj_3), .C1(n871), .B1(n13065), .A1(n28420), 
    .D0(n835), .C0(n872), .B0(n13065), .A0(n28421), .FCI(n24320), 
    .F0(n926_adj_404), .F1(n925_adj_403), .FCO(n24321));
  SLICE_384 SLICE_384( .A0(n173), .FCI(n23982), .F0(n1516), .F1(n1179));
  SLICE_385 SLICE_385( .D1(n28422), .C1(n873), .B1(n28420), .A1(n13065), 
    .D0(n675), .C0(n874), .B0(n28420), .A0(n13065), .FCI(n24319), 
    .F0(n928_adj_406), .F1(n927_adj_405), .FCO(n24320));
  SLICE_386 SLICE_386( .D1(n284_adj_215), .C1(n995_adj_298), .B1(n20407), 
    .A1(n13122), .B0(n285_adj_216), .FCI(n24189), .F0(n1053_adj_309), 
    .F1(n1052_adj_308), .FCO(n24190));
  SLICE_387 SLICE_387( .A1(n286_adj_217), .FCO(n24189));
  SLICE_388 SLICE_388( .B1(TMP_0), .A1(temp2_8_N_286_3), .F1(n929_adj_407), 
    .FCO(n24319));
  SLICE_389 SLICE_389( .D1(n447), .C1(n484), .B1(n28499), .A1(n13081), 
    .D0(n448), .C0(n485), .B0(n28499), .A0(n13081), .FCI(n24073), .F0(n539), 
    .F1(n538), .FCO(n24074));
  SLICE_390 SLICE_390( .D1(n888), .C1(n927_adj_281), .B1(n20399), .A1(n28234), 
    .D0(n889), .C0(n928), .B0(n20399), .A0(n28234), .FCI(n24187), 
    .F0(n985_adj_292), .F1(n984_adj_291));
  SLICE_391 SLICE_391( .D1(n449), .C1(n486), .B1(n28499), .A1(n13081), 
    .D0(n28510), .C0(n487), .B0(n28504), .A0(n13081), .FCI(n24072), .F0(n541), 
    .F1(n540), .FCO(n24073));
  SLICE_392 SLICE_392( .A1(zpone_3_N_340_7), .A0(zpone_3_N_340_6), 
    .FCI(n24317), .F0(n3_adj_374), .F1(n2_adj_373));
  SLICE_393 SLICE_393( .A1(zpone_3_N_340_5), .A0(zpone_3_N_340_4), 
    .FCI(n24316), .F0(n5_adj_376), .F1(n4_adj_375), .FCO(n24317));
  SLICE_394 SLICE_394( .D1(n890), .C1(n929), .B1(n20399), .A1(n28234), 
    .D0(n891), .C0(n930), .B0(n28234), .A0(n20399), .FCI(n24186), .F0(n987), 
    .F1(n986), .FCO(n24187));
  SLICE_395 SLICE_395( .D1(n28490), .C1(n488), .B1(n28513), .A1(n397_adj_209), 
    .D0(n452), .C0(n489), .B0(n28499), .A0(n13081), .FCI(n24071), .F0(n543), 
    .F1(n542), .FCO(n24072));
  SLICE_396 SLICE_396( .B1(n174), .A0(n175), .FCI(n23981), .F0(n1518), 
    .F1(n1517), .FCO(n23982));
  SLICE_397 SLICE_397( .D1(n892), .C1(n931), .B1(n28234), .A1(n20399), 
    .D0(n893), .C0(n932_adj_282), .B0(n28234), .A0(n20399), .FCI(n24185), 
    .F0(n989), .F1(n988), .FCO(n24186));
  SLICE_398 SLICE_398( .B1(n507), .F1(n544), .FCO(n24071));
  SLICE_399 SLICE_399( .A1(n287_adj_288), .A0(n342), .FCI(n23980), .F0(n1520), 
    .F1(n1519), .FCO(n23981));
  SLICE_400 SLICE_400( .A1(n397_adj_209), .B0(n452), .FCI(n23979), .F0(n1522), 
    .F1(n1521), .FCO(n23980));
  SLICE_401 SLICE_401( .A1(zpone_3_N_340_3), .B0(zpone_3_N_340_2), 
    .FCI(n24315), .F0(n7_adj_378), .F1(n6_adj_377), .FCO(n24316));
  SLICE_402 SLICE_402( .D1(n894), .C1(n933_adj_283), .B1(n20399), .A1(n28234), 
    .D0(n895), .C0(n934_adj_284), .B0(n20399), .A0(n28234), .FCI(n24184), 
    .F0(n991_adj_294), .F1(n990_adj_293), .FCO(n24185));
  SLICE_403 SLICE_403( .D0(n334_adj_56), .C0(n357_adj_60), .B0(n28450), 
    .A0(n13044), .FCI(n24070), .F0(n390_adj_74));
  SLICE_404 SLICE_404( .A1(n507), .B0(n562), .FCI(n23978), .F0(n1524), 
    .F1(n1523), .FCO(n23979));
  SLICE_405 SLICE_405( .D1(n896), .C1(n935_adj_285), .B1(n20399), .A1(n28234), 
    .D0(n28235), .C0(n936_adj_286), .B0(n20399), .A0(n28234), .FCI(n24183), 
    .F0(n993_adj_296), .F1(n992_adj_295), .FCO(n24184));
  SLICE_406 SLICE_406( .D1(n283_adj_214), .C1(n937_adj_287), .B1(n20399), 
    .A1(n28234), .A0(n284_adj_215), .FCI(n24182), .F0(n995_adj_298), 
    .F1(n994_adj_297), .FCO(n24183));
  SLICE_407 SLICE_407( .D1(n335_adj_57), .C1(n358_adj_61), .B1(n13044), 
    .A1(n28450), .D0(n336_adj_58), .C0(n359_adj_62), .B0(n13044), .A0(n28450), 
    .FCI(n24069), .F0(n392_adj_76), .F1(n391_adj_75), .FCO(n24070));
  SLICE_408 SLICE_408( .D1(n337_adj_59), .C1(n360_adj_63), .B1(n28450), 
    .A1(n13044), .D0(n28468), .C0(n361_adj_64), .B0(n28453), .A0(n13044), 
    .FCI(n24068), .F0(n394_adj_78), .F1(n393_adj_77), .FCO(n24069));
  SLICE_409 SLICE_409( .B1(n285_adj_216), .FCO(n24182));
  SLICE_410 SLICE_410( .D1(n362_adj_65), .C1(n28446), .B1(n28471), .A1(n28525), 
    .D0(n241_adj_48), .C0(n363_adj_66), .B0(n13044), .A0(n28450), .FCI(n24067), 
    .F0(n396_adj_80), .F1(n395_adj_79), .FCO(n24068));
  SLICE_411 SLICE_411( .B1(zpone_3_N_340_1), .F1(n8_adj_379), .FCO(n24315));
  SLICE_412 SLICE_412( .D0(n831_adj_265), .C0(n870_adj_272), .B0(n20373), 
    .A0(n13124), .FCI(n24181), .F0(n927_adj_281));
  SLICE_413 SLICE_413( .A1(n242_adj_49), .F1(n397_adj_81), .FCO(n24067));
  SLICE_414 SLICE_414( .B1(tens_3_N_323_9), .B0(tens_3_N_323_8), .FCI(n24313), 
    .F0(n3_adj_324), .F1(n2_adj_323));
  SLICE_415 SLICE_415( .D1(GET_TMP_CNT_3), .C1(GET_TMP_CNT_1), 
    .B1(GET_TMP_CNT_0), .A1(GET_TMP_CNT_2), .D0(GET_TMP_CNT_2), 
    .C0(GET_TMP_CNT_3), .B0(GET_TMP_CNT_1), .A0(GET_TMP_CNT_0), .DI0(n26655), 
    .CE(clk_c_enable_41), .CLK(clk_c), .F0(n26655), .Q0(GET_TMP_CNT_0), 
    .F1(n7_adj_21));
  SLICE_416 SLICE_416( .D1(GET_TMP_CNT_0), .B1(GET_TMP_CNT_1), 
    .A1(GET_TMP_CNT_2), .D0(GET_TMP_CNT_0), .A0(GET_TMP_CNT_1), .DI1(n833), 
    .DI0(n834), .CE(clk_c_enable_41), .LSR(n13768), .CLK(clk_c), .F0(n834), 
    .Q0(GET_TMP_CNT_1), .F1(n833), .Q1(GET_TMP_CNT_2));
  SLICE_417 SLICE_417( .D1(GET_TMP_CNT_2), .C1(GET_TMP_CNT_1), 
    .B1(GET_TMP_CNT_3), .A1(GET_TMP_CNT_0), .D0(GET_TMP_CNT_2), 
    .C0(GET_TMP_CNT_1), .B0(GET_TMP_CNT_3), .A0(GET_TMP_CNT_0), .DI0(n832), 
    .CE(clk_c_enable_41), .LSR(n13768), .CLK(clk_c), .F0(n832), 
    .Q0(GET_TMP_CNT_3), .F1(n19561));
  SLICE_418 SLICE_418( .D1(n28561), .C1(cnt_1), .A1(cnt_6), .D0(n13467), 
    .C0(n28550), .B0(READ_BIT_CNT_0), .A0(READ_BIT_CNT_1), .DI0(n768), 
    .CE(clk_c_enable_43), .CLK(clk_c), .F0(n768), .Q0(READ_BIT_CNT_0), 
    .F1(n28550));
  SLICE_419 SLICE_419( .C1(READ_BIT_CNT_0), .A1(READ_BIT_CNT_1), 
    .C0(READ_BIT_CNT_0), .A0(READ_BIT_CNT_1), .DI0(n767), .CE(clk_c_enable_33), 
    .CLK(clk_c), .F0(n767), .Q0(READ_BIT_CNT_1), .F1(n26918));
  SLICE_420 SLICE_420( .D1(n1157), .C1(n1155), .D0(STATE_3), .C0(n7_adj_40), 
    .A0(n14_adj_561), .DI0(STATE_3_N_144_0), .CE(clk_c_enable_51), .LSR(n3092), 
    .CLK(clk_c), .F0(STATE_3_N_144_0), .Q0(STATE_0), .F1(n27169));
  SLICE_421 SLICE_421( .D1(n3_adj_589), .C1(STATE_2), .B1(n10_adj_269), 
    .A1(STATE_3), .D0(STATE_0), .C0(WRITE_LOW_CNT_1), .B0(n20679), 
    .A0(WRITE_LOW_CNT_0), .DI0(STATE_3_N_144_1), .M0(n27381), 
    .CE(clk_c_enable_51), .LSR(n3092), .CLK(clk_c), .OFX0(STATE_3_N_144_1), 
    .Q0(STATE_1));
  SLICE_422 SLICE_422( .D1(n3532), .C1(n28593), .B1(STATE_2), .A1(n7_adj_21), 
    .D0(STATE_3), .C0(n26850), .B0(n14_adj_561), .A0(STATE_0), 
    .DI0(STATE_3_N_144_2), .CE(clk_c_enable_13), .LSR(n3092), .CLK(clk_c), 
    .F0(STATE_3_N_144_2), .Q0(STATE_2), .F1(n14_adj_561));
  SLICE_423 SLICE_423( .D1(n26896), .C1(n28557), .B1(STATE_2), .A1(n28593), 
    .D0(n10_adj_269), .C0(n7_adj_280), .B0(STATE_2), .A0(STATE_3), 
    .DI0(STATE_3_N_144_3), .CE(clk_c_enable_14), .LSR(n3092), .CLK(clk_c), 
    .F0(STATE_3_N_144_3), .Q0(STATE_3), .F1(n7_adj_280));
  SLICE_424 SLICE_424( .D1(tmp_bit), .C1(n28605), .B1(TMP_0), .A1(n28607), 
    .D0(n3532), .C0(n19561), .B0(n829), .A0(TMP_0), .DI0(n13531), 
    .CE(clk_c_enable_41), .CLK(clk_c), .F0(n13531), .Q0(TMP_0), .F1(n829));
  SLICE_425 SLICE_425( .D1(WRITE_BYTE_CNT_3), .C1(clk_c_enable_35), 
    .D0(WRITE_BYTE_CNT_3), .A0(WRITE_BYTE_CNT_0), .DI0(n3534), 
    .CE(clk_c_enable_35), .CLK(clk_c), .F0(n3534), .Q0(WRITE_BYTE_CNT_0), 
    .F1(clk_c_enable_37));
  SLICE_426 SLICE_426( .D1(WRITE_BYTE_CNT_1), .B1(WRITE_BYTE_CNT_0), 
    .A1(WRITE_BYTE_CNT_2), .B0(WRITE_BYTE_CNT_0), .A0(WRITE_BYTE_CNT_1), 
    .DI1(n317), .DI0(n318), .CE(clk_c_enable_37), .CLK(clk_c), .F0(n318), 
    .Q0(WRITE_BYTE_CNT_1), .F1(n317), .Q1(WRITE_BYTE_CNT_2));
  SLICE_427 SLICE_427( .D1(WRITE_BYTE_CNT_1), .C1(WRITE_BYTE_CNT_3), 
    .B1(WRITE_BYTE_CNT_0), .A1(WRITE_BYTE_CNT_2), .D0(WRITE_BYTE_CNT_1), 
    .C0(WRITE_BYTE_CNT_3), .B0(WRITE_BYTE_CNT_0), .A0(WRITE_BYTE_CNT_2), 
    .DI0(n28630), .CE(clk_c_enable_35), .CLK(clk_c), .F0(n28630), 
    .Q0(WRITE_BYTE_CNT_3), .F1(n28580));
  SLICE_428 SLICE_428( .D1(n28580), .C1(WRITE_BYTE_FLAG_0), .B1(n28581), 
    .A1(WRITE_BYTE_FLAG_1), .C0(WRITE_BYTE_FLAG_0), .B0(WRITE_BYTE_CNT_3), 
    .A0(n28592), .DI1(n3071), .DI0(n3057), .CE(clk_c_enable_35), .CLK(clk_c), 
    .F0(n3057), .Q0(WRITE_BYTE_FLAG_0), .F1(n3071), .Q1(WRITE_BYTE_FLAG_1));
  SLICE_429 SLICE_429( .B1(WRITE_HIGH_CNT_0), .A1(cnt_6), 
    .A0(WRITE_HIGH_CNT_0), .DI0(n1_adj_30), .M1(WRITE_HIGH_CNT_0), 
    .CE(clk_c_enable_45), .LSR(n24719), .CLK(clk_c), .F0(n1_adj_30), 
    .Q0(WRITE_HIGH_CNT_0), .F1(n13557), .Q1(WRITE_HIGH_CNT_1));
  SLICE_430 SLICE_430( .D1(n307), .C1(WRITE_BYTE_CNT_3), .B1(n28592), 
    .A1(WRITE_BYTE_FLAG_1), .A0(WRITE_LOW_CNT_0), .DI0(n28601), 
    .M1(WRITE_LOW_CNT_0), .CE(clk_c_enable_50), .LSR(n24718), .CLK(clk_c), 
    .F0(n28601), .Q0(WRITE_LOW_CNT_0), .F1(n3053), .Q1(WRITE_LOW_CNT_1));
  SLICE_431 SLICE_431( .D1(key_div_19__N_136), .C1(rst_c), 
    .D0(key_div_19__N_136), .C0(rst_c), .A0(btnflag), .DI0(n27567), 
    .CLK(clk_c), .F0(n27567), .Q0(btnflag), .F1(clk_c_enable_6));
  SLICE_432 SLICE_432( .D1(count_2), .C1(count_0), .B1(count_3), .A1(count_1), 
    .D0(count_4), .C0(count_5), .B0(n197), .A0(clk_temp), .DI0(clk_temp_N_391), 
    .CLK(clk_c), .F0(clk_temp_N_391), .Q0(clk_temp), .F1(n197));
  SLICE_433 SLICE_433( .D1(n28188), .C1(n28187), .B1(n235_adj_336), 
    .A1(n238_adj_337), .D0(cnt_12), .A0(cnt_14), .M0(dq_out), .LSR(dq_N_403), 
    .CLK(clk_temp), .F0(n6_adj_672), .Q0(dq_N_376), .F1(n269_adj_341));
  SLICE_434 SLICE_434( .D1(STATE_3), .B1(STATE_2), .D0(STATE_3), 
    .C0(n3_adj_382), .B0(STATE_2), .A0(n28626), .DI0(dq_N_413), .CE(dq_N_403), 
    .CLK(clk_temp), .F0(dq_N_413), .Q0(dq_N_377), .F1(n27374));
  SLICE_435 SLICE_435( .C1(key_div_12), .A1(key_div_8), .C0(btnflag), 
    .A0(mode), .DI0(mode_N_397), .CE(clk_c_enable_6), .CLK(clk_c), 
    .F0(mode_N_397), .Q0(mode), .F1(n27076));
  SLICE_436 SLICE_436( .D1(n916_adj_415), .B1(n924_adj_402), .A1(n923_adj_401), 
    .A0(n2_adj_408), .DI0(n15_adj_413), .CLK(clk_c), .F0(n15_adj_413), 
    .Q0(n2_adj_408), .F1(n27262));
  SLICE_437 SLICE_437( .D1(ser_N_380_0), .C1(ser_N_380_1), .D0(n28595), 
    .C0(ser_N_380_3), .B0(ser_N_380_2), .A0(placecnt_4), 
    .DI0(placecnt_4_N_367_4), .LSR(sck_N_88_enable_3), .CLK(sck_c_1), 
    .F0(placecnt_4_N_367_4), .Q0(placecnt_4), .F1(n28595));
  SLICE_438 SLICE_438( .C1(ser_N_380_2), .B1(ser_N_380_1), .D0(ser_N_380_0), 
    .C0(placecnt_4), .B0(n28599), .A0(ser_N_380_3), .DI0(rck_N_378), 
    .CLK(sck_c_1), .F0(rck_N_378), .Q0(rck_c), .F1(n28599));
  SLICE_439 SLICE_439( .D1(n926_adj_404), .C1(n925_adj_403), .B1(n920_adj_410), 
    .A1(n918_adj_409), .C0(n2_adj_408), .A0(sck_c_1), .DI0(n14_adj_412), 
    .CLK(clk_c), .F0(n14_adj_412), .Q0(sck_c_1), .F1(n27260));
  SLICE_440 SLICE_440( .C1(segcnt_1), .A1(segcnt_0), .A0(segcnt_0), 
    .DI1(n13140), .DI0(n2089), .CE(sck_N_88_enable_3), .LSR(n13760), 
    .CLK(sck_c_1), .F0(n2089), .Q0(segcnt_0), .F1(n13140), .Q1(segcnt_1));
  SLICE_441 SLICE_441( .D1(n1099), .C1(n1098), .B1(n1097), .A1(n1089), 
    .D0(segcnt_0), .C0(segcnt_1), .A0(segcnt_2), .DI0(n13142), 
    .CE(sck_N_88_enable_3), .LSR(n13760), .CLK(sck_c_1), .F0(n13142), 
    .Q0(segcnt_2), .F1(n27274));
  SLICE_442 SLICE_442( .C1(ser_N_380_1), .A1(ser_N_380_0), .A0(ser_N_380_0), 
    .DI1(placecnt_4_N_367_1), .DI0(n28596), .LSR(sck_N_88_enable_3), 
    .CLK(sck_c_1), .F0(n28596), .Q0(ser_N_380_0), .F1(placecnt_4_N_367_1), 
    .Q1(ser_N_380_1));
  SLICE_443 SLICE_443( .D1(ser_N_380_3), .C1(ser_N_380_0), .B1(ser_N_380_1), 
    .A1(ser_N_380_2), .C0(ser_N_380_0), .B0(ser_N_380_1), .A0(ser_N_380_2), 
    .DI1(placecnt_4_N_367_3), .DI0(placecnt_4_N_367_2), 
    .LSR(sck_N_88_enable_3), .CLK(sck_c_1), .F0(placecnt_4_N_367_2), 
    .Q0(ser_N_380_2), .F1(placecnt_4_N_367_3), .Q1(ser_N_380_3));
  SLICE_444 SLICE_444( .D1(segcnt_1), .C1(n28600), .B1(ser_N_380_1), 
    .A1(ser_N_380_2), .D0(segcnt_2), .C0(n27400), .B0(n20745), .A0(n3286), 
    .DI0(ser_N_379), .CLK(sck_c_1), .F0(ser_N_379), .Q0(ser_c), .F1(n20745));
  SLICE_445 SLICE_445( .D1(n19561), .C1(n824), .B1(n3532), 
    .A1(temp1_8_N_213_1), .D0(n825), .C0(n19561), .B0(n3532), 
    .A0(temp1_8_N_213_0), .DI1(n13513), .DI0(n13516), .CE(clk_c_enable_41), 
    .CLK(clk_c), .F0(n13516), .Q0(temp1_8_N_213_0), .F1(n13513), 
    .Q1(temp1_8_N_213_1));
  SLICE_446 SLICE_446( .D1(n19561), .C1(n822), .B1(n3532), 
    .A1(temp1_8_N_270_3), .D0(n19561), .C0(n823), .B0(n3532), 
    .A0(temp1_8_N_270_2), .DI1(n13534), .DI0(n13537), .CE(clk_c_enable_41), 
    .CLK(clk_c), .F0(n13537), .Q0(temp1_8_N_270_2), .F1(n13534), 
    .Q1(temp1_8_N_270_3));
  SLICE_447 SLICE_447( .D1(n820), .C1(n3532), .B1(n19561), 
    .A1(temp1_8_N_270_5), .D0(n821), .C0(n3532), .B0(n19561), 
    .A0(temp1_8_N_270_4), .DI1(n13525), .DI0(n13519), .CE(clk_c_enable_41), 
    .CLK(clk_c), .F0(n13519), .Q0(temp1_8_N_270_4), .F1(n13525), 
    .Q1(temp1_8_N_270_5));
  SLICE_448 SLICE_448( .D1(n6_adj_23), .C1(tmp_bit), .B1(n28606), 
    .A1(temp1_8_N_270_6), .D0(n3532), .C0(n819), .B0(n19561), 
    .A0(temp1_8_N_270_6), .DI0(n13543), .CE(clk_c_enable_41), .CLK(clk_c), 
    .F0(n13543), .Q0(temp1_8_N_270_6), .F1(n819));
  SLICE_449 SLICE_449( .D1(temp2_0), .C1(n28606), .B1(n28605), .A1(tmp_bit), 
    .D0(n3532), .C0(n19561), .B0(n827), .A0(temp2_0), .DI0(n13522), 
    .CE(clk_c_enable_41), .CLK(clk_c), .F0(n13522), .Q0(temp2_0), .F1(n827));
  SLICE_450 SLICE_450( .D1(n19561), .C1(n826), .B1(n3532), 
    .A1(temp2_8_N_286_3), .D0(n828), .C0(n19561), .B0(n3532), 
    .A0(temp2_8_N_286_1), .DI1(n13540), .DI0(n13528), .CE(clk_c_enable_41), 
    .CLK(clk_c), .F0(n13528), .Q0(temp2_8_N_286_1), .F1(n13540), 
    .Q1(temp2_8_N_286_3));
  SLICE_451 SLICE_451( .D1(n1091), .C1(n1090), .B1(n1087), .A1(n1093), 
    .C0(n970), .A0(n975_adj_457), .M0(dq_out), .CE(clk_temp_enable_1), 
    .CLK(clk_temp), .F0(n26989), .Q0(tmp_bit), .F1(n27272));
  SLICE_452 SLICE_452( .D1(STATE_1), .C1(STATE_2), .B1(n28570), .A1(STATE_0), 
    .C0(STATE_2), .A0(STATE_0), .DI0(n28602), .CE(clk_c_enable_49), 
    .CLK(clk_c), .F0(n28602), .Q0(write_temp_1), .F1(clk_c_enable_48));
  SLICE_453 SLICE_453( .D1(n971), .C1(n969), .DI0(n29287), 
    .CE(clk_c_enable_48), .CLK(clk_c), .F0(n29287), .Q0(write_temp_2), 
    .F1(n26983));
  SLICE_454 SLICE_454( .D1(STATE_0), .C1(STATE_2), .D0(STATE_0), .C0(STATE_2), 
    .DI1(n7_adj_299), .DI0(n7_adj_318), .CE(clk_c_enable_49), .CLK(clk_c), 
    .F0(n7_adj_318), .Q0(write_temp_6), .F1(n7_adj_299), .Q1(write_temp_7));
  SLICE_455 SLICE_455( .D1(placecnt_4), .C1(ser_N_380_1), 
    .D0(cycledata_46_N_70_1), .C0(ser_N_380_0), .B0(n28193), .A0(n28218), 
    .OFX0(n27401), .F1(n6_adj_619));
  SLICE_456 SLICE_456( .D1(ones_3_N_237_2), .C1(ones_3_N_238_2), .B1(mode), 
    .A1(cycledata_46_N_70_1), .D0(ser_N_380_0), .C0(n28193), .B0(n28218), 
    .A0(cycledata_46_N_70_1), .M1(ser_N_380_1), .FXB(n27402), .FXA(n27401), 
    .OFX0(n27402), .F1(n11380), .OFX1(n27403));
  SLICE_457 SLICE_457( .D1(n265_adj_387), .A1(zpone_3_N_246_0), 
    .D0(ser_N_380_0), .C0(cycledata_31_N_74_1), .B0(cycledata_31_N_74_2), 
    .A0(n28237), .OFX0(n27407), .F1(n28238));
  SLICE_458 SLICE_458( .D1(n27221), .C1(mode), .B1(zpone_3_N_246_0), 
    .A1(n13020), .D0(cycledata_31_N_74_1), .C0(ser_N_380_0), .B0(n28237), 
    .A0(cycledata_31_N_74_2), .M1(ser_N_380_1), .FXB(n27408), .FXA(n27407), 
    .OFX0(n27408), .F1(n28237), .OFX1(n27409));
  i24361_SLICE_459 \i24361/SLICE_459 ( .D1(ser_N_380_1), 
    .C1(cycledata_63_N_66_2), .B1(ser_N_380_0), .A1(cycledata_63_N_66_1), 
    .D0(ser_N_380_1), .C0(cycledata_63_N_66_2), .B0(ser_N_380_0), 
    .A0(cycledata_63_N_66_1), .M0(n28163), .OFX0(n28633));
  i24353_SLICE_460 \i24353/SLICE_460 ( .D1(tens_3_N_294_8), .C1(n238), .B1(n2), 
    .A1(n3), .D0(tens_3_N_294_8), .C0(n238), .B0(n2), .A0(n3), .M0(n120), 
    .OFX0(n28514));
  i30_SLICE_461 \i30/SLICE_461 ( .C1(WRITE_LOW_CNT_1), .B1(STATE_2), 
    .A1(STATE_0), .D0(n28557), .C0(WRITE_HIGH_CNT_1), .B0(STATE_2), 
    .A0(STATE_0), .M0(STATE_1), .OFX0(n19_adj_680));
  i105_SLICE_462 \i105/SLICE_462 ( .D1(cnt_0), .C1(cnt_6), .B1(n28555), 
    .A1(n28604), .D0(n13467), .C0(cnt_6), .B0(n28561), .A0(cnt_1), 
    .M0(WRITE_LOW_CNT_0), .OFX0(n111));
  i24317_SLICE_463 \i24317/SLICE_463 ( .D1(zpzone_3_N_254_2), .C1(mode), 
    .B1(n28271), .A1(zpzone_3_N_253_2), .D0(cycledata_15_N_78_0), .C0(n28270), 
    .B0(n28271), .A0(n28272), .M0(ser_N_380_0), .OFX0(n28039));
  i24351_SLICE_464 \i24351/SLICE_464 ( .D1(temp1_8_N_270_6), 
    .C1(temp1_8_N_270_5), .B1(temp1_8_N_270_3), .A1(n28554), 
    .D0(temp1_8_N_270_6), .C0(temp1_8_N_270_5), .B0(temp1_8_N_270_3), 
    .A0(n28554), .M0(temp1_8_N_270_4), .OFX0(n28617));
  i24311_SLICE_465 \i24311/SLICE_465 ( .D1(n265_adj_387), .C1(zpone_3_N_246_0), 
    .B1(n238_adj_385), .A1(zpone_3_N_340_7), .D0(n378_adj_73), .C0(n28446), 
    .B0(zpone_3_N_304_8), .A0(n28434), .M0(mode), .OFX0(cycledata_31_N_74_2));
  i24216_SLICE_466 \i24216/SLICE_466 ( .D1(n393_adj_367), .B1(n396_adj_370), 
    .A1(n27774), .D0(n27777), .C0(n370_adj_360), .A0(n28164), 
    .M0(n378_adj_363), .OFX0(n27780));
  STATE_3__I_0_496_i3_SLICE_467 \STATE_3__I_0_496_i3/SLICE_467 ( 
    .D1(WRITE_LOW_CNT_0), .B1(STATE_0), .A1(WRITE_LOW_CNT_1), .D0(n26906), 
    .C0(n28575), .B0(STATE_0), .A0(n20703), .M0(STATE_1), .OFX0(n3_adj_386));
  i24306_SLICE_468 \i24306/SLICE_468 ( .D1(n238_adj_385), .C1(n28238), 
    .B1(n28254), .A1(zpone_3_N_340_7), .D0(zpone_3_N_304_8), .C0(n28446), 
    .B0(n28432), .A0(n28471), .M0(mode), .OFX0(cycledata_31_N_74_3));
  STATE_3__I_0_i3_SLICE_469 \STATE_3__I_0_i3/SLICE_469 ( .D1(STATE_0), 
    .C1(WRITE_LOW_CNT_1), .B1(WRITE_LOW_CNT_0), .D0(cnt_9), .C0(STATE_0), 
    .B0(n20703), .A0(n28579), .M0(STATE_1), .OFX0(n3_adj_382));
  i24294_SLICE_470 \i24294/SLICE_470 ( .D1(n28162), .C1(tens_3_N_323_9), 
    .B1(n28177), .A1(n28166), .D0(tens_3_N_294_8), .C0(n28458), .B0(n28436), 
    .A0(n28486), .M0(mode), .OFX0(cycledata_63_N_66_3));
  i24359_SLICE_471 \i24359/SLICE_471 ( .D1(zpzone_3_N_333_6), .C1(n28291), 
    .B1(n28292), .A1(zpzone_3_N_333_3), .D0(zpzone_3_N_333_6), .C0(n28291), 
    .B0(n28292), .A0(zpzone_3_N_333_3), .M0(zpzone_3_N_333_4), .OFX0(n28283));
  i23987_SLICE_472 \i23987/SLICE_472 ( .D1(n60), .C1(ser_N_380_1), .B1(n20585), 
    .A1(ser_N_380_3), .D0(n45), .C0(ser_N_380_1), .B0(n20743), 
    .A0(ser_N_380_3), .M1(ser_N_380_5), .M0(ser_N_380_4), .FXB(n27399), 
    .FXA(n27398), .OFX0(n27399), .OFX1(n27400));
  ser_I_0_i60_SLICE_473 \ser_I_0_i60/SLICE_473 ( .D1(cycledata_62), .C1(n57), 
    .B1(ser_N_380_0), .A1(ser_N_380_1), .D0(cycledata_63_N_66_1), .C0(n28633), 
    .B0(cycledata_63_N_66_2), .A0(cycledata_63_N_66_3), .M0(ser_N_380_2), 
    .OFX0(n60));
  ser_I_0_i57_SLICE_474 \ser_I_0_i57/SLICE_474 ( .D1(cycledata_63_N_66_3), 
    .C1(cycledata_63_N_66_2), .B1(n28163), .A1(cycledata_63_N_66_1), 
    .D0(cycledata_63_N_66_3), .C0(cycledata_63_N_66_2), .B0(n28163), 
    .A0(cycledata_63_N_66_1), .M0(ser_N_380_0), .OFX0(n57));
  mux_268_i3_SLICE_475 \mux_268_i3/SLICE_475 ( .D1(tens_3_N_230_0), 
    .C1(tens_3_N_323_9), .B1(n378_adj_363), .A1(n28166), .D0(n28458), 
    .C0(n378), .B0(n28438), .A0(tens_3_N_294_8), .M0(mode), 
    .OFX0(cycledata_63_N_66_2));
  mux_268_i2_SLICE_476 \mux_268_i2/SLICE_476 ( .D1(tens_3_N_230_0), 
    .B1(n378_adj_363), .A1(tens_3_N_323_9), .D0(n28438), .C0(n378), 
    .B0(tens_3_N_294_8), .A0(n38), .M0(mode), .OFX0(cycledata_63_N_66_1));
  ser_I_0_i45_SLICE_477 \ser_I_0_i45/SLICE_477 ( .D1(ser_N_380_1), .C1(n42), 
    .B1(ser_N_380_0), .A1(cycledata_46), .D0(n28193), .C0(cycledata_46_N_70_3), 
    .B0(n27403), .A0(cycledata_46_N_70_1), .M0(ser_N_380_2), .OFX0(n45));
  ser_I_0_i42_SLICE_478 \ser_I_0_i42/SLICE_478 ( .D1(cycledata_46_N_70_3), 
    .C1(n28218), .B1(n28193), .A1(cycledata_46_N_70_1), 
    .D0(cycledata_46_N_70_3), .C0(n28218), .B0(n11380), .A0(n28192), 
    .M0(ser_N_380_0), .OFX0(n42));
  i34_SLICE_479 \i34/SLICE_479 ( .D1(n27169), .C1(n1158), .B1(n27336), 
    .A1(n1163), .D0(n1124), .C0(n27334), .B0(n27159), .A0(n1119), .M0(n28222), 
    .OFX0(n27368));
  i23986_SLICE_480 \i23986/SLICE_480 ( .D1(n21), .C1(ser_N_380_2), .B1(n29), 
    .A1(ser_N_380_3), .D0(n28595), .C0(ser_N_380_2), .B0(ser_N_380_3), 
    .A0(n14_adj_423), .M0(ser_N_380_4), .OFX0(n27398));
  ser_I_0_i29_SLICE_481 \ser_I_0_i29/SLICE_481 ( .D1(ser_N_380_1), .C1(n26), 
    .B1(cycledata_30), .A1(ser_N_380_0), .D0(cycledata_31_N_74_2), .C0(n27409), 
    .B0(cycledata_31_N_74_3), .A0(cycledata_31_N_74_1), .M0(ser_N_380_2), 
    .OFX0(n29));
  ser_I_0_i26_SLICE_482 \ser_I_0_i26/SLICE_482 ( .D1(cycledata_31_N_74_3), 
    .C1(cycledata_31_N_74_2), .B1(n28237), .A1(cycledata_31_N_74_1), 
    .D0(cycledata_31_N_74_3), .C0(cycledata_31_N_74_2), .B0(n28237), 
    .A0(cycledata_31_N_74_1), .M0(ser_N_380_0), .OFX0(n26));
  i24357_SLICE_483 \i24357/SLICE_483 ( .C1(READ_BIT_CNT_0), .B1(STATE_1), 
    .A1(READ_BIT_CNT_1), .D0(WRITE_HIGH_CNT_1), .B0(STATE_1), 
    .A0(WRITE_HIGH_CNT_0), .M0(STATE_0), .OFX0(n28626));
  ser_I_0_i14_SLICE_484 \ser_I_0_i14/SLICE_484 ( .D1(n27346), .C1(ser_N_380_1), 
    .B1(n28035), .A1(n27384), .D0(n28270), .C0(n28272), .B0(n28636), 
    .A0(n28271), .M0(ser_N_380_2), .OFX0(n14_adj_423));
  i24583_SLICE_485 \i24583/SLICE_485 ( .D1(temp1_8_N_270_3), 
    .C1(temp1_8_N_270_4), .B1(temp1_8_N_270_6), .A1(temp1_8_N_270_2), 
    .D0(temp1_8_N_270_3), .C0(temp1_8_N_270_4), .B0(temp1_8_N_270_6), 
    .A0(temp1_8_N_270_2), .M0(temp1_8_N_270_5), .OFX0(n272));
  i32_SLICE_486 \i32/SLICE_486 ( .D1(n26989), .C1(n27300), .B1(n977_adj_455), 
    .A1(n978_adj_454), .D0(n941_adj_465), .C0(n940_adj_466), .B0(n27294), 
    .A0(n26955), .M0(n950_adj_461), .OFX0(n27362));
  i23981_SLICE_487 \i23981/SLICE_487 ( .D1(write_temp_1), .C1(n5_adj_222), 
    .B1(WRITE_BYTE_CNT_1), .D0(write_temp_1), .C0(WRITE_BYTE_CNT_0), 
    .B0(n2_adj_223), .A0(WRITE_BYTE_CNT_1), .M0(WRITE_BYTE_CNT_2), .OFX0(n307));
  i40_SLICE_488 \i40/SLICE_488 ( .D1(n27326), .C1(n1096), .B1(n27274), 
    .A1(n1088), .D0(n27330), .C0(n1057), .B0(n27280), .A0(n1049), .M0(n28339), 
    .OFX0(n32_adj_612));
  i45_SLICE_489 \i45/SLICE_489 ( .D1(n27262), .C1(n27320), .B1(n919_adj_411), 
    .A1(n915_adj_608), .D0(n27324), .C0(n878), .B0(n882), .A0(n27117), 
    .M0(n896_adj_469), .OFX0(n27356));
  i100_SLICE_490 \i100/SLICE_490 ( .D1(STATE_3), .C1(n27883), .A1(STATE_1), 
    .C0(STATE_0), .B0(n13490), .A0(STATE_1), .M1(n27374), .M0(STATE_2), 
    .FXB(n67), .FXA(n58), .OFX0(n67), .OFX1(n73));
  i24260_SLICE_491 \i24260/SLICE_491 ( .D1(n13467), .C1(n33_adj_20), 
    .B1(n28550), .A1(n28613), .D0(n24785), .C0(WRITE_HIGH_CNT_1), .M0(STATE_0), 
    .OFX0(n27883));
  i24243_SLICE_492 \i24243/SLICE_492 ( .D1(n1167), .C1(n27846), .D0(n27848), 
    .C0(n28226), .B0(n28227), .A0(n1110), .M0(n28222), .OFX0(n27246));
  i102_SLICE_493 \i102/SLICE_493 ( .D1(n111), .C1(WRITE_LOW_CNT_1), 
    .B1(STATE_0), .C0(n28560), .B0(STATE_0), .M0(STATE_1), .OFX0(n58));
  i24365_SLICE_494 \i24365/SLICE_494 ( .D1(n28557), .C1(STATE_1), .B1(STATE_2), 
    .A1(STATE_0), .D0(n28557), .C0(STATE_1), .B0(STATE_2), .A0(STATE_0), 
    .M0(WRITE_LOW_CNT_1), .OFX0(n28639));
  i24355_SLICE_495 \i24355/SLICE_495 ( .D1(zpone_3_N_304_8), .C1(n2_adj_31), 
    .B1(n3_adj_32), .A1(n238_adj_47), .D0(zpone_3_N_304_8), .C0(n2_adj_31), 
    .B0(n3_adj_32), .A0(n238_adj_47), .M0(n120_adj_42), .OFX0(n28501));
  i24363_SLICE_496 \i24363/SLICE_496 ( .D1(ser_N_380_0), .C1(ser_N_380_1), 
    .B1(cycledata_15_N_78_0), .A1(n28270), .D0(ser_N_380_0), .C0(ser_N_380_1), 
    .B0(cycledata_15_N_78_0), .A0(n28270), .M0(n28271), .OFX0(n28636));
  i24585_SLICE_497 \i24585/SLICE_497 ( .D1(n28291), .C1(n28292), 
    .B1(zpzone_3_N_333_3), .A1(zpzone_3_N_333_6), .D0(n28291), .C0(n28292), 
    .B0(zpzone_3_N_333_3), .A0(zpzone_3_N_333_6), .M0(zpzone_3_N_333_4), 
    .OFX0(n29285));
  SLICE_498 SLICE_498( .D1(n269_adj_341), .C1(n28183), .B1(n268_adj_340), 
    .A1(n14_adj_595), .D0(n269_adj_341), .C0(n278_adj_342), .B0(n28183), 
    .A0(n28181), .F0(n302_adj_344), .F1(n278_adj_342));
  SLICE_499 SLICE_499( .D1(n231), .C1(n28247), .B1(n28250), .A1(n238_adj_385), 
    .D0(n231), .C0(n10_adj_603), .B0(n28250), .A0(n230), .F0(n238_adj_385), 
    .F1(n258));
  SLICE_500 SLICE_500( .D1(n257), .C1(n265_adj_387), .B1(n27714), .A1(n258), 
    .D0(n257), .C0(n10_adj_604), .B0(n258), .A0(n259), .F0(n265_adj_387), 
    .F1(n7_adj_663));
  SLICE_501 SLICE_501( .D1(n278_adj_342), .C1(n304_adj_345), .B1(n28191), 
    .A1(n28190), .D0(n28191), .C0(n278_adj_342), .B0(n238_adj_337), 
    .A0(n28184), .F0(n304_adj_345), .F1(n28173));
  SLICE_502 SLICE_502( .D1(n235_adj_336), .C1(n28187), .B1(n238_adj_337), 
    .A1(n28188), .D0(n28191), .C0(n28184), .B0(n238_adj_337), .A0(n28187), 
    .F0(n28180), .F1(n28184));
  SLICE_503 SLICE_503( .D1(n478), .C1(n477), .B1(n28392), .A1(n28391), 
    .D0(n28386), .C0(n28388), .B0(n478), .A0(n477), .F0(n534), .F1(n28388));
  SLICE_504 SLICE_504( .D1(n12_adj_372), .C1(n202), .B1(n203_adj_445), 
    .A1(n28210), .D0(n28206), .C0(n211), .B0(n202), .A0(n203_adj_445), 
    .F0(n232), .F1(n211));
  SLICE_505 SLICE_505( .D1(n206), .C1(n28254), .B1(n28264), .A1(n238_adj_385), 
    .D0(n208), .C0(n260), .B0(n28264), .A0(n238_adj_385), .F0(n10_adj_604), 
    .F1(n260));
  SLICE_506 SLICE_506( .D1(n206), .C1(n204), .B1(n28258), .A1(n203), .D0(n206), 
    .C0(n28264), .B0(n28258), .A0(n28254), .F0(n28246), .F1(n28254));
  SLICE_507 SLICE_507( .D1(n13117), .C1(n304_adj_345), .B1(n28178), 
    .A1(n28190), .D0(n28178), .C0(n28177), .B0(n241_adj_338), .A0(n28190), 
    .F0(n28167), .F1(n28177));
  SLICE_508 SLICE_508( .D1(n28282), .C1(n275), .B1(n28279), .A1(n28280), 
    .D0(n28279), .C0(n275), .B0(n28268), .A0(n604), .F0(n12104), .F1(n28268));
  SLICE_509 SLICE_509( .D1(n28282), .C1(n276), .B1(n28281), .A1(n275), 
    .D0(n28280), .C0(n28277), .B0(n28281), .A0(n276), .F0(n606), .F1(n28277));
  SLICE_510 SLICE_510( .D1(n14_adj_425), .C1(n269_adj_51), .B1(n268_adj_50), 
    .A1(n28492), .D0(n28481), .C0(n278_adj_52), .B0(n268_adj_50), 
    .A0(n269_adj_51), .F0(n301_adj_53), .F1(n278_adj_52));
  SLICE_511 SLICE_511( .D1(n28525), .C1(n304_adj_55), .B1(n13063), .A1(n28476), 
    .D0(n28476), .C0(n28471), .B0(n241_adj_48), .A0(n28525), .F0(n28450), 
    .F1(n28471));
  SLICE_512 SLICE_512( .D1(n235_adj_444), .C1(n28219), .B1(n211), .A1(n28220), 
    .D0(n211), .C0(n28220), .B0(n28211), .A0(ones_3_N_314_5), 
    .F0(n235_adj_444), .F1(n28200));
  SLICE_513 SLICE_513( .D1(n28214), .C1(n172), .B1(ones_3_N_314_5), 
    .A1(n28215), .D0(n28214), .C0(n28211), .B0(ones_3_N_314_5), .A0(n28220), 
    .F0(n28206), .F1(n28211));
  SLICE_514 SLICE_514( .D1(n13110), .C1(n304), .B1(n28488), .A1(n28533), 
    .D0(n241), .C0(n28486), .B0(n28488), .A0(n28533), .F0(n28459), .F1(n28486));
  SLICE_515 SLICE_515( .D1(n269), .C1(n14_adj_417), .B1(n268), .A1(n28500), 
    .D0(n269), .C0(n278), .B0(n268), .A0(n28493), .F0(n301), .F1(n278));
  SLICE_516 SLICE_516( .D1(n28525), .C1(n304_adj_55), .B1(n28526), 
    .A1(n278_adj_52), .D0(n238_adj_47), .C0(n28494), .B0(n28526), 
    .A0(n278_adj_52), .F0(n304_adj_55), .F1(n28465));
  SLICE_517 SLICE_517( .D1(n238_adj_47), .C1(n28505), .B1(n236_adj_46), 
    .A1(n235_adj_45), .D0(n28505), .C0(n28526), .B0(n28494), .A0(n238_adj_47), 
    .F0(n28481), .F1(n28494));
  SLICE_518 SLICE_518( .D1(n28528), .C1(n28521), .B1(n28518), 
    .A1(n392_adj_210), .D0(n28502), .C0(n28513), .B0(n28528), 
    .A0(n392_adj_210), .F0(n446), .F1(n28513));
  SLICE_519 SLICE_519( .D1(n28535), .C1(n28533), .B1(n278), .A1(n304), 
    .D0(n238), .C0(n28503), .B0(n278), .A0(n28535), .F0(n304), .F1(n28480));
  SLICE_520 SLICE_520( .D1(n238), .C1(n236), .B1(n28519), .A1(n235), 
    .D0(n28535), .C0(n238), .B0(n28519), .A0(n28503), .F0(n28493), .F1(n28503));
  SLICE_521 SLICE_521( .D1(n28536), .C1(n28531), .B1(n342), .A1(n287_adj_288), 
    .D0(n397_adj_209), .C0(n28523), .B0(n342), .A0(n28531), .F0(n28506), 
    .F1(n28523));
  SLICE_522 SLICE_522( .D1(n28_adj_427), .C1(n27013), .B1(n339), .A1(n338), 
    .D0(n28532), .C0(n28531), .B0(n339), .A0(n27013), .F0(n28528), .F1(n28531));
  SLICE_523 SLICE_523( .D1(n15_adj_449), .C1(n16_adj_426), .B1(n933), 
    .A1(n934), .D0(n973), .C0(n13057), .B0(n28349), .A0(n934), .F0(n991), 
    .F1(n13057));
  SLICE_524 SLICE_524( .D1(n944), .B1(n28351), .A1(n376), .D0(n28351), 
    .C0(n28349), .B0(n13057), .A0(n984), .F0(n1002), .F1(n28349));
  SLICE_525 SLICE_525( .D1(n28543), .C1(n27819), .B1(temp1_8_N_213_1), 
    .A1(n297), .D0(mode), .C0(n28542), .B0(ones_3_N_238_1), 
    .A0(temp1_8_N_213_1), .F0(cycledata_46_N_70_1), .F1(n28542));
  SLICE_526 SLICE_526( .D1(n28372), .C1(n13033), .B1(n687), .A1(n648_adj_122), 
    .D0(n648_adj_122), .C0(n10_adj_115), .A0(n650_adj_124), .F0(n13033), 
    .F1(n705_adj_130));
  SLICE_527 SLICE_527( .D1(n13108), .C1(n20571), .B1(n886_adj_475), 
    .A1(n923_adj_206), .D0(n4_adj_5), .C0(n888_adj_474), .B0(n887), 
    .A0(n886_adj_475), .F0(n20571), .F1(n940_adj_466));
  SLICE_528 SLICE_528( .D1(n20571), .C1(n13108), .B1(n885_adj_476), 
    .A1(n922_adj_205), .D0(n10_adj_332), .C0(n14_adj_322), .B0(n885_adj_476), 
    .A0(n881_adj_480), .F0(n13108), .F1(n939_adj_467));
  SLICE_529 SLICE_529( .D1(n13056), .C1(n28359), .B1(n869_adj_168), .A1(n374), 
    .D0(n828_adj_159), .C0(n28361), .A0(n374), .F0(n28359), .F1(n28356));
  SLICE_530 SLICE_530( .D1(zpone_3_N_340_7), .C1(n141), .B1(n2_adj_373), 
    .A1(n106), .D0(zpone_3_N_340_7), .C0(n4_adj_375), .B0(zpone_3_N_340_5), 
    .F0(n106), .F1(n204));
  SLICE_531 SLICE_531( .D1(n2_adj_373), .C1(zpone_3_N_340_7), .B1(n106), 
    .A1(n141), .D0(zpone_3_N_340_6), .C0(n3_adj_374), .B0(zpone_3_N_340_7), 
    .F0(n141), .F1(n28258));
  SLICE_532 SLICE_532( .D1(n808_adj_146), .C1(n13072), .B1(n769), .A1(n28363), 
    .D0(n10_adj_665), .C0(n765), .B0(n769), .A0(n14_adj_661), .F0(n13072), 
    .F1(n826_adj_157));
  SLICE_533 SLICE_533( .D1(n374), .C1(n28358), .B1(n375), .A1(n869_adj_168), 
    .D0(n13056), .C0(n828_adj_159), .B0(n28361), .A0(n374), .F0(n28358), 
    .F1(n28355));
  SLICE_534 SLICE_534( .D1(n335_adj_348), .C1(n334_adj_347), .B1(n336_adj_349), 
    .A1(n337_adj_350), .D0(n359_adj_353), .C0(n13116), .B0(n28167), 
    .A0(n336_adj_349), .F0(n28165), .F1(n13116));
  SLICE_535 SLICE_535( .D1(n13072), .C1(n770_adj_140), .B1(n373_adj_111), 
    .A1(n28365), .D0(n811_adj_149), .C0(n28362), .B0(n373_adj_111), .A0(n374), 
    .F0(n28360), .F1(n28362));
  SLICE_536 SLICE_536( .D1(n28292), .C1(n28285), .B1(n175_adj_424), 
    .A1(zpzone_3_N_333_3), .D0(zpzone_3_N_333_3), .C0(zpzone_3_N_333_4), 
    .B0(n28291), .A0(zpzone_3_N_333_6), .F0(n28285), .F1(n13552));
  SLICE_537 SLICE_537( .D1(n28368), .C1(n13090), .B1(n710), .A1(n749), 
    .D0(n12_adj_613), .C0(n706_adj_131), .B0(n710), .A0(n709_adj_134), 
    .F0(n13090), .F1(n767_adj_138));
  SLICE_538 SLICE_538( .D1(n15_adj_610), .C1(n14_adj_611), .B1(n1063), 
    .A1(n1067), .D0(n20449), .C0(n13120), .B0(n1067), .A0(n1106), .F0(n1124), 
    .F1(n13120));
  SLICE_539 SLICE_539( .D1(n770_adj_140), .C1(n373_adj_111), .A1(n28365), 
    .D0(n373_adj_111), .C0(n13072), .B0(n811_adj_149), .A0(n28363), 
    .F0(n28361), .F1(n28363));
  SLICE_540 SLICE_540( .D1(n1070), .C1(n1068), .B1(n1069), .A1(n4_adj_657), 
    .D0(n20449), .C0(n1068), .B0(n13120), .A0(n1107), .F0(n1125), .F1(n20449));
  SLICE_541 SLICE_541( .D1(n13106), .C1(n869_adj_486), .B1(n832_adj_496), 
    .A1(n20070), .D0(n832_adj_496), .C0(n4_adj_649), .B0(n833_adj_495), 
    .A0(n831_adj_497), .F0(n20070), .F1(n886_adj_475));
  SLICE_542 SLICE_542( .D1(n20070), .C1(n13106), .B1(n862_adj_492), 
    .A1(n825_adj_503), .D0(n829_adj_499), .C0(n12_adj_628), .B0(n825_adj_503), 
    .A0(n828_adj_500), .F0(n13106), .F1(n879_adj_482));
  SLICE_543 SLICE_543( .D1(n814_adj_507), .C1(n20164), .B1(n28308), 
    .A1(n777_adj_517), .D0(n4_adj_664), .C0(n776_adj_518), .B0(n777_adj_517), 
    .A0(n778_adj_516), .F0(n20164), .F1(n831_adj_497));
  SLICE_544 SLICE_544( .D1(n13101), .C1(n20275), .B1(n760_adj_526), 
    .A1(n723_adj_535), .D0(n721_adj_536), .C0(n723_adj_535), .B0(n4_adj_18), 
    .A0(n722_adj_220), .F0(n20275), .F1(n777_adj_517));
  SLICE_545 SLICE_545( .D1(n20275), .C1(n13101), .B1(n718_adj_538), 
    .A1(n755_adj_531), .D0(n716_adj_540), .C0(n718_adj_538), .B0(n6_adj_116), 
    .A0(n720_adj_537), .F0(n13101), .F1(n772_adj_522));
  SLICE_546 SLICE_546( .D1(n13090), .C1(n712), .B1(n28370), .A1(n372_adj_110), 
    .D0(n753_adj_135), .C0(n373_adj_111), .B0(n28367), .A0(n372_adj_110), 
    .F0(n28364), .F1(n28367));
  SLICE_547 SLICE_547( .D1(n28370), .C1(n712), .A1(n372_adj_110), .D0(n13090), 
    .C0(n28368), .B0(n372_adj_110), .A0(n753_adj_135), .F0(n28365), 
    .F1(n28368));
  SLICE_548 SLICE_548( .C1(zpone_3_N_304_7), .B1(zpone_3_N_304_8), 
    .A1(n4_adj_33), .D0(n3_adj_32), .C0(n120_adj_42), .B0(zpone_3_N_304_8), 
    .A0(n2_adj_31), .F0(n236_adj_46), .F1(n120_adj_42));
  SLICE_549 SLICE_549( .D1(n10_adj_626), .C1(n14_adj_623), .B1(n1005), 
    .A1(n1009), .D0(n20423), .C0(n1048), .B0(n13121), .A0(n1009), .F0(n1066), 
    .F1(n13121));
  SLICE_550 SLICE_550( .D1(n13079), .C1(n876), .B1(n915), .A1(n28354), 
    .D0(n14_adj_621), .C0(n13_adj_624), .B0(n15_adj_620), .A0(n876), 
    .F0(n13079), .F1(n933));
  SLICE_551 SLICE_551( .D1(n1011), .C1(n4_adj_640), .B1(n1012), .A1(n1010), 
    .D0(n13121), .C0(n20423), .B0(n1051_adj_307), .A0(n1012), .F0(n1069), 
    .F1(n20423));
  SLICE_552 SLICE_552( .D1(n654_adj_128), .C1(n371_adj_109), .B1(n28374), 
    .A1(n13033), .D0(n371_adj_109), .C0(n28371), .B0(n372_adj_110), .A0(n695), 
    .F0(n28369), .F1(n28371));
  SLICE_553 SLICE_553( .D1(n28374), .B1(n654_adj_128), .A1(n371_adj_109), 
    .D0(n13033), .C0(n28372), .B0(n371_adj_109), .A0(n695), .F0(n28370), 
    .F1(n28372));
  SLICE_554 SLICE_554( .D1(n13061), .C1(n28378), .B1(n370_adj_108), 
    .A1(n596_adj_121), .D0(n637), .C0(n28375), .B0(n370_adj_108), 
    .A0(n371_adj_109), .F0(n28373), .F1(n28375));
  SLICE_555 SLICE_555( .D1(n596_adj_121), .C1(n28378), .A1(n370_adj_108), 
    .D0(n28378), .C0(n13061), .B0(n636), .A0(n28376), .F0(n654_adj_128), 
    .F1(n28376));
  SLICE_556 SLICE_556( .D1(n6_adj_8), .C1(n593_adj_119), .B1(n595_adj_120), 
    .A1(n591_adj_117), .D0(n13061), .C0(n634), .B0(n28376), .A0(n595_adj_120), 
    .F0(n652_adj_126), .F1(n13061));
  SLICE_557 SLICE_557( .D1(n946), .C1(n12_adj_625), .B1(n950), .A1(n949), 
    .D0(n20407), .C0(n989), .B0(n13122), .A0(n950), .F0(n1007), .F1(n13122));
  SLICE_558 SLICE_558( .D1(n954), .C1(n4_adj_639), .B1(n953), .A1(n952), 
    .D0(n13122), .C0(n20407), .B0(n992_adj_295), .A0(n953), .F0(n1010), 
    .F1(n20407));
  SLICE_559 SLICE_559( .D1(tens_3_N_323_2), .C1(tens_3_N_323_9), 
    .B1(n9_adj_330), .D0(n10_adj_331), .C0(tens_3_N_323_1), .B0(n242_adj_339), 
    .A0(tens_3_N_323_9), .F0(n27777), .F1(n242_adj_339));
  SLICE_560 SLICE_560( .D1(n994), .C1(n13097), .B1(n1033), .A1(n28343), 
    .D0(n18), .C0(n22), .B0(n995), .A0(n994), .F0(n13097), .F1(n1051));
  SLICE_561 SLICE_561( .D1(n890), .C1(n888), .A1(n10_adj_614), .D0(n890), 
    .C0(n28234), .B0(n929), .A0(n20399), .F0(n947), .F1(n28234));
  SLICE_562 SLICE_562( .D1(n895), .C1(n896), .B1(n4_adj_675), .A1(n894), 
    .D0(n28234), .C0(n20399), .B0(n896), .A0(n935_adj_285), .F0(n953), 
    .F1(n20399));
  SLICE_563 SLICE_563( .D1(n13070), .C1(n369), .B1(n28385), .A1(n28384), 
    .D0(n370_adj_108), .C0(n28380), .B0(n369), .A0(n579), .F0(n28377), 
    .F1(n28380));
  SLICE_564 SLICE_564( .D1(n534), .C1(n535), .B1(n536), .A1(n537), .D0(n537), 
    .C0(n13070), .B0(n28381), .A0(n576), .F0(n28379), .F1(n13070));
  SLICE_565 SLICE_565( .D1(n998), .C1(n1004_adj_447), .B1(n997_adj_448), 
    .A1(n28298), .D0(n27362), .C0(n996), .B0(n997_adj_448), .A0(n28296), 
    .F0(n1004_adj_447), .F1(n28291));
  SLICE_566 SLICE_566( .D1(n28414), .C1(n28388), .B1(n369), .A1(n28393), 
    .D0(n13070), .C0(n28381), .B0(n369), .A0(n579), .F0(n28378), .F1(n28381));
  SLICE_567 SLICE_567( .D1(n28189), .C1(n120_adj_334), .B1(n161), 
    .A1(n238_adj_337), .D0(n28191), .C0(n28186), .B0(n235_adj_336), 
    .A0(n238_adj_337), .F0(n14_adj_595), .F1(n28186));
  SLICE_568 SLICE_568( .D1(n831_adj_265), .C1(n833_adj_266), .B1(n6_adj_630), 
    .A1(n835_adj_268), .D0(n13124), .C0(n20373), .B0(n835_adj_268), 
    .A0(n874_adj_276), .F0(n892), .F1(n13124));
  SLICE_569 SLICE_569( .D1(n4_adj_627), .C1(n838), .B1(n837), .A1(n836), 
    .D0(n13124), .C0(n20373), .B0(n837), .A0(n876_adj_277), .F0(n894), 
    .F1(n20373));
  SLICE_570 SLICE_570( .D1(n28397), .C1(n28414), .B1(n28394), 
    .A1(n367_adj_107), .D0(n369), .C0(n28391), .B0(n28390), .A0(n28414), 
    .F0(n28382), .F1(n28391));
  SLICE_571 SLICE_571( .D1(n28334), .C1(n28335), .B1(n1179), .A1(n28333), 
    .D0(n28391), .C0(n4500), .B0(n1179), .A0(n28390), .F0(n28335), .F1(n28330));
  SLICE_572 SLICE_572( .D1(n774_adj_249), .C1(n776_adj_251), .B1(n777_adj_252), 
    .A1(n775_adj_250), .D0(n814_adj_257), .C0(n13127), .B0(n20298), 
    .A0(n775_adj_250), .F0(n28240), .F1(n13127));
  SLICE_573 SLICE_573( .D1(n780_adj_255), .C1(n4_adj_671), .B1(n779_adj_254), 
    .A1(n778_adj_253), .D0(n13127), .C0(n20298), .B0(n779_adj_254), 
    .A0(n818_adj_261), .F0(n836), .F1(n20298));
  SLICE_574 SLICE_574( .D1(n592), .C1(n13087), .B1(n555), .A1(n28457), 
    .D0(n555), .B0(n558), .A0(n10_adj_683), .F0(n13087), .F1(n609));
  SLICE_575 SLICE_575( .D1(n304_adj_345), .C1(n28191), .B1(n278_adj_342), 
    .A1(n28190), .D0(n304_adj_345), .C0(n13117), .B0(n28174), .A0(n28176), 
    .F0(n337_adj_350), .F1(n28174));
  SLICE_576 SLICE_576( .D1(n301_adj_343), .C1(n302_adj_344), .B1(n28179), 
    .D0(n28174), .C0(n28179), .B0(n13117), .A0(n28173), .F0(n336_adj_349), 
    .F1(n13117));
  SLICE_577 SLICE_577( .D1(n721_adj_239), .C1(n722_adj_240), .B1(n4_adj_114), 
    .A1(n720_adj_238), .D0(n28248), .C0(n20643), .B0(n721_adj_239), 
    .A0(n760_adj_245), .F0(n778_adj_253), .F1(n20643));
  SLICE_578 SLICE_578( .D1(n28253), .C1(n718_adj_237), .B1(n28255), 
    .A1(n699_adj_230), .D0(n20643), .C0(n28248), .B0(n718_adj_237), 
    .A0(n757_adj_242), .F0(n775_adj_250), .F1(n28248));
  SLICE_579 SLICE_579( .D1(n32_adj_446), .C1(n28400), .B1(n28396), 
    .A1(n367_adj_107), .D0(n28397), .C0(n28394), .B0(n28414), 
    .A0(n367_adj_107), .F0(n28387), .F1(n28394));
  SLICE_580 SLICE_580( .D1(n28401), .C1(n26981), .B1(n28413), 
    .A1(n367_adj_107), .D0(n28414), .C0(n32_adj_446), .B0(n28396), 
    .A0(n367_adj_107), .F0(n28389), .F1(n32_adj_446));
  SLICE_581 SLICE_581( .D1(n4498), .C1(n28334), .B1(n28401), .A1(n1179), 
    .D0(n4499), .C0(n28396), .B0(n1179), .A0(n32_adj_446), .F0(n28334), 
    .F1(n28_adj_571));
  SLICE_582 SLICE_582( .C1(n28258), .B1(n206), .A1(n204), .D0(n203), 
    .C0(n28257), .B0(n206), .A0(n28264), .F0(n28247), .F1(n28257));
  SLICE_583 SLICE_583( .D1(n363_adj_106), .C1(n28406), .B1(n28407), 
    .A1(n28413), .D0(n26981), .C0(n28401), .B0(n28413), .A0(n367_adj_107), 
    .F0(n32_adj_113), .F1(n28401));
  SLICE_584 SLICE_584( .C1(n28023), .B1(zpone_3_N_304_8), .A1(n378_adj_73), 
    .D0(n28442), .C0(n37), .B0(n13020), .A0(n378_adj_73), .F0(n28023), 
    .F1(n28024));
  SLICE_585 SLICE_585( .D1(n176), .C1(n28411), .B1(n28412), .A1(n28413), 
    .D0(n28413), .C0(n28404), .B0(n367_adj_107), .A0(n363_adj_106), 
    .F0(n28398), .F1(n28404));
  SLICE_586 SLICE_586( .D1(n3_adj_324), .B1(tens_3_N_323_9), 
    .A1(tens_3_N_323_8), .D0(n120_adj_334), .C0(n161), .B0(tens_3_N_323_9), 
    .A0(n2_adj_323), .F0(n28188), .F1(n161));
  SLICE_587 SLICE_587( .D1(n4_adj_325), .C1(tens_3_N_323_7), 
    .B1(tens_3_N_323_9), .D0(n161), .C0(n2_adj_323), .B0(n120_adj_334), 
    .A0(tens_3_N_323_9), .F0(n28187), .F1(n120_adj_334));
  SLICE_588 SLICE_588( .D1(n20627), .C1(n28269), .B1(n28267), .A1(n604), 
    .D0(n604), .C0(n643), .B0(n28263), .A0(n642), .F0(n12110), .F1(n28263));
  SLICE_589 SLICE_589( .D1(n20627), .B1(n28267), .A1(n604), .D0(n644), 
    .C0(n28265), .B0(n28267), .A0(n28269), .F0(n662_adj_228), .F1(n28265));
  SLICE_590 SLICE_590( .D1(n28405), .B1(n363_adj_106), .A1(n28407), 
    .D0(n32_adj_446), .C0(n363_adj_106), .B0(n28403), .A0(n28404), .F0(n28397), 
    .F1(n28403));
  SLICE_591 SLICE_591( .D1(n28_adj_571), .C1(n4497), .B1(n28410), .A1(n1179), 
    .D0(n4495), .C0(n4496), .B0(n30_adj_570), .A0(n1179), .F0(n501_adj_584), 
    .F1(n30_adj_570));
  SLICE_592 SLICE_592( .D1(n275), .C1(n276), .B1(n28281), .D0(n28280), 
    .C0(n28282), .B0(n28281), .A0(n28276), .F0(n28266), .F1(n28276));
  SLICE_593 SLICE_593( .D1(n28412), .C1(n28413), .B1(n176), .A1(n28411), 
    .D0(n28405), .C0(n363_adj_106), .B0(n28407), .A0(n28413), .F0(n28400), 
    .F1(n28405));
  SLICE_594 SLICE_594( .D1(n861), .C1(n13065), .B1(n28420), .A1(n824_adj_4), 
    .D0(n16_adj_646), .C0(n15_adj_647), .B0(n825_adj_7), .A0(n824_adj_4), 
    .F0(n13065), .F1(n878));
  SLICE_595 SLICE_595( .D1(tens_3_N_294_8), .C1(tens_3_N_294_7), 
    .B1(n4_adj_11), .D0(n3), .C0(n120), .B0(n2), .A0(tens_3_N_294_8), 
    .F0(n236), .F1(n120));
  SLICE_596 SLICE_596( .D1(n28425), .C1(n13059), .B1(n770), .A1(n807), 
    .D0(n14_adj_389), .C0(n15_adj_380), .B0(n770), .A0(n13_adj_391), 
    .F0(n13059), .F1(n824_adj_4));
  SLICE_597 SLICE_597( .D1(n4_adj_84), .B1(n1517), .A1(n1179), .D0(n28412), 
    .C0(n176), .B0(n1179), .A0(n2_adj_82), .F0(n28407), .F1(n176));
  SLICE_598 SLICE_598( .D1(n28430), .C1(n757), .B1(n720), .A1(n13058), 
    .D0(n15_adj_669), .C0(n14_adj_670), .B0(n720), .A0(n724), .F0(n13058), 
    .F1(n774));
  SLICE_599 SLICE_599( .D1(n1565), .C1(n5_adj_187), .B1(n1248), 
    .D0(n6_adj_188), .C0(n276), .B0(n1566), .A0(n1248), .F0(n28279), .F1(n276));
  SLICE_600 SLICE_600( .D1(n1179), .C1(n3_adj_83), .A1(n1516), .D0(n176), 
    .C0(n2_adj_82), .B0(n28412), .A0(n1179), .F0(n28406), .F1(n28412));
  SLICE_601 SLICE_601( .D1(n28437), .C1(n13092), .B1(n668), .A1(n705), 
    .D0(n668), .C0(n14_adj_16), .B0(n10_adj_17), .A0(n669), .F0(n13092), 
    .F1(n722));
  SLICE_602 SLICE_602( .D1(n649), .C1(n13091), .B1(n612), .A1(n28445), 
    .D0(n12_adj_615), .C0(n611), .B0(n610), .A0(n612), .F0(n13091), .F1(n666));
  SLICE_603 SLICE_603( .D1(n13065), .C1(n675), .B1(n835), .A1(n28422), 
    .D0(n28419), .C0(n874), .B0(n28598), .A0(n675), .F0(n20621), .F1(n28419));
  SLICE_604 SLICE_604( .C1(n835), .B1(n28422), .A1(n675), .D0(n28420), 
    .C0(n13065), .B0(n874), .A0(n675), .F0(n28418), .F1(n28420));
  SLICE_605 SLICE_605( .D1(n28204), .C1(n235_adj_444), .B1(n28219), 
    .A1(n28203), .D0(n28202), .C0(n272_adj_441), .B0(n28219), 
    .A0(n288_adj_435), .F0(n297_adj_433), .F1(n28202));
  SLICE_606 SLICE_606( .D1(n13059), .C1(n28427), .B1(n780), .A1(n28567), 
    .D0(n675), .C0(n28424), .B0(n819_adj_6), .A0(n28567), .F0(n28421), 
    .F1(n28424));
  SLICE_607 SLICE_607( .D1(n780), .C1(n28427), .B1(n3047), .A1(temp2_0), 
    .D0(n13059), .C0(n28427), .B0(n28425), .A0(n818), .F0(n835), .F1(n28425));
  SLICE_608 SLICE_608( .D1(n28433), .C1(n13058), .B1(n725), .A1(n673), 
    .D0(n28567), .C0(n28429), .B0(n764), .A0(n673), .F0(n28426), .F1(n28429));
  SLICE_609 SLICE_609( .D1(n28433), .C1(n725), .A1(n673), .D0(n13058), 
    .C0(n28430), .B0(n764), .A0(n673), .F0(n28427), .F1(n28430));
  SLICE_610 SLICE_610( .D1(n13092), .C1(n28440), .B1(n672), .A1(n670), 
    .D0(n672), .C0(n28435), .B0(n709), .A0(n673), .F0(n28431), .F1(n28435));
  SLICE_611 SLICE_611( .D1(n28440), .C1(n670), .B1(n672), .D0(n13092), 
    .C0(n28437), .B0(n672), .A0(n709), .F0(n28433), .F1(n28437));
  SLICE_612 SLICE_612( .D1(n262), .C1(n6_adj_648), .B1(n263), 
    .A1(n264_adj_443), .C0(n272_adj_441), .B0(n263), .A0(n284_adj_439), 
    .F0(n293), .F1(n272_adj_441));
  SLICE_613 SLICE_613( .D1(n272_adj_441), .C1(n283_adj_96), .B1(n262), 
    .D0(n272_adj_441), .C0(n292), .B0(n264_adj_443), .A0(n285_adj_438), 
    .F0(n8_adj_641), .F1(n292));
  SLICE_614 SLICE_614( .D1(n13091), .C1(n28451), .B1(n617), .A1(n615), 
    .D0(n672), .C0(n28443), .B0(n617), .A0(n654), .F0(n28439), .F1(n28443));
  SLICE_615 SLICE_615( .D1(n28207), .C1(n28203), .B1(n28198), .A1(n28200), 
    .D0(n232), .C0(n28207), .B0(n28205), .F0(n28203), .F1(n263));
  SLICE_616 SLICE_616( .D1(n28451), .C1(n615), .B1(n617), .D0(n13091), 
    .C0(n28445), .B0(n617), .A0(n654), .F0(n28440), .F1(n28445));
  SLICE_617 SLICE_617( .D1(n336_adj_58), .C1(n335_adj_57), .B1(n334_adj_56), 
    .A1(n337_adj_59), .D0(n336_adj_58), .C0(n359_adj_62), .B0(n13044), 
    .A0(n28450), .F0(n28444), .F1(n13044));
  SLICE_618 SLICE_618( .D1(n13087), .C1(n562), .B1(n28466), .A1(n560), 
    .D0(n28454), .C0(n562), .B0(n617), .A0(n599), .F0(n28447), .F1(n28454));
  SLICE_619 SLICE_619( .D1(n28466), .C1(n560), .A1(n562), .D0(n28457), 
    .C0(n13087), .B0(n562), .A0(n599), .F0(n28451), .F1(n28457));
  SLICE_620 SLICE_620( .D1(n28465), .C1(n13063), .B1(n28477), .A1(n28464), 
    .D0(n302_adj_54), .C0(n301_adj_53), .A0(n28477), .F0(n13063), 
    .F1(n336_adj_58));
  SLICE_621 SLICE_621( .D1(n335), .C1(n334), .B1(n336), .A1(n337), .D0(n336), 
    .C0(n13107), .B0(n28459), .A0(n359), .F0(n28452), .F1(n13107));
  SLICE_622 SLICE_622( .D1(n13082), .C1(n28483), .B1(n507), .A1(n505), 
    .D0(n544), .C0(n28472), .B0(n507), .A0(n562), .F0(n28462), .F1(n28472));
  SLICE_623 SLICE_623( .D1(n278_adj_342), .C1(n301_adj_343), .B1(n28183), 
    .A1(n28181), .D0(n278_adj_342), .C0(n269_adj_341), .B0(n268_adj_340), 
    .A0(n28180), .F0(n301_adj_343), .F1(n4_adj_41));
  SLICE_624 SLICE_624( .D1(STATE_0), .C1(n28553), .B1(STATE_2), 
    .A1(n9_adj_666), .D0(STATE_0), .C0(STATE_1), .B0(n28613), .A0(n33_adj_20), 
    .F0(n28553), .F1(n7_adj_40));
  SLICE_625 SLICE_625( .D1(n10_adj_333), .C1(n772_adj_522), .B1(n770_adj_523), 
    .D0(n20164), .C0(n772_adj_522), .B0(n28308), .A0(n809_adj_512), 
    .F0(n826_adj_502), .F1(n28308));
  SLICE_626 SLICE_626( .D1(n505), .C1(n28483), .B1(n507), .D0(n13082), 
    .C0(n28474), .B0(n507), .A0(n544), .F0(n28466), .F1(n28474));
  SLICE_627 SLICE_627( .D1(n6_adj_682), .C1(n500), .B1(n501), .A1(n504), 
    .D0(n537_adj_129), .C0(n13082), .B0(n28474), .A0(n500), .F0(n554), 
    .F1(n13082));
  SLICE_628 SLICE_628( .D1(n28316), .C1(n20389), .B1(n612_adj_567), 
    .A1(n649_adj_560), .D0(n611_adj_568), .C0(n612_adj_567), .B0(n4_adj_635), 
    .A0(n613_adj_566), .F0(n20389), .F1(n666_adj_552));
  SLICE_629 SLICE_629( .D1(n28489), .B1(n301), .A1(n302), .D0(n28489), 
    .C0(n28480), .B0(n28479), .A0(n13110), .F0(n336), .F1(n13110));
  SLICE_630 SLICE_630( .D1(n663_adj_555), .C1(n665_adj_553), .B1(n662_adj_556), 
    .A1(n664_adj_554), .D0(n20383), .C0(n665_adj_553), .B0(n702_adj_546), 
    .A0(n13100), .F0(n28311), .F1(n13100));
  SLICE_631 SLICE_631( .D1(n667_adj_551), .C1(n666_adj_552), .B1(n4_adj_94), 
    .A1(n668_adj_550), .D0(n703_adj_545), .C0(n20383), .B0(n13100), 
    .A0(n666_adj_552), .F0(n720_adj_537), .F1(n20383));
  SLICE_632 SLICE_632( .D1(ones_3_N_314_8), .C1(ones_3_N_314_6), .B1(n28217), 
    .A1(ones_3_N_314_5), .D0(n172), .C0(ones_3_N_314_5), .B0(n28220), 
    .A0(n28213), .F0(n28208), .F1(n28213));
  SLICE_633 SLICE_633( .D1(n13081), .C1(n28508), .B1(n452), .A1(n28510), 
    .D0(n507), .C0(n28490), .B0(n452), .A0(n489), .F0(n28478), .F1(n28490));
  SLICE_634 SLICE_634( .D1(n446), .C1(n448), .B1(n449), .A1(n447), .D0(n483), 
    .C0(n28499), .B0(n13081), .A0(n446), .F0(n500), .F1(n13081));
  SLICE_635 SLICE_635( .D1(n609_adj_569), .C1(n28318), .B1(n591_adj_578), 
    .A1(n28320), .D0(n20389), .C0(n28316), .B0(n609_adj_569), 
    .A0(n646_adj_564), .F0(n663_adj_555), .F1(n28316));
  SLICE_636 SLICE_636( .D1(n28513), .C1(n397_adj_209), .B1(n28520), .A1(n452), 
    .D0(n13081), .C0(n28499), .B0(n489), .A0(n452), .F0(n28483), .F1(n28499));
  SLICE_637 SLICE_637( .D1(n27812), .C1(STATE_2), .B1(STATE_1), .A1(STATE_0), 
    .C0(WRITE_HIGH_CNT_1), .B0(WRITE_HIGH_CNT_0), .A0(STATE_0), .F0(n27812), 
    .F1(n3_adj_589));
  SLICE_638 SLICE_638( .D1(n985), .C1(n28348), .B1(n377), .A1(n376), 
    .D0(n13057), .C0(n376), .B0(n28351), .A0(n944), .F0(n28348), .F1(n28344));
  SLICE_639 SLICE_639( .D1(n500_adj_585), .C1(n502), .B1(n6_adj_144), 
    .A1(n501_adj_584), .D0(n20409), .C0(n28324), .B0(n28329), 
    .A0(n500_adj_585), .F0(n28320), .F1(n28324));
  SLICE_640 SLICE_640( .D1(n28531), .C1(n28534), .B1(n397_adj_209), .A1(n342), 
    .D0(n28517), .C0(n28518), .B0(n28520), .A0(n397_adj_209), .F0(n28510), 
    .F1(n28518));
  SLICE_641 SLICE_641( .D1(n342), .C1(n397_adj_209), .A1(n28531), 
    .D0(n397_adj_209), .C0(n28517), .B0(n28522), .A0(n28523), .F0(n28508), 
    .F1(n28522));
  SLICE_642 SLICE_642( .D1(n28587), .C1(n28586), .B1(n28597), 
    .A1(temp1_8_N_270_3), .D0(temp1_8_N_270_3), .C0(n288), .B0(n28554), 
    .A0(n272), .F0(n297), .F1(n28554));
  SLICE_643 SLICE_643( .D1(TMP_0), .C1(temp2_0), .B1(temp2_8_N_286_3), 
    .A1(temp2_8_N_286_1), .D0(temp2_8_N_286_3), .C0(n28572), .B0(n28573), 
    .A0(n28590), .F0(n264), .F1(n28590));
  SLICE_644 SLICE_644( .D1(n265), .B1(n264), .A1(n27090), .D0(n265), 
    .C0(n272_adj_105), .B0(n20263), .A0(n286_adj_101), .F0(n7_adj_321), 
    .F1(n272_adj_105));
  SLICE_645 SLICE_645( .D1(n28548), .C1(n272_adj_105), .B1(n28549), 
    .A1(n283_adj_104), .D0(n264), .C0(n272_adj_105), .B0(n17_adj_141), 
    .A0(n285_adj_102), .F0(n8_adj_319), .F1(n17_adj_141));
  SLICE_646 SLICE_646( .D1(n285_adj_289), .C1(n287_adj_288), .B1(n28539), 
    .A1(n284_adj_290), .D0(n342), .C0(n287_adj_288), .B0(n28536), .A0(n27013), 
    .F0(n28527), .F1(n27013));
  SLICE_647 SLICE_647( .D1(n285_adj_289), .C1(n28539), .B1(n287_adj_288), 
    .D0(n287_adj_288), .C0(n28538), .B0(n284_adj_290), .A0(n342), .F0(n28532), 
    .F1(n28538));
  SLICE_648 SLICE_648( .D1(n28569), .C1(n28558), .B1(n28590), .A1(n28559), 
    .D0(n288_adj_99), .C0(n28548), .B0(n28590), .A0(n272_adj_105), 
    .F0(n297_adj_97), .F1(n28548));
  SLICE_649 SLICE_649( .D1(n28590), .C1(n28551), .B1(n28569), .A1(n28559), 
    .D0(n28590), .C0(n28544), .B0(n28582), .A0(n28548), .F0(n27090), 
    .F1(n28544));
  SLICE_650 SLICE_650( .C1(n1061), .B1(n1060), .A1(n378_adj_112), .D0(n1101), 
    .C0(n13073), .B0(n28340), .A0(n378_adj_112), .F0(n5_adj_468), .F1(n28340));
  SLICE_651 SLICE_651( .D1(n394), .C1(n371), .B1(n17_adj_422), .A1(n378), 
    .D0(n367), .C0(n7_adj_674), .B0(n8_adj_673), .A0(n371), .F0(n378), 
    .F1(n8_adj_636));
  SLICE_652 SLICE_652( .D1(n377), .B1(n1002), .A1(n28345), .D0(n28345), 
    .C0(n13097), .B0(n28343), .A0(n1042), .F0(n1060), .F1(n28343));
  SLICE_653 SLICE_653( .D1(TMP_0), .C1(temp2_0), .B1(temp2_8_N_286_3), 
    .A1(temp2_8_N_286_1), .D0(temp2_8_N_286_3), .C0(n28573), .B0(n28590), 
    .A0(n28572), .F0(n28551), .F1(n28573));
  SLICE_654 SLICE_654( .C1(n372), .B1(n395), .A1(n378), .D0(n370), 
    .C0(n9_adj_420), .B0(n393), .A0(n378), .F0(n7_adj_637), .F1(n9_adj_420));
  SLICE_655 SLICE_655( .C1(n394_adj_368), .B1(n371_adj_361), .A1(n378_adj_363), 
    .D0(n378_adj_363), .C0(n11_adj_596), .B0(n372_adj_362), .A0(n395_adj_369), 
    .F0(n9_adj_668), .F1(n11_adj_596));
  SLICE_656 SLICE_656( .D1(n378_adj_363), .C1(n390_adj_364), .B1(n367_adj_358), 
    .D0(n391_adj_365), .C0(n19_adj_598), .B0(n368_adj_359), .A0(n378_adj_363), 
    .F0(n10_adj_667), .F1(n19_adj_598));
  SLICE_657 SLICE_657( .D1(n13056), .C1(n28359), .B1(n862_adj_161), 
    .A1(n823_adj_154), .D0(n15_adj_631), .C0(n827_adj_158), .B0(n14_adj_632), 
    .A0(n823_adj_154), .F0(n13056), .F1(n880_adj_171));
  SLICE_658 SLICE_658( .D1(n13079), .C1(n886_adj_175), .B1(n28356), .A1(n375), 
    .D0(n375), .C0(n28353), .B0(n376), .A0(n927), .F0(n28350), .F1(n28353));
  SLICE_659 SLICE_659( .C1(n375), .B1(n886_adj_175), .A1(n28356), .D0(n13079), 
    .C0(n28354), .B0(n927), .A0(n375), .F0(n28351), .F1(n28354));
  SLICE_660 SLICE_660( .D1(n17_adj_430), .C1(n378_adj_73), .B1(n394_adj_78), 
    .A1(n371_adj_70), .D0(n7_adj_659), .C0(n367_adj_67), .B0(n8_adj_658), 
    .A0(n371_adj_70), .F0(n378_adj_73), .F1(n8_adj_660));
  SLICE_661 SLICE_661( .D1(n378_adj_73), .B1(n372_adj_71), .A1(n395_adj_79), 
    .D0(n378_adj_73), .C0(n393_adj_77), .B0(n9_adj_428), .A0(n370_adj_69), 
    .F0(n7_adj_662), .F1(n9_adj_428));
  SLICE_662 SLICE_662( .D1(n17_adj_654), .C1(n16_adj_655), .B1(n932), 
    .A1(n940_adj_466), .D0(n12_adj_656), .C0(n941_adj_465), .B0(n933_adj_180), 
    .A0(n4_adj_472), .F0(n16_adj_655), .F1(n950_adj_461));
  SLICE_663 SLICE_663( .D1(n3_adj_386), .C1(STATE_2), .B1(STATE_1), 
    .A1(n24892), .D0(WRITE_HIGH_CNT_1), .C0(STATE_0), .B0(WRITE_HIGH_CNT_0), 
    .F0(n24892), .F1(n7_adj_384));
  SLICE_664 SLICE_664( .D1(n13057), .C1(n28349), .B1(n1179), .A1(n4508), 
    .D0(n944_adj_463), .C0(n943_adj_464), .B0(n945_adj_462), .A0(n942), 
    .F0(n4_adj_472), .F1(n945_adj_462));
  SLICE_665 SLICE_665( .D1(WRITE_BYTE_CNT_0), .C1(WRITE_BYTE_CNT_1), 
    .A1(WRITE_BYTE_CNT_2), .D0(n307), .C0(n28592), .B0(WRITE_BYTE_FLAG_0), 
    .A0(WRITE_BYTE_CNT_3), .F0(n20679), .F1(n28592));
  SLICE_666 SLICE_666( .D1(WRITE_BYTE_FLAG_1), .C1(n28610), .B1(n28581), 
    .A1(WRITE_BYTE_FLAG_0), .D0(WRITE_BYTE_CNT_0), .C0(WRITE_BYTE_CNT_1), 
    .B0(WRITE_BYTE_CNT_3), .A0(WRITE_BYTE_CNT_2), .F0(n28581), .F1(n26896));
  SLICE_667 SLICE_667( .D1(n27819), .C1(temp1_8_N_213_1), .B1(n297), 
    .A1(n28543), .D0(mode), .C0(ones_3_N_238_3), .B0(ones_3_N_237_3), 
    .F0(cycledata_46_N_70_3), .F1(ones_3_N_237_3));
  SLICE_668 SLICE_668( .D1(cnt_3), .C1(n13557), .B1(n28612), .A1(n28555), 
    .C0(cnt_2), .B0(cnt_0), .F0(n28612), .F1(n24785));
  SLICE_669 SLICE_669( .D1(n20070), .C1(n13106), .B1(n867_adj_488), 
    .A1(n830_adj_498), .D0(n884_adj_477), .C0(n883_adj_478), .B0(n880_adj_481), 
    .A0(n882_adj_479), .F0(n14_adj_322), .F1(n884_adj_477));
  SLICE_670 SLICE_670( .D1(n28203), .C1(n235_adj_444), .B1(n28219), 
    .A1(n28204), .D0(n211), .C0(n4698), .B0(n28231), .A0(n1248), .F0(n28204), 
    .F1(n266));
  SLICE_671 SLICE_671( .D1(zpone_3_N_340_7), .C1(zpone_3_N_246_0), 
    .B1(n265_adj_387), .D0(n20653), .C0(n7_adj_663), .B0(n9_adj_605), 
    .A0(n11_adj_606), .F0(zpone_3_N_246_0), .F1(n28022));
  SLICE_672 SLICE_672( .D1(n28250), .C1(n28249), .B1(n28264), 
    .A1(n238_adj_385), .D0(n265_adj_387), .C0(n260), .B0(n28242), .A0(n259), 
    .F0(n11_adj_606), .F1(n259));
  SLICE_673 SLICE_673( .D1(temp1_8_N_213_0), .C1(ones_3_N_314_0), .A1(mode), 
    .D0(n4702), .C0(n1248), .B0(n27368), .A0(n27246), .F0(ones_3_N_314_0), 
    .F1(n28218));
  SLICE_674 SLICE_674( .D1(n238_adj_385), .C1(zpone_3_N_340_3), 
    .B1(n6_adj_377), .A1(zpone_3_N_340_7), .D0(n110), .C0(n28244), 
    .B0(n265_adj_387), .A0(n208), .F0(n20653), .F1(n28244));
  SLICE_675 SLICE_675( .D1(n296), .C1(n7_adj_643), .B1(n293), .A1(n8_adj_641), 
    .D0(n302_adj_432), .C0(n28222), .B0(n1248), .A0(n4701), 
    .F0(ones_3_N_238_1), .F1(n302_adj_432));
  SLICE_676 SLICE_676( .D1(n14_adj_652), .C1(n1117), .B1(n28225), 
    .A1(n13_adj_653), .C0(n20475), .A0(n13119), .F0(n28222), .F1(n13119));
  SLICE_677 SLICE_677( .D1(n28258), .C1(n206), .B1(n203), .A1(n204), 
    .C0(zpone_3_N_340_7), .B0(zpone_3_N_340_4), .A0(n5_adj_376), .F0(n206), 
    .F1(n28250));
  SLICE_678 SLICE_678( .D1(n302_adj_432), .C1(n28221), .A1(n28194), 
    .D0(n20475), .C0(n13119), .B0(n4701), .A0(n1248), .F0(n28221), 
    .F1(ones_3_N_238_2));
  SLICE_679 SLICE_679( .D1(n208), .C1(n238_adj_385), .B1(n28264), 
    .D0(n7_adj_378), .C0(zpone_3_N_340_2), .B0(zpone_3_N_340_7), .F0(n208), 
    .F1(n28242));
  SLICE_680 SLICE_680( .D1(n1248), .C1(n16_adj_198), .A1(n1576), .D0(n28226), 
    .C0(n287_adj_218), .B0(n286_adj_217), .A0(n1111), .F0(n4_adj_651), 
    .F1(n287_adj_218));
  SLICE_681 SLICE_681( .D1(n204), .C1(n203), .B1(n28258), .A1(n206), 
    .D0(n28246), .C0(n230), .B0(n238_adj_385), .A0(n231), .F0(n257), .F1(n230));
  SLICE_682 SLICE_682( .D1(n746), .C1(n707_adj_132), .B1(n28368), .A1(n13090), 
    .D0(n768_adj_139), .C0(n766), .B0(n764_adj_137), .A0(n767_adj_138), 
    .F0(n14_adj_661), .F1(n764_adj_137));
  SLICE_683 SLICE_683( .D1(n28166), .C1(n370_adj_360), .B1(n359_adj_353), 
    .A1(n336_adj_349), .D0(n13116), .C0(n360_adj_354), .B0(n28167), 
    .A0(n337_adj_350), .F0(n370_adj_360), .F1(n8_adj_633));
  SLICE_684 SLICE_684( .D1(n8_adj_633), .C1(n367_adj_358), .B1(n371_adj_361), 
    .A1(n7_adj_634), .D0(n357_adj_351), .C0(n13116), .B0(n28167), 
    .A0(n334_adj_347), .F0(n367_adj_358), .F1(n378_adj_363));
  SLICE_685 SLICE_685( .D1(n28164), .C1(n368_adj_359), .B1(n242_adj_339), 
    .A1(n372_adj_362), .D0(n241_adj_338), .C0(n13116), .B0(n28167), 
    .A0(n363_adj_357), .F0(n28164), .F1(n7_adj_634));
  SLICE_686 SLICE_686( .D1(n28283), .C1(n29285), .B1(n28284), .A1(n169), 
    .D0(n28291), .C0(zpzone_3_N_333_3), .B0(zpzone_3_N_333_6), 
    .A0(zpzone_3_N_333_4), .F0(n169), .F1(n192));
  SLICE_687 SLICE_687( .D1(n997_adj_448), .C1(n28296), .B1(n996), .A1(n27362), 
    .D0(zpzone_3_N_333_3), .C0(zpzone_3_N_333_6), .B0(zpzone_3_N_333_4), 
    .A0(n28291), .F0(n28284), .F1(zpzone_3_N_333_6));
  SLICE_688 SLICE_688( .D1(n863_adj_162), .C1(n28359), .B1(n13056), 
    .A1(n824_adj_155), .D0(n13072), .C0(n767_adj_138), .B0(n28363), .A0(n806), 
    .F0(n824_adj_155), .F1(n881));
  SLICE_689 SLICE_689( .D1(n4511), .B1(n1179), .A1(n20729), .C0(temp2_0), 
    .B0(zpzone_3_N_333_0), .A0(mode), .F0(cycledata_15_N_78_0), 
    .F1(zpzone_3_N_333_0));
  SLICE_690 SLICE_690( .D1(n13121), .C1(n20423), .B1(n28230), 
    .A1(n1041_adj_301), .D0(n28226), .C0(n1059_adj_310), .B0(n1098_adj_313), 
    .A0(n1118_adj_317), .F0(n27159), .F1(n1059_adj_310));
  SLICE_691 SLICE_691( .D1(n13056), .C1(n28359), .B1(n861_adj_160), 
    .A1(n822_adj_153), .D0(n13072), .C0(n28363), .B0(n804), .A0(n765), 
    .F0(n822_adj_153), .F1(n879_adj_170));
  SLICE_692 SLICE_692( .D1(n748), .C1(n13090), .B1(n709_adj_134), .A1(n28368), 
    .D0(n28363), .C0(n13072), .B0(n766), .A0(n805), .F0(n823_adj_154), 
    .F1(n766));
  SLICE_693 SLICE_693( .D1(n4_adj_651), .C1(n1126), .B1(n28224), .A1(n1127), 
    .D0(n13120), .C0(n28227), .B0(n20449), .A0(n1110), .F0(n28224), 
    .F1(n20475));
  SLICE_694 SLICE_694( .D1(n1122), .C1(n1126), .B1(n1117), .A1(n1123), 
    .D0(n1125), .C0(n27284), .B0(n1121), .A0(n1120), .F0(n27334), .F1(n27284));
  SLICE_695 SLICE_695( .D1(n860), .C1(n821_adj_152), .B1(n28359), .A1(n13056), 
    .D0(n13072), .C0(n803), .B0(n764_adj_137), .A0(n28363), .F0(n821_adj_152), 
    .F1(n878_adj_169));
  SLICE_696 SLICE_696( .D1(n864_adj_163), .C1(n13056), .B1(n825_adj_156), 
    .A1(n28359), .D0(n13072), .C0(n28363), .B0(n807_adj_145), 
    .A0(n768_adj_139), .F0(n825_adj_156), .F1(n882_adj_172));
  SLICE_697 SLICE_697( .D1(n858), .C1(n819_adj_150), .B1(n28359), .A1(n13056), 
    .D0(n801), .C0(n13072), .B0(n28363), .A0(n28366), .F0(n819_adj_150), 
    .F1(n876));
  SLICE_698 SLICE_698( .D1(n20_adj_335), .C1(n27290), .B1(key_div_1), 
    .A1(key_div_11), .D0(n14_adj_644), .C0(n13_adj_645), .B0(key_div_13), 
    .A0(key_div_3), .F0(n20_adj_335), .F1(key_div_19__N_136));
  SLICE_699 SLICE_699( .D1(n13108), .C1(n28303), .B1(n20571), 
    .A1(n915_adj_471), .D0(n27211), .C0(n932), .A0(n934_adj_181), .F0(n27294), 
    .F1(n932));
  SLICE_700 SLICE_700( .D1(n20571), .C1(n13108), .B1(n919_adj_202), 
    .A1(n882_adj_479), .D0(n28301), .C0(n936_adj_182), .B0(n939_adj_467), 
    .A0(n937_adj_183), .F0(n27211), .F1(n936_adj_182));
  SLICE_701 SLICE_701( .D1(n266), .C1(n28195), .B1(ones_3_N_314_2), 
    .A1(n265_adj_442), .D0(n1248), .C0(n4700), .B0(n20449), .A0(n13120), 
    .F0(ones_3_N_314_2), .F1(n6_adj_648));
  SLICE_702 SLICE_702( .D1(n28310), .C1(n780_adj_515), .B1(n762_adj_524), 
    .A1(n725_adj_534), .D0(n28363), .C0(n4505), .B0(n13072), .A0(n1179), 
    .F0(n780_adj_515), .F1(n4_adj_664));
  SLICE_703 SLICE_703( .D1(n1124), .C1(n1122), .B1(n1125), .A1(n1118_adj_317), 
    .D0(n1100_adj_315), .C0(n1061_adj_312), .B0(n20449), .A0(n13120), 
    .F0(n1118_adj_317), .F1(n14_adj_652));
  SLICE_704 SLICE_704( .D1(n13056), .C1(n828_adj_159), .B1(n867_adj_166), 
    .A1(n28360), .D0(n13072), .C0(n28365), .B0(n810_adj_148), .A0(n28363), 
    .F0(n828_adj_159), .F1(n885_adj_174));
  SLICE_705 SLICE_705( .D1(n1248), .C1(n15_adj_197), .B1(n1575), .D0(n1111), 
    .C0(n20449), .B0(n286_adj_217), .A0(n13120), .F0(n28223), 
    .F1(n286_adj_217));
  SLICE_706 SLICE_706( .C1(n974_adj_458), .B1(n973_adj_459), .D0(n26983), 
    .C0(n976_adj_456), .B0(n26996), .A0(n972_adj_460), .F0(n27300), 
    .F1(n26996));
  SLICE_707 SLICE_707( .D1(n28373), .C1(n693), .B1(n13033), .A1(n654_adj_128), 
    .D0(n707_adj_132), .C0(n708_adj_133), .B0(n705_adj_130), .A0(n711), 
    .F0(n12_adj_613), .F1(n711));
  SLICE_708 SLICE_708( .D1(n997), .C1(n28343), .B1(n13097), .A1(n1036), 
    .D0(n27149), .C0(n1054), .B0(n1052), .A0(n27276), .F0(n27330), .F1(n1054));
  SLICE_709 SLICE_709( .D1(n1029), .C1(n28343), .B1(n13097), .A1(n990), 
    .D0(n1047), .C0(n1055), .B0(n1053), .A0(n1056), .F0(n27276), .F1(n1047));
  SLICE_710 SLICE_710( .D1(n1002), .C1(n1041), .B1(n13097), .A1(n28344), 
    .D0(n1050), .C0(n1059), .B0(n1060), .A0(n1058), .F0(n27280), .F1(n1059));
  SLICE_711 SLICE_711( .D1(n1094), .A1(n1092), .D0(n27272), .C0(n27131), 
    .B0(n1086), .A0(n1095), .F0(n27326), .F1(n27131));
  SLICE_712 SLICE_712( .D1(n13065), .C1(n872), .B1(n28421), .A1(n835), 
    .D0(n27125), .C0(n889_adj_601), .B0(n27266), .A0(n888_adj_600), 
    .F0(n27324), .F1(n889_adj_601));
  SLICE_713 SLICE_713( .D1(n13065), .C1(n863), .B1(n28420), .A1(n826_adj_27), 
    .D0(n884), .C0(n880), .B0(n890_adj_602), .A0(n885), .F0(n27266), .F1(n880));
  SLICE_714 SLICE_714( .D1(n13065), .C1(n28423), .B1(n28420), .A1(n870), 
    .C0(n887_adj_599), .B0(n886), .A0(n879), .F0(n27117), .F1(n887_adj_599));
  SLICE_715 SLICE_715( .D1(n921_adj_399), .C1(n922_adj_400), .D0(n27260), 
    .C0(n27109), .B0(n927_adj_405), .A0(n917_adj_414), .F0(n27320), 
    .F1(n27109));
  SLICE_716 SLICE_716( .D1(n28593), .C1(n33_adj_20), .B1(n28574), .A1(n28613), 
    .D0(READ_BIT_CNT_1), .B0(READ_BIT_CNT_0), .F0(n28613), .F1(n27429));
  SLICE_717 SLICE_717( .D1(n6_adj_677), .C1(n26795), .B1(n27205), .A1(cnt_3), 
    .D0(n33_adj_20), .C0(READ_BIT_CNT_0), .B0(READ_BIT_CNT_1), .F0(n28557), 
    .F1(n33_adj_20));
  SLICE_718 SLICE_718( .D1(n28577), .C1(n28614), .B1(rst_c), .A1(STATE_0), 
    .D0(STATE_3), .B0(STATE_1), .F0(n28614), .F1(n28562));
  SLICE_719 SLICE_719( .D1(clk_temp), .C1(WRITE_HIGH_CNT_1), .B1(n27047), 
    .A1(STATE_2), .D0(STATE_1), .C0(STATE_3), .B0(STATE_0), .F0(n27047), 
    .F1(n206_adj_609));
  SLICE_720 SLICE_720( .D1(ser_N_380_3), .C1(ser_N_380_0), .B1(n6_adj_619), 
    .A1(ser_N_380_2), .D0(segcnt_2), .C0(sck_N_88_enable_3), .B0(segcnt_0), 
    .A0(segcnt_1), .F0(n13760), .F1(sck_N_88_enable_3));
  SLICE_721 SLICE_721( .D1(n304_adj_345), .C1(n28179), .B1(n28178), 
    .A1(n28190), .D0(n28177), .C0(n28171), .B0(n302_adj_344), 
    .A0(n301_adj_343), .F0(n334_adj_347), .F1(n28171));
  SLICE_722 SLICE_722( .D1(n859), .C1(n820_adj_151), .B1(n13056), .A1(n28359), 
    .D0(n802), .C0(n28363), .B0(n763_adj_136), .A0(n13072), .F0(n820_adj_151), 
    .F1(n28357));
  SLICE_723 SLICE_723( .D1(key_div_4), .C1(n27183), .B1(key_div_0), 
    .A1(n27076), .D0(key_div_6), .C0(key_div_10), .B0(key_div_2), 
    .A0(key_div_19), .F0(n27183), .F1(n27290));
  SLICE_724 SLICE_724( .D1(n807_adj_514), .C1(n20164), .B1(n770_adj_523), 
    .A1(n28308), .D0(n830_adj_498), .C0(n827_adj_501), .B0(n824_adj_504), 
    .A0(n826_adj_502), .F0(n12_adj_628), .F1(n824_adj_504));
  SLICE_725 SLICE_725( .D1(n28359), .C1(n866_adj_165), .B1(n13056), 
    .A1(n827_adj_158), .D0(n13072), .C0(n770_adj_140), .B0(n28364), 
    .A0(n809_adj_147), .F0(n827_adj_158), .F1(n884_adj_173));
  SLICE_726 SLICE_726( .D1(n20275), .C1(n720_adj_537), .B1(n757_adj_529), 
    .A1(n13101), .D0(n771), .C0(n774_adj_520), .B0(n773_adj_521), 
    .A0(n775_adj_519), .F0(n10_adj_333), .F1(n774_adj_520));
  SLICE_727 SLICE_727( .D1(n6_adj_327), .C1(tens_3_N_323_5), 
    .B1(tens_3_N_323_9), .D0(n28191), .C0(n278_adj_342), .B0(n28183), 
    .A0(n28182), .F0(n28179), .F1(n28191));
  SLICE_728 SLICE_728( .D1(n1121), .C1(n1123), .B1(n1120), .A1(n1119), 
    .D0(n1101_adj_316), .C0(n1062), .B0(n20449), .A0(n13120), .F0(n1119), 
    .F1(n13_adj_653));
  SLICE_729 SLICE_729( .D1(n13121), .C1(n20423), .B1(n1008), 
    .A1(n1047_adj_304), .D0(n1065), .C0(n13120), .B0(n20449), .A0(n1104), 
    .F0(n1122), .F1(n1065));
  SLICE_730 SLICE_730( .D1(n20423), .C1(n13121), .B1(n1046), .A1(n1007), 
    .D0(n1103), .C0(n20449), .B0(n1064), .A0(n13120), .F0(n1121), .F1(n1064));
  SLICE_731 SLICE_731( .D1(n20423), .C1(n13121), .B1(n1052_adj_308), 
    .A1(n28229), .D0(n1109), .C0(n1070), .B0(n20449), .A0(n13120), .F0(n1127), 
    .F1(n1070));
  SLICE_732 SLICE_732( .D1(n13090), .C1(n745), .B1(n706_adj_131), .A1(n28368), 
    .D0(n744), .C0(n763_adj_136), .B0(n28367), .A0(n705_adj_130), 
    .F0(n10_adj_665), .F1(n763_adj_136));
  SLICE_733 SLICE_733( .D1(n13121), .C1(n1042_adj_302), .B1(n20423), 
    .A1(n1003), .D0(n1099_adj_314), .C0(n1060_adj_311), .B0(n20449), 
    .A0(n13120), .F0(n1117), .F1(n1060_adj_311));
  SLICE_734 SLICE_734( .D1(n28313), .C1(n707_adj_541), .B1(n397_adj_592), 
    .A1(n725_adj_534), .D0(n28368), .C0(n1179), .B0(n4504), .A0(n13090), 
    .F0(n725_adj_534), .F1(n4_adj_18));
  SLICE_735 SLICE_735( .D1(n20423), .C1(n13121), .B1(n1045), .A1(n1006), 
    .D0(n1102), .C0(n20449), .B0(n1063), .A0(n13120), .F0(n1120), .F1(n1063));
  SLICE_736 SLICE_736( .D1(n690), .C1(n28372), .B1(n13033), .A1(n651_adj_125), 
    .D0(n28368), .C0(n13090), .B0(n708_adj_133), .A0(n747), .F0(n765), 
    .F1(n708_adj_133));
  SLICE_737 SLICE_737( .D1(n13079), .C1(n886_adj_175), .B1(n28355), .A1(n925), 
    .D0(n940), .C0(n939), .B0(n943), .A0(n941), .F0(n15_adj_449), .F1(n943));
  SLICE_738 SLICE_738( .D1(n13079), .C1(n28354), .B1(n879_adj_170), .A1(n918), 
    .D0(n10_adj_586), .C0(n937), .B0(n936), .A0(n935), .F0(n16_adj_426), 
    .F1(n936));
  SLICE_739 SLICE_739( .C1(n1574), .B1(n1248), .A1(n14_adj_196), .D0(n28228), 
    .C0(n285_adj_216), .B0(n1053_adj_309), .A0(n286_adj_217), .F0(n4_adj_657), 
    .F1(n285_adj_216));
  SLICE_740 SLICE_740( .D1(n13033), .C1(n28372), .B1(n28374), .A1(n694), 
    .D0(n28369), .C0(n751), .B0(n712), .A0(n13090), .F0(n769), .F1(n712));
  SLICE_741 SLICE_741( .D1(n13056), .C1(n28359), .B1(n826_adj_157), 
    .A1(n865_adj_164), .D0(n879_adj_170), .C0(n878_adj_169), .B0(n883), 
    .F0(n14_adj_621), .F1(n883));
  SLICE_742 SLICE_742( .D1(n1062), .C1(n1065), .B1(n1066), .A1(n1061_adj_312), 
    .D0(n20423), .C0(n13121), .B0(n1005), .A0(n1044), .F0(n1062), 
    .F1(n15_adj_610));
  SLICE_743 SLICE_743( .D1(n28377), .C1(n13061), .B1(n635), .A1(n596_adj_121), 
    .D0(n13033), .C0(n28372), .B0(n692), .A0(n653_adj_127), .F0(n710), 
    .F1(n653_adj_127));
  SLICE_744 SLICE_744( .D1(n632), .C1(n13061), .B1(n593_adj_119), .A1(n28376), 
    .D0(n13033), .C0(n689), .B0(n650_adj_124), .A0(n28372), .F0(n707_adj_132), 
    .F1(n650_adj_124));
  SLICE_745 SLICE_745( .C1(n1577), .B1(n1248), .A1(n17_adj_199), 
    .D0(n288_adj_219), .C0(n1166), .B0(n1169), .A0(n1168), .F0(n27846), 
    .F1(n288_adj_219));
  SLICE_746 SLICE_746( .D1(n631), .C1(n13061), .B1(n28376), .A1(n592_adj_118), 
    .D0(n13033), .C0(n28372), .B0(n649_adj_123), .A0(n688), .F0(n706_adj_131), 
    .F1(n649_adj_123));
  SLICE_747 SLICE_747( .D1(n28315), .C1(n652_adj_557), .B1(n396_adj_593), 
    .A1(n397_adj_592), .D0(n1179), .C0(n13033), .B0(n4503), .A0(n28372), 
    .F0(n397_adj_592), .F1(n4_adj_94));
  SLICE_748 SLICE_748( .D1(n211), .C1(n28220), .A1(n28219), .D0(n1248), 
    .C0(n4699), .B0(n20423), .A0(n13121), .F0(n28219), .F1(n28201));
  SLICE_749 SLICE_749( .D1(n986), .C1(n13122), .B1(n20407), .A1(n947), 
    .D0(n1043_adj_303), .C0(n1004), .B0(n13121), .A0(n20423), 
    .F0(n1061_adj_312), .F1(n1004));
  SLICE_750 SLICE_750( .D1(n13122), .C1(n20407), .B1(n954), .A1(n993_adj_296), 
    .D0(n13121), .C0(n20423), .B0(n1050_adj_306), .A0(n1011), .F0(n1068), 
    .F1(n1011));
  SLICE_751 SLICE_751( .D1(ones_3_N_237_2), .B1(mode), .A1(ones_3_N_238_2), 
    .D0(cycledata_46_N_70_3), .C0(cycledata_46_N_70_1), .B0(n28218), 
    .A0(n28193), .F0(cycledata_46), .F1(n28193));
  SLICE_752 SLICE_752( .D1(n28611), .C1(n28591), .B1(WRITE_BYTE_CNT_3), 
    .A1(n307), .D0(WRITE_BYTE_CNT_1), .C0(WRITE_BYTE_FLAG_0), 
    .B0(WRITE_BYTE_CNT_2), .A0(WRITE_BYTE_CNT_0), .F0(n28591), .F1(n26850));
  SLICE_753 SLICE_753( .D1(n763_adj_248), .C1(n281), .B1(n280), .A1(n28245), 
    .C0(n1570), .B0(n10_adj_192), .A0(n1248), .F0(n281), .F1(n4_adj_671));
  SLICE_754 SLICE_754( .D1(n13057), .C1(n28349), .B1(n376), .A1(n985), 
    .D0(n15), .B0(n1179), .A0(n1528), .F0(n376), .F1(n28345));
  SLICE_755 SLICE_755( .D1(n1248), .B1(n1573), .A1(n13_adj_195), .D0(n28231), 
    .C0(n995_adj_298), .B0(n284_adj_215), .A0(n285_adj_216), .F0(n4_adj_640), 
    .F1(n284_adj_215));
  SLICE_756 SLICE_756( .D1(n888), .C1(n28234), .B1(n20399), .A1(n927_adj_281), 
    .D0(n1003), .C0(n28231), .B0(n984_adj_291), .A0(n945), .F0(n10_adj_626), 
    .F1(n945));
  SLICE_757 SLICE_757( .D1(n28356), .C1(n13079), .B1(n28354), .A1(n926), 
    .D0(n13057), .C0(n944), .B0(n28350), .A0(n983), .F0(n1001), .F1(n944));
  SLICE_758 SLICE_758( .D1(n20695), .C1(n28575), .B1(n20703), .A1(n20809), 
    .C0(n28560), .B0(STATE_1), .A0(n3053), .F0(n9_adj_666), .F1(n28560));
  SLICE_759 SLICE_759( .D1(n573), .C1(n534), .B1(n13070), .A1(n28381), 
    .D0(n591_adj_117), .C0(n13061), .B0(n28376), .A0(n630), .F0(n648_adj_122), 
    .F1(n591_adj_117));
  SLICE_760 SLICE_760( .D1(n28234), .C1(n930), .B1(n20399), .A1(n891), 
    .D0(n987), .C0(n13122), .B0(n20407), .A0(n948), .F0(n1005), .F1(n948));
  SLICE_761 SLICE_761( .D1(n649_adj_123), .C1(n653_adj_127), .B1(n652_adj_126), 
    .A1(n651_adj_125), .D0(n633), .C0(n13061), .B0(n28376), .A0(n28379), 
    .F0(n651_adj_125), .F1(n10_adj_115));
  SLICE_762 SLICE_762( .D1(n1007), .C1(n1008), .B1(n1006), .A1(n1004), 
    .D0(n20407), .C0(n951), .B0(n13122), .A0(n990_adj_293), .F0(n1008), 
    .F1(n14_adj_623));
  SLICE_763 SLICE_763( .D1(n20399), .C1(n28234), .B1(n889), .A1(n928), 
    .D0(n985_adj_292), .C0(n13122), .B0(n20407), .A0(n946), .F0(n1003), 
    .F1(n946));
  SLICE_764 SLICE_764( .C1(n9_adj_89), .B1(n1179), .A1(n1522), .D0(n13061), 
    .C0(n28376), .B0(n637), .A0(n370_adj_108), .F0(n28374), .F1(n370_adj_108));
  SLICE_765 SLICE_765( .D1(n28234), .C1(n892), .B1(n931), .A1(n20399), 
    .D0(n988), .C0(n13122), .B0(n20407), .A0(n949), .F0(n1006), .F1(n949));
  SLICE_766 SLICE_766( .D1(n235_adj_444), .C1(n28220), .B1(n211), .A1(n28219), 
    .D0(n4698), .C0(n20407), .B0(n13122), .A0(n1248), .F0(n28220), .F1(n28199));
  SLICE_767 SLICE_767( .D1(n28320), .C1(n396_adj_593), .B1(n597_adj_572), 
    .A1(n452_adj_588), .D0(n1179), .C0(n13061), .B0(n4502), .A0(n28376), 
    .F0(n396_adj_593), .F1(n4_adj_635));
  SLICE_768 SLICE_768( .D1(clk_temp), .C1(rst_c), .B1(n28584), .A1(STATE_0), 
    .D0(STATE_2), .C0(STATE_1), .B0(STATE_3), .A0(n28571), 
    .F0(clk_c_enable_35), .F1(n28571));
  SLICE_769 SLICE_769( .D1(n28234), .C1(n20399), .B1(n934_adj_284), .A1(n895), 
    .D0(n991_adj_294), .C0(n13122), .B0(n20407), .A0(n952), .F0(n1009), 
    .F1(n952));
  SLICE_770 SLICE_770( .D1(n28234), .C1(n20399), .B1(n937_adj_287), 
    .A1(n283_adj_214), .D0(n28232), .C0(n20407), .B0(n994_adj_297), 
    .A0(n13122), .F0(n1012), .F1(n28232));
  SLICE_771 SLICE_771( .D1(n1248), .C1(n12_adj_194), .A1(n1572), .D0(n28233), 
    .C0(n283_adj_214), .B0(n937_adj_287), .A0(n284_adj_215), .F0(n4_adj_639), 
    .F1(n283_adj_214));
  SLICE_772 SLICE_772( .D1(n13108), .C1(n20571), .B1(n927_adj_179), 
    .A1(n890_adj_473), .D0(n950_adj_461), .C0(n944_adj_463), .B0(n981_adj_451), 
    .F0(n998), .F1(n944_adj_463));
  SLICE_773 SLICE_773( .D1(n940), .C1(n979), .B1(n28349), .A1(n13057), 
    .D0(n20), .C0(n14_adj_44), .B0(n997), .A0(n1001), .F0(n22), .F1(n997));
  SLICE_774 SLICE_774( .D1(n28349), .C1(n982), .B1(n943), .A1(n13057), 
    .D0(n990), .C0(n1000), .B0(n993), .A0(n991), .F0(n20), .F1(n1000));
  SLICE_775 SLICE_775( .D1(n875), .C1(n836), .B1(n13124), .A1(n20373), 
    .D0(n28234), .C0(n20399), .B0(n893), .A0(n932_adj_282), .F0(n950), 
    .F1(n893));
  SLICE_776 SLICE_776( .D1(n1156), .C1(n1162), .B1(n1165), .A1(n1161), 
    .D0(n1160), .C0(n27288), .B0(n1164), .A0(n1159), .F0(n27336), .F1(n27288));
  SLICE_777 SLICE_777( .D1(n945), .C1(n948), .B1(n947), .A1(n951), .D0(n28234), 
    .C0(n20399), .B0(n894), .A0(n933_adj_283), .F0(n951), .F1(n12_adj_625));
  SLICE_778 SLICE_778( .D1(n28024), .B1(mode), .A1(n28022), .D0(n28237), 
    .C0(cycledata_31_N_74_3), .B0(cycledata_31_N_74_1), 
    .A0(cycledata_31_N_74_2), .F0(cycledata_30), .F1(cycledata_31_N_74_1));
  SLICE_779 SLICE_779( .D1(n28345), .C1(n1002), .B1(n377), .A1(n13097), 
    .D0(n16), .B0(n1529), .A0(n1179), .F0(n377), .F1(n28342));
  SLICE_780 SLICE_780( .D1(n28388), .C1(n28394), .B1(n28389), 
    .D0(n592_adj_118), .C0(n28380), .B0(n576), .A0(n537), .F0(n6_adj_8), 
    .F1(n537));
  SLICE_781 SLICE_781( .D1(n879_adj_279), .C1(n20373), .B1(n13124), .A1(n282), 
    .D0(n28234), .C0(n28235), .B0(n936_adj_286), .A0(n20399), .F0(n954), 
    .F1(n28235));
  SLICE_782 SLICE_782( .D1(n28388), .C1(n28389), .B1(n28392), .A1(n28394), 
    .D0(n13070), .C0(n575), .B0(n536), .A0(n28381), .F0(n593_adj_119), 
    .F1(n536));
  SLICE_783 SLICE_783( .D1(n172), .C1(n28215), .B1(n28214), 
    .A1(ones_3_N_314_5), .D0(n4697), .C0(n1248), .B0(n20399), .A0(n28234), 
    .F0(ones_3_N_314_5), .F1(n28210));
  SLICE_784 SLICE_784( .D1(n28414), .C1(n28393), .B1(n28390), .A1(n28394), 
    .D0(n13070), .C0(n28384), .B0(n28381), .A0(n578), .F0(n596_adj_121), 
    .F1(n28384));
  SLICE_785 SLICE_785( .D1(n28388), .C1(n28392), .B1(n28387), .A1(n478), 
    .D0(n13070), .C0(n535), .B0(n28381), .A0(n574), .F0(n592_adj_118), 
    .F1(n535));
  SLICE_786 SLICE_786( .D1(n28329), .C1(n500_adj_585), .B1(n28335), 
    .A1(n452_adj_588), .D0(n1179), .C0(n28381), .B0(n13070), .A0(n4501), 
    .F0(n452_adj_588), .F1(n4_adj_638));
  SLICE_787 SLICE_787( .D1(n892), .C1(n893), .B1(n889), .A1(n891), .D0(n890), 
    .C0(n888), .B0(n10_adj_614), .A0(n20399), .F0(n28233), .F1(n10_adj_614));
  SLICE_788 SLICE_788( .D1(n28337), .C1(n28336), .B1(n175_adj_424), 
    .A1(n1004_adj_447), .D0(n28283), .C0(n169), .A0(n28284), .F0(n175_adj_424), 
    .F1(n6_adj_224));
  SLICE_789 SLICE_789( .D1(n991), .C1(n28343), .B1(n13097), .A1(n1030), 
    .D0(n20_adj_587), .C0(n28341), .B0(n1047), .A0(n19_adj_590), .F0(n13073), 
    .F1(n28341));
  SLICE_790 SLICE_790( .D1(n1035), .C1(n28343), .B1(n13097), .A1(n28346), 
    .D0(n1059), .C0(n1053), .B0(n1054), .A0(n1051), .F0(n19_adj_590), 
    .F1(n1053));
  SLICE_791 SLICE_791( .D1(n13097), .C1(n1038), .B1(n999), .A1(n28343), 
    .D0(n1055), .C0(n18_adj_591), .B0(n1058), .A0(n1056), .F0(n20_adj_587), 
    .F1(n1056));
  SLICE_792 SLICE_792( .D1(n995), .C1(n13097), .B1(n28343), .A1(n1034), 
    .D0(n1049), .C0(n1050), .B0(n1057), .A0(n1052), .F0(n18_adj_591), 
    .F1(n1052));
  SLICE_793 SLICE_793( .D1(n28394), .C1(n28390), .B1(n28393), .A1(n28414), 
    .D0(n28382), .C0(n13070), .B0(n28385), .A0(n577), .F0(n595_adj_120), 
    .F1(n28385));
  SLICE_794 SLICE_794( .D1(n1060), .C1(n1061), .B1(n378_adj_112), .A1(n13073), 
    .D0(n17), .C0(n1530), .A0(n1179), .F0(n378_adj_112), .F1(n28339));
  SLICE_795 SLICE_795( .C1(n1571), .B1(n1248), .A1(n11_adj_193), 
    .D0(n879_adj_279), .C0(n282), .B0(n28236), .A0(n283_adj_214), 
    .F0(n4_adj_675), .F1(n282));
  SLICE_796 SLICE_796( .D1(n13127), .C1(n816_adj_259), .B1(n777_adj_252), 
    .A1(n20298), .D0(n20373), .C0(n834_adj_267), .B0(n13124), 
    .A0(n873_adj_275), .F0(n891), .F1(n834_adj_267));
  SLICE_797 SLICE_797( .D1(n13127), .C1(n20298), .B1(n815_adj_258), 
    .A1(n776_adj_251), .D0(n20373), .C0(n13124), .B0(n872_adj_274), 
    .A0(n833_adj_266), .F0(n890), .F1(n833_adj_266));
  SLICE_798 SLICE_798( .D1(n20298), .C1(n813_adj_256), .B1(n774_adj_249), 
    .A1(n13127), .D0(n20373), .C0(n13124), .B0(n831_adj_265), 
    .A0(n870_adj_272), .F0(n888), .F1(n831_adj_265));
  SLICE_799 SLICE_799( .D1(n5_adj_326), .B1(tens_3_N_323_9), 
    .A1(tens_3_N_323_6), .D0(n28191), .C0(n238_adj_337), .B0(n235_adj_336), 
    .A0(n28186), .F0(n28181), .F1(n238_adj_337));
  SLICE_800 SLICE_800( .C1(count_5), .B1(count_4), .A1(n197), .D0(STATE_3), 
    .C0(n13_adj_681), .B0(n28584), .A0(n206_adj_609), .F0(clk_c_enable_51), 
    .F1(n28584));
  SLICE_801 SLICE_801( .D1(STATE_1), .C1(WRITE_LOW_CNT_1), .B1(n28557), 
    .A1(STATE_2), .B0(n23), .A0(STATE_0), .F0(n13_adj_681), .F1(n23));
  SLICE_802 SLICE_802( .D1(n28217), .C1(ones_3_N_314_8), .B1(ones_3_N_314_6), 
    .D0(n4696), .C0(n20373), .B0(n13124), .A0(n1248), .F0(ones_3_N_314_6), 
    .F1(n28215));
  SLICE_803 SLICE_803( .D1(n13127), .C1(n820_adj_263), .B1(n20298), 
    .A1(n28243), .D0(n13124), .C0(n877), .B0(n838), .A0(n20373), .F0(n895), 
    .F1(n838));
  SLICE_804 SLICE_804( .D1(n821_adj_264), .C1(n13127), .B1(n281), .A1(n20298), 
    .D0(n20373), .C0(n13124), .B0(n878_adj_278), .A0(n28239), .F0(n896), 
    .F1(n28239));
  SLICE_805 SLICE_805( .D1(cnt_10), .C1(n13489), .B1(cnt_9), .A1(cnt_11), 
    .D0(cnt_13), .C0(n6_adj_672), .B0(cnt_15), .A0(cnt_16), .F0(n13489), 
    .F1(n28575));
  SLICE_806 SLICE_806( .D1(n368), .C1(n242), .B1(n372), .A1(n373), 
    .D0(tens_3_N_294_2), .C0(tens_3_N_294_8), .B0(n9), .F0(n242), 
    .F1(n7_adj_674));
  SLICE_807 SLICE_807( .C1(n28392), .B1(n478), .A1(n477), .D0(n1179), 
    .C0(n28390), .B0(n28391), .A0(n4500), .F0(n542_adj_582), .F1(n28390));
  SLICE_808 SLICE_808( .D1(n20298), .C1(n13127), .D0(n282), .C0(n28241), 
    .B0(n821_adj_264), .A0(n281), .F0(n4_adj_627), .F1(n28241));
  SLICE_809 SLICE_809( .D1(GET_TMP_CNT_2), .C1(GET_TMP_CNT_3), 
    .B1(GET_TMP_CNT_0), .A1(GET_TMP_CNT_1), .D0(STATE_1), .C0(n13490), 
    .B0(n28585), .A0(STATE_0), .F0(n10_adj_269), .F1(n28585));
  SLICE_810 SLICE_810( .D1(cnt_8), .C1(n14), .B1(cnt_10), .A1(cnt_7), 
    .D0(n10_adj_594), .C0(n13489), .B0(cnt_9), .A0(cnt_11), .F0(n13490), 
    .F1(n10_adj_594));
  SLICE_811 SLICE_811( .D1(n7_adj_87), .C1(n1179), .A1(n1520), .D0(n28393), 
    .C0(n28392), .B0(n28414), .A0(n28394), .F0(n28386), .F1(n28414));
  SLICE_812 SLICE_812( .D1(n13082), .C1(n542), .B1(n28478), .A1(n505), 
    .D0(n554), .C0(n557), .B0(n559), .A0(n556), .F0(n10_adj_683), .F1(n559));
  SLICE_813 SLICE_813( .D1(n32_adj_446), .C1(n28403), .B1(n28402), 
    .A1(n32_adj_113), .D0(n28389), .C0(n28392), .B0(n28394), .A0(n478), 
    .F0(n28383), .F1(n478));
  SLICE_814 SLICE_814( .D1(STATE_3), .C1(n28565), .B1(STATE_2), .A1(n3532), 
    .D0(GET_TMP_CNT_0), .C0(GET_TMP_CNT_3), .B0(GET_TMP_CNT_2), 
    .A0(GET_TMP_CNT_1), .F0(n3532), .F1(n13768));
  SLICE_815 SLICE_815( .D1(n358_adj_352), .C1(n13116), .B1(n28167), 
    .A1(n335_adj_348), .D0(n28177), .C0(n28173), .B0(n302_adj_344), 
    .A0(n28179), .F0(n335_adj_348), .F1(n368_adj_359));
  SLICE_816 SLICE_816( .D1(n8_adj_329), .C1(tens_3_N_323_3), 
    .B1(tens_3_N_323_9), .D0(n28174), .C0(n13117), .B0(n28190), 
    .A0(n241_adj_338), .F0(n28168), .F1(n241_adj_338));
  SLICE_817 SLICE_817( .D1(n304_adj_345), .C1(n28190), .B1(n28178), 
    .A1(n13117), .D0(n28169), .C0(n13116), .B0(n28167), .A0(n362_adj_356), 
    .F0(n372_adj_362), .F1(n28169));
  SLICE_818 SLICE_818( .D1(n28281), .C1(n276), .B1(n28282), .A1(n275), 
    .D0(n4_adj_186), .C0(n1248), .B0(n1564), .F0(n275), .F1(n28273));
  SLICE_819 SLICE_819( .D1(n5_adj_468), .C1(n190), .B1(n1118), 
    .A1(n32_adj_612), .D0(n18_adj_93), .C0(n1179), .A0(n1531), .F0(n190), 
    .F1(n20729));
  SLICE_820 SLICE_820( .D1(n28574), .C1(STATE_3), .B1(n28611), .A1(STATE_0), 
    .D0(n111), .C0(WRITE_LOW_CNT_1), .B0(n28563), .F0(clk_c_enable_50), 
    .F1(n28563));
  SLICE_821 SLICE_821( .D1(n120_adj_334), .C1(n3_adj_324), .B1(tens_3_N_323_9), 
    .A1(n2_adj_323), .D0(n28187), .C0(n235_adj_336), .B0(n238_adj_337), 
    .A0(n28188), .F0(n28182), .F1(n235_adj_336));
  SLICE_822 SLICE_822( .C1(n278_adj_342), .B1(n28191), .A1(n28190), 
    .D0(n28179), .C0(n302_adj_344), .B0(n28176), .A0(n304_adj_345), 
    .F0(n28170), .F1(n28176));
  SLICE_823 SLICE_823( .D1(n20643), .C1(n762_adj_247), .B1(n28248), 
    .A1(n28251), .D0(n20298), .C0(n819_adj_262), .B0(n13127), 
    .A0(n780_adj_255), .F0(n837), .F1(n780_adj_255));
  SLICE_824 SLICE_824( .D1(ones_3_N_314_8), .B1(ones_3_N_314_6), .A1(n28217), 
    .D0(n1248), .C0(n4695), .B0(n20298), .A0(n13127), .F0(n28217), .F1(n172));
  SLICE_825 SLICE_825( .D1(STATE_3), .C1(n27962), .D0(WRITE_HIGH_CNT_1), 
    .C0(WRITE_HIGH_CNT_0), .B0(STATE_1), .A0(STATE_0), .F0(n27962), 
    .F1(n27963));
  SLICE_826 SLICE_826( .D1(n32_adj_446), .C1(n28403), .B1(n32_adj_113), 
    .A1(n28402), .C0(n478), .B0(n477), .A0(n28392), .F0(n19751), .F1(n477));
  SLICE_827 SLICE_827( .D1(n28404), .C1(n28406), .B1(n28413), 
    .A1(n363_adj_106), .D0(n28398), .C0(n28397), .B0(n477), .A0(n26981), 
    .F0(n4_adj_221), .F1(n26981));
  SLICE_828 SLICE_828( .D1(n28260), .C1(n699_adj_230), .B1(n28261), 
    .A1(n20635), .D0(n28248), .C0(n756_adj_241), .B0(n20643), .A0(n28252), 
    .F0(n774_adj_249), .F1(n28252));
  SLICE_829 SLICE_829( .D1(n28217), .C1(ones_3_N_314_8), .B1(ones_3_N_314_6), 
    .D0(n28248), .C0(n4694), .B0(n1248), .A0(n20643), .F0(ones_3_N_314_8), 
    .F1(n28214));
  SLICE_830 SLICE_830( .D1(n702_adj_233), .C1(n28255), .A1(n663), .D0(n20643), 
    .C0(n28248), .B0(n759_adj_244), .A0(n720_adj_238), .F0(n777_adj_252), 
    .F1(n720_adj_238));
  SLICE_831 SLICE_831( .D1(n28255), .C1(n28259), .B1(n704_adj_235), 
    .D0(n28248), .C0(n20643), .B0(n722_adj_240), .A0(n761_adj_246), 
    .F0(n779_adj_254), .F1(n722_adj_240));
  SLICE_832 SLICE_832( .D1(n9_adj_191), .B1(n1248), .A1(n1569), 
    .D0(n763_adj_248), .C0(n28248), .B0(n20643), .A0(n280), .F0(n28243), 
    .F1(n280));
  SLICE_833 SLICE_833( .D1(n28255), .C1(n662_adj_228), .B1(n701_adj_232), 
    .D0(n28248), .C0(n28253), .B0(n20643), .A0(n758_adj_243), 
    .F0(n776_adj_251), .F1(n28253));
  SLICE_834 SLICE_834( .D1(n28614), .C1(n28574), .B1(n26870), .A1(STATE_0), 
    .C0(STATE_2), .A0(WRITE_HIGH_CNT_1), .F0(n26870), .F1(n24719));
  SLICE_835 SLICE_835( .D1(n20635), .C1(n700_adj_231), .B1(n28260), 
    .A1(n28261), .D0(n20643), .C0(n28253), .B0(n28252), .A0(n718_adj_237), 
    .F0(n28245), .F1(n718_adj_237));
  SLICE_836 SLICE_836( .C1(WRITE_LOW_CNT_0), .A1(WRITE_LOW_CNT_1), 
    .D0(STATE_3), .C0(n28583), .B0(STATE_1), .A0(STATE_0), .F0(n27964), 
    .F1(n28583));
  SLICE_837 SLICE_837( .D1(n20515), .C1(cnt_8), .B1(cnt_4), .A1(n26906), 
    .C0(cnt_1), .B0(cnt_3), .A0(cnt_2), .F0(n26906), .F1(n20695));
  SLICE_838 SLICE_838( .C1(n13489), .B1(cnt_10), .A1(cnt_11), .D0(n20785), 
    .C0(n28579), .B0(cnt_8), .A0(cnt_9), .F0(n20809), .F1(n28579));
  SLICE_839 SLICE_839( .D1(cnt_6), .C1(cnt_7), .B1(cnt_5), .D0(n26906), 
    .C0(n20515), .A0(cnt_4), .F0(n20785), .F1(n20515));
  SLICE_840 SLICE_840( .D1(cnt_4), .C1(cnt_8), .B1(n20515), .C0(n28588), 
    .B0(cnt_2), .A0(cnt_3), .F0(n20703), .F1(n28588));
  SLICE_841 SLICE_841( .D1(tmp_bit), .C1(n6_adj_23), .B1(n28594), 
    .A1(temp1_8_N_270_3), .C0(GET_TMP_CNT_2), .A0(GET_TMP_CNT_3), 
    .F0(n6_adj_23), .F1(n822));
  SLICE_842 SLICE_842( .D1(GET_TMP_CNT_0), .B1(GET_TMP_CNT_1), .D0(tmp_bit), 
    .C0(temp1_8_N_270_5), .B0(n6_adj_23), .A0(n5_adj_25), .F0(n820), 
    .F1(n5_adj_25));
  SLICE_843 SLICE_843( .C1(GET_TMP_CNT_0), .A1(GET_TMP_CNT_1), .D0(tmp_bit), 
    .C0(n28607), .B0(n6_adj_23), .A0(temp1_8_N_270_4), .F0(n821), .F1(n28607));
  SLICE_844 SLICE_844( .D1(n28407), .C1(n28405), .A1(n363_adj_106), 
    .D0(n28396), .C0(n32_adj_446), .B0(n28398), .A0(n26981), .F0(n28392), 
    .F1(n28396));
  SLICE_845 SLICE_845( .C1(n8_adj_190), .B1(n1568), .A1(n1248), .D0(n28255), 
    .C0(n279), .B0(n705_adj_236), .F0(n28251), .F1(n279));
  SLICE_846 SLICE_846( .D1(n20635), .C1(n28261), .B1(n642), .A1(n28263), 
    .D0(n280), .C0(n28255), .B0(n705_adj_236), .A0(n279), .F0(n4_adj_114), 
    .F1(n28255));
  SLICE_847 SLICE_847( .B1(GET_TMP_CNT_1), .A1(GET_TMP_CNT_0), .D0(tmp_bit), 
    .C0(n6_adj_19), .B0(temp1_8_N_270_2), .A0(n28606), .F0(n823), .F1(n28606));
  SLICE_848 SLICE_848( .D1(tmp_bit), .C1(n6_adj_19), .B1(n28594), 
    .A1(temp2_8_N_286_3), .C0(GET_TMP_CNT_3), .B0(GET_TMP_CNT_2), 
    .F0(n6_adj_19), .F1(n826));
  SLICE_849 SLICE_849( .C1(n501_adj_584), .A1(n502), .D0(n4497), .C0(n28333), 
    .B0(n28_adj_571), .A0(n1179), .F0(n502), .F1(n12461));
  SLICE_850 SLICE_850( .D1(n6_adj_86), .C1(n1179), .A1(n1519), .D0(n28403), 
    .C0(n32_adj_446), .B0(n367_adj_107), .A0(n28402), .F0(n481), 
    .F1(n367_adj_107));
  SLICE_851 SLICE_851( .D1(n28407), .C1(n28406), .B1(n28413), 
    .A1(n363_adj_106), .D0(n32_adj_446), .C0(n28403), .B0(n28402), 
    .A0(n367_adj_107), .F0(n28393), .F1(n28402));
  SLICE_852 SLICE_852( .C1(GET_TMP_CNT_3), .B1(GET_TMP_CNT_2), .D0(tmp_bit), 
    .C0(temp2_8_N_286_1), .B0(n28605), .A0(n5_adj_25), .F0(n828), .F1(n28605));
  SLICE_853 SLICE_853( .D1(n28561), .C1(n13467), .B1(cnt_1), .A1(cnt_6), 
    .D0(n27429), .C0(n26918), .B0(n28546), .A0(n26924), .F0(clk_c_enable_43), 
    .F1(n28546));
  SLICE_854 SLICE_854( .D1(n6_adj_622), .C1(n26918), .B1(rst_c), .A1(n26924), 
    .D0(STATE_2), .C0(STATE_3), .F0(n26924), .F1(clk_temp_enable_1));
  SLICE_855 SLICE_855( .D1(n6_adj_377), .C1(zpone_3_N_340_7), 
    .A1(zpone_3_N_340_3), .D0(n206), .C0(n28257), .B0(n203), .A0(n28264), 
    .F0(n10_adj_603), .F1(n28264));
  SLICE_856 SLICE_856( .D1(clk_temp), .C1(n28584), .B1(STATE_3), .A1(rst_c), 
    .D0(n28570), .C0(STATE_2), .B0(STATE_1), .A0(STATE_0), 
    .F0(clk_c_enable_49), .F1(n28570));
  SLICE_857 SLICE_857( .D1(rst_c), .C1(n28584), .B1(clk_temp), .A1(n73), 
    .C0(clk_c_enable_53), .B0(n27498), .F0(n13772), .F1(n27498));
  SLICE_858 SLICE_858( .D1(n2_adj_373), .C1(zpone_3_N_340_7), .B1(n106), 
    .A1(n3_adj_374), .D0(n28258), .C0(n204), .B0(n203), .A0(n206), .F0(n231), 
    .F1(n203));
  SLICE_859 SLICE_859( .D1(n1567), .C1(n1248), .B1(n7_adj_189), 
    .D0(n647_adj_227), .C0(n28263), .B0(n279), .A0(n278_adj_213), 
    .F0(n4_adj_629), .F1(n278_adj_213));
  SLICE_860 SLICE_860( .D1(zpzone_3_N_253_1), .C1(n28336), .B1(n28278), 
    .A1(mode), .C0(n28270), .B0(n28271), .A0(cycledata_15_N_78_0), .F0(n28035), 
    .F1(n28271));
  SLICE_861 SLICE_861( .D1(n28280), .C1(n28279), .B1(n275), .A1(n28282), 
    .D0(n28265), .C0(n28269), .B0(n647_adj_227), .A0(n278_adj_213), 
    .F0(n28259), .F1(n28269));
  SLICE_862 SLICE_862( .D1(n28282), .C1(n28279), .B1(n28280), .A1(n275), 
    .D0(n28265), .C0(n604), .B0(n643), .A0(n28269), .F0(n28261), .F1(n604));
  SLICE_863 SLICE_863( .D1(n4_adj_629), .C1(n664_adj_229), .B1(n662_adj_228), 
    .A1(n663), .D0(n28265), .C0(n645_adj_225), .B0(n28269), .A0(n606), 
    .F0(n663), .F1(n20635));
  SLICE_864 SLICE_864( .D1(n28255), .C1(n703_adj_234), .A1(n664_adj_229), 
    .D0(n28265), .C0(n646_adj_226), .B0(n28266), .A0(n28269), 
    .F0(n664_adj_229), .F1(n721_adj_239));
  SLICE_865 SLICE_865( .D1(n28190), .C1(n13117), .B1(n28178), 
    .A1(n304_adj_345), .D0(tens_3_N_323_4), .C0(n7_adj_328), 
    .B0(tens_3_N_323_9), .F0(n28190), .F1(n28175));
  SLICE_866 SLICE_866( .D1(n28332), .C1(n503_adj_583), .B1(n28334), 
    .A1(n28335), .D0(n27800), .B0(n1179), .A0(n28401), .F0(n503_adj_583), 
    .F1(n6_adj_144));
  SLICE_867 SLICE_867( .D1(mode), .C1(n27053), .B1(zpzone_3_N_253_3), 
    .D0(n28270), .C0(cycledata_15_N_78_0), .B0(n28272), .A0(n28271), 
    .F0(n28040), .F1(n28272));
  SLICE_868 SLICE_868( .D1(n6_adj_188), .B1(n1566), .A1(n1248), .D0(n28268), 
    .C0(n28281), .B0(n606), .A0(n278_adj_213), .F0(n20627), .F1(n28281));
  SLICE_869 SLICE_869( .D1(n27356), .C1(n28415), .B1(n945_adj_392), 
    .A1(temp2_0), .C0(n896_adj_469), .B0(n928_adj_406), .A0(n28418), 
    .F0(n945_adj_392), .F1(n1511));
  SLICE_870 SLICE_870( .D1(n2_adj_184), .C1(n1248), .D0(n28265), .C0(n28280), 
    .B0(n642), .A0(n28277), .F0(n28260), .F1(n28280));
  SLICE_871 SLICE_871( .D1(n302_adj_440), .C1(n28541), .B1(temp2_8_N_286_3), 
    .A1(TMP_0), .D0(mode), .C0(zpzone_3_N_253_2), .A0(zpzone_3_N_254_2), 
    .F0(n28270), .F1(zpzone_3_N_253_2));
  SLICE_872 SLICE_872( .D1(n896_adj_469), .C1(n929_adj_407), .B1(TMP_0), 
    .A1(temp2_8_N_286_3), .D0(n24), .C0(n880), .B0(n882), .A0(n20_adj_617), 
    .F0(n896_adj_469), .F1(n28415));
  SLICE_873 SLICE_873( .D1(n28419), .C1(n886), .B1(n864), .A1(n827_adj_29), 
    .D0(n22_adj_616), .C0(n16_adj_618), .B0(n889_adj_601), .A0(n887_adj_599), 
    .F0(n24), .F1(n16_adj_618));
  SLICE_874 SLICE_874( .D1(n28422), .C1(n873), .B1(n28420), .A1(n13065), 
    .D0(n884), .C0(n885), .B0(n890_adj_602), .A0(n20621), .F0(n20_adj_617), 
    .F1(n890_adj_602));
  SLICE_875 SLICE_875( .D1(n28598), .C1(n302_adj_440), .B1(n297_adj_97), 
    .A1(n28541), .D0(mode), .C0(n27053), .B0(ser_N_380_0), 
    .A0(zpzone_3_N_253_3), .F0(n27384), .F1(zpzone_3_N_253_3));
  SLICE_876 SLICE_876( .D1(n871), .C1(n28420), .B1(n834_adj_3), .A1(n13065), 
    .D0(n28416), .C0(n888_adj_600), .B0(n879), .A0(n878), .F0(n22_adj_616), 
    .F1(n888_adj_600));
  SLICE_877 SLICE_877( .D1(n176), .C1(n2_adj_82), .B1(n3_adj_83), .A1(n1179), 
    .D0(n28405), .C0(n363_adj_106), .B0(n28407), .F0(n19764), 
    .F1(n363_adj_106));
  SLICE_878 SLICE_878( .D1(n780), .C1(n13059), .B1(n817), .A1(n28426), 
    .D0(n830), .C0(n832_adj_2), .B0(n831), .A0(n834_adj_3), .F0(n15_adj_647), 
    .F1(n834_adj_3));
  SLICE_879 SLICE_879( .D1(n3_adj_185), .C1(n1563), .A1(n1248), .D0(n28279), 
    .C0(n28282), .B0(n28280), .A0(n275), .F0(n4654), .F1(n28282));
  SLICE_880 SLICE_880( .D1(n774), .C1(n13059), .B1(n811), .A1(n28425), 
    .D0(n826_adj_27), .C0(n828_adj_28), .B0(n827_adj_29), .A0(n10_adj_650), 
    .F0(n16_adj_646), .F1(n828_adj_28));
  SLICE_881 SLICE_881( .D1(n28278), .C1(n28339), .B1(n1179), .A1(n4510), 
    .D0(n28098), .C0(n13552), .B0(n6_adj_224), .A0(n192), .F0(n28278), 
    .F1(n28275));
  SLICE_882 SLICE_882( .D1(n28283), .C1(n169), .A1(n28284), .D0(n13552), 
    .C0(n192), .B0(n6_adj_224), .A0(n28098), .F0(n27053), .F1(n28098));
  SLICE_883 SLICE_883( .D1(n762), .C1(n28431), .B1(n725), .A1(n13058), 
    .D0(n775), .C0(n779), .B0(n774), .A0(n778), .F0(n15_adj_380), .F1(n779));
  SLICE_884 SLICE_884( .D1(n760), .C1(n723), .B1(n28430), .A1(n13058), 
    .D0(n773), .C0(n777), .A0(n772), .F0(n14_adj_389), .F1(n777));
  SLICE_885 SLICE_885( .D1(n13092), .C1(n701), .B1(n28437), .A1(n664), 
    .D0(n723), .C0(n719), .B0(n722), .A0(n718), .F0(n15_adj_669), .F1(n718));
  SLICE_886 SLICE_886( .D1(n13092), .C1(n28437), .B1(n667), .A1(n704), 
    .D0(n717), .C0(n716), .B0(n721), .F0(n14_adj_670), .F1(n721));
  SLICE_887 SLICE_887( .D1(n297), .C1(n28543), .B1(temp1_8_N_213_1), 
    .A1(n27819), .D0(ones_3_N_238_2), .C0(ones_3_N_237_2), 
    .B0(cycledata_46_N_70_1), .A0(mode), .F0(n28192), .F1(ones_3_N_237_2));
  SLICE_888 SLICE_888( .D1(n4496), .C1(n30_adj_570), .B1(n4495), .D0(n28333), 
    .B0(n28334), .A0(n4498), .F0(n27800), .F1(n28333));
  SLICE_889 SLICE_889( .D1(n645), .C1(n13091), .B1(n608), .A1(n28445), 
    .D0(n666), .C0(n667), .B0(n664), .A0(n662), .F0(n14_adj_16), .F1(n662));
  SLICE_890 SLICE_890( .D1(n13103), .C1(tens_3_N_230_0), .B1(n27238), 
    .A1(mode), .D0(cycledata_63_N_66_2), .C0(cycledata_63_N_66_3), 
    .B0(cycledata_63_N_66_1), .A0(n28163), .F0(cycledata_62), .F1(n28163));
  SLICE_891 SLICE_891( .D1(n28462), .C1(n13087), .B1(n597), .A1(n560), 
    .D0(n608), .C0(n614), .B0(n613), .A0(n609), .F0(n12_adj_615), .F1(n614));
  SLICE_892 SLICE_892( .D1(n812), .C1(n28425), .B1(n13059), .A1(n775), 
    .D0(n28417), .C0(n28419), .B0(n829_adj_1), .A0(n866), .F0(n27125), 
    .F1(n829_adj_1));
  SLICE_893 SLICE_893( .D1(n272_adj_441), .B1(ones_3_N_314_2), 
    .A1(n289_adj_434), .D0(n302_adj_432), .C0(n28194), .B0(n297_adj_433), 
    .A0(n28221), .F0(ones_3_N_238_3), .F1(n28194));
  SLICE_894 SLICE_894( .D1(n272_adj_441), .C1(n20501), .B1(n286_adj_437), 
    .A1(n265_adj_442), .D0(n28194), .C0(n28221), .B0(n297_adj_433), 
    .F0(n20501), .F1(n7_adj_643));
  SLICE_895 SLICE_895( .D1(n810), .C1(n13059), .B1(n28425), .A1(n773), 
    .D0(n13065), .C0(n827_adj_29), .B0(n28420), .A0(n864), .F0(n28417), 
    .F1(n827_adj_29));
  SLICE_896 SLICE_896( .D1(n13059), .C1(n815), .B1(n28425), .A1(n778), 
    .D0(n13065), .C0(n28420), .B0(n832_adj_2), .A0(n869), .F0(n886), 
    .F1(n832_adj_2));
  SLICE_897 SLICE_897( .D1(n13059), .C1(n808), .B1(n28428), .A1(n28425), 
    .D0(n13065), .C0(n825_adj_7), .B0(n28420), .A0(n862), .F0(n879), 
    .F1(n825_adj_7));
  SLICE_898 SLICE_898( .D1(n28465), .C1(n13063), .B1(n241_adj_48), .A1(n28525), 
    .C0(zpone_3_N_304_8), .B0(n8_adj_37), .A0(zpone_3_N_304_3), 
    .F0(n241_adj_48), .F1(n28453));
  SLICE_899 SLICE_899( .D1(n813), .C1(n13059), .B1(n28425), .A1(n776), 
    .D0(n830), .C0(n13065), .B0(n867), .A0(n28420), .F0(n884), .F1(n830));
  SLICE_900 SLICE_900( .D1(n13059), .C1(n814), .B1(n777), .A1(n28425), 
    .D0(n13065), .C0(n868), .B0(n831), .A0(n28420), .F0(n885), .F1(n831));
  SLICE_901 SLICE_901( .D1(temp2_0), .A1(n3047), .D0(n13059), .C0(n28425), 
    .B0(n819_adj_6), .A0(n28567), .F0(n28422), .F1(n28567));
  SLICE_902 SLICE_902( .D1(n755), .C1(n718), .B1(n13058), .A1(n28430), 
    .D0(n28425), .C0(n13059), .B0(n809), .A0(n772), .F0(n826_adj_27), 
    .F1(n772));
  SLICE_903 SLICE_903( .D1(n211), .C1(n28209), .B1(n28220), .A1(n28210), 
    .D0(n28204), .C0(n235_adj_444), .B0(n28205), .A0(n28219), .F0(n28198), 
    .F1(n28205));
  SLICE_904 SLICE_904( .D1(n13092), .C1(n700), .B1(n28441), .A1(n28437), 
    .D0(n754), .C0(n28429), .B0(n717), .A0(n776), .F0(n13_adj_391), .F1(n717));
  SLICE_905 SLICE_905( .D1(n13092), .C1(n699), .B1(n662), .A1(n28437), 
    .D0(n753), .C0(n13058), .B0(n716), .A0(n28430), .F0(n770), .F1(n716));
  SLICE_906 SLICE_906( .D1(n28439), .C1(n13092), .B1(n670), .A1(n707), 
    .D0(n28430), .C0(n13058), .B0(n724), .A0(n761), .F0(n778), .F1(n724));
  SLICE_907 SLICE_907( .D1(n13092), .C1(n702), .B1(n665), .A1(n28437), 
    .D0(n13058), .C0(n756), .B0(n719), .A0(n28430), .F0(n773), .F1(n719));
  SLICE_908 SLICE_908( .D1(n4510), .C1(n28340), .B1(n13073), .A1(n1179), 
    .D0(n28292), .C0(n28278), .B0(n175_adj_424), .A0(n28336), 
    .F0(zpzone_3_N_254_2), .F1(n28336));
  SLICE_909 SLICE_909( .D1(n15_adj_429), .C1(n8_adj_660), .B1(n19_adj_431), 
    .A1(n7_adj_662), .D0(n378_adj_73), .C0(n13020), .B0(n28442), .F0(n28432), 
    .F1(n13020));
  SLICE_910 SLICE_910( .D1(n652), .C1(n13091), .B1(n28447), .A1(n615), 
    .D0(n706), .C0(n28437), .B0(n669), .A0(n13092), .F0(n723), .F1(n669));
  SLICE_911 SLICE_911( .D1(n8_adj_636), .C1(n15_adj_421), .B1(n19), 
    .A1(n7_adj_637), .D0(n378), .C0(n13103), .A0(n28449), .F0(n28436), 
    .F1(n13103));
  SLICE_912 SLICE_912( .D1(n6_adj_144), .C1(n502), .B1(n501_adj_584), 
    .A1(n500_adj_585), .D0(n558_adj_579), .C0(n557_adj_580), .B0(n556_adj_581), 
    .A0(n4_adj_638), .F0(n20409), .F1(n556_adj_581));
  SLICE_913 SLICE_913( .D1(n648), .C1(n13091), .B1(n28445), .A1(n611), 
    .D0(n609), .C0(n665), .B0(n646), .A0(n28443), .F0(n10_adj_17), .F1(n665));
  SLICE_914 SLICE_914( .C1(zpone_3_N_304_8), .B1(zpone_3_N_304_1), 
    .A1(n10_adj_39), .C0(n373_adj_72), .B0(n126_adj_43), .A0(n242_adj_49), 
    .F0(n28442), .F1(n126_adj_43));
  SLICE_915 SLICE_915( .D1(n9_adj_38), .C1(zpone_3_N_304_8), 
    .B1(zpone_3_N_304_2), .D0(n13020), .C0(n242_adj_49), .B0(n126_adj_43), 
    .A0(n373_adj_72), .F0(n28434), .F1(n242_adj_49));
  SLICE_916 SLICE_916( .D1(n211), .C1(n28210), .B1(n28208), .A1(n203_adj_445), 
    .D0(n232), .C0(n28207), .A0(n28205), .F0(n19767), .F1(n28207));
  SLICE_917 SLICE_917( .D1(n596), .C1(n13087), .B1(n28457), .A1(n559), 
    .D0(n28445), .C0(n650), .B0(n13091), .A0(n613), .F0(n667), .F1(n613));
  SLICE_918 SLICE_918( .D1(n13087), .C1(n28457), .B1(n556), .A1(n593), 
    .D0(n13091), .C0(n610), .B0(n647), .A0(n28445), .F0(n664), .F1(n610));
  SLICE_919 SLICE_919( .D1(n13044), .C1(n28468), .B1(n28455), .A1(n241_adj_48), 
    .D0(n370_adj_69), .C0(n336_adj_58), .B0(n28446), .A0(n359_adj_62), 
    .F0(n8_adj_658), .F1(n28446));
  SLICE_920 SLICE_920( .D1(n304_adj_55), .C1(n28465), .B1(n13063), .A1(n28470), 
    .D0(n13044), .C0(n337_adj_59), .B0(n360_adj_63), .A0(n28450), 
    .F0(n370_adj_69), .F1(n337_adj_59));
  SLICE_921 SLICE_921( .D1(n378_adj_73), .C1(n390_adj_74), .A1(n367_adj_67), 
    .D0(n13044), .C0(n28450), .B0(n334_adj_56), .A0(n357_adj_60), 
    .F0(n367_adj_67), .F1(n19_adj_431));
  SLICE_922 SLICE_922( .D1(n242_adj_49), .C1(n368_adj_68), .B1(n372_adj_71), 
    .A1(n373_adj_72), .D0(n241_adj_48), .C0(n28450), .B0(n363_adj_66), 
    .A0(n13044), .F0(n373_adj_72), .F1(n7_adj_659));
  SLICE_923 SLICE_923( .D1(n304_adj_55), .C1(n28476), .B1(n13063), .A1(n28525), 
    .D0(n28455), .C0(n13044), .B0(n28450), .A0(n362_adj_65), .F0(n372_adj_71), 
    .F1(n28455));
  SLICE_924 SLICE_924( .D1(n391_adj_75), .C1(n368_adj_68), .B1(n378_adj_73), 
    .D0(n358_adj_61), .C0(n28450), .B0(n13044), .A0(n335_adj_57), 
    .F0(n368_adj_68), .F1(n17_adj_430));
  SLICE_925 SLICE_925( .D1(tens_3_N_294_8), .C1(n10), .A1(tens_3_N_294_1), 
    .D0(n397), .C0(n126), .B0(n396), .F0(n28448), .F1(n126));
  SLICE_926 SLICE_926( .D1(n378), .C1(n28449), .A1(n28448), .D0(n242), 
    .C0(n126), .A0(n373), .F0(n28449), .F1(n27238));
  SLICE_927 SLICE_927( .D1(n28459), .C1(n13107), .B1(n363), .A1(n241), 
    .D0(n242), .C0(n373), .B0(n13103), .A0(n126), .F0(n28438), .F1(n373));
  SLICE_928 SLICE_928( .D1(n13063), .C1(n28525), .B1(n28476), .A1(n304_adj_55), 
    .D0(n13044), .C0(n361_adj_64), .B0(n28468), .A0(n28453), .F0(n371_adj_70), 
    .F1(n28468));
  SLICE_929 SLICE_929( .D1(n28484), .C1(n28467), .B1(n241), .A1(n13107), 
    .D0(n28458), .C0(n359), .B0(n336), .A0(n370), .F0(n8_adj_673), .F1(n28458));
  SLICE_930 SLICE_930( .D1(n979_adj_453), .B1(n950_adj_461), .A1(n942), 
    .D0(n998), .C0(n997_adj_448), .B0(n996), .A0(n28298), .F0(n28293), 
    .F1(n996));
  SLICE_931 SLICE_931( .D1(n541), .C1(n13082), .B1(n28474), .A1(n504), 
    .D0(n595), .C0(n558), .B0(n28457), .A0(n13087), .F0(n612), .F1(n558));
  SLICE_932 SLICE_932( .D1(n980_adj_452), .B1(n950_adj_461), .A1(n943_adj_464), 
    .D0(n998), .C0(n997_adj_448), .B0(n996), .A0(n28298), .F0(n20525), 
    .F1(n997_adj_448));
  SLICE_933 SLICE_933( .D1(n4509), .C1(n13097), .B1(n28343), .A1(n1179), 
    .C0(n28337), .B0(n1004_adj_447), .A0(n28299), .F0(zpzone_3_N_333_3), 
    .F1(n28337));
  SLICE_934 SLICE_934( .D1(n540), .C1(n13082), .B1(n28474), .A1(n503), 
    .D0(n28457), .C0(n594), .B0(n13087), .A0(n557), .F0(n611), .F1(n557));
  SLICE_935 SLICE_935( .D1(n950_adj_461), .C1(n982_adj_450), .B1(n945_adj_462), 
    .D0(n28337), .C0(n1004_adj_447), .B0(n28299), .A0(n998), 
    .F0(zpzone_3_N_333_4), .F1(n28299));
  SLICE_936 SLICE_936( .D1(n28492), .C1(n28487), .B1(n269_adj_51), 
    .A1(n278_adj_52), .D0(n28460), .C0(n302_adj_54), .B0(n28471), 
    .A0(n301_adj_53), .F0(n334_adj_56), .F1(n302_adj_54));
  SLICE_937 SLICE_937( .D1(n367), .C1(n378), .B1(n390), .D0(n334), .C0(n357), 
    .B0(n28459), .A0(n13107), .F0(n367), .F1(n19));
  SLICE_938 SLICE_938( .D1(n13108), .C1(n879_adj_482), .B1(n20571), 
    .A1(n916_adj_470), .D0(n884_adj_477), .C0(n933_adj_180), .B0(n921_adj_204), 
    .A0(n28302), .F0(n26955), .F1(n933_adj_180));
  SLICE_939 SLICE_939( .D1(n28480), .C1(n304), .B1(n13110), .A1(n28485), 
    .D0(n360), .C0(n13107), .B0(n337), .A0(n28459), .F0(n370), .F1(n337));
  SLICE_940 SLICE_940( .D1(n13110), .C1(n28488), .B1(n304), .A1(n28533), 
    .D0(n13107), .C0(n28467), .B0(n28459), .A0(n362), .F0(n372), .F1(n28467));
  SLICE_941 SLICE_941( .D1(n20070), .C1(n827_adj_501), .B1(n864_adj_490), 
    .A1(n13106), .D0(n937_adj_183), .C0(n28302), .B0(n881_adj_480), 
    .A0(n918_adj_201), .F0(n12_adj_656), .F1(n881_adj_480));
  SLICE_942 SLICE_942( .C1(n368), .B1(n378), .A1(n391), .D0(n13107), .C0(n358), 
    .B0(n28459), .A0(n335), .F0(n368), .F1(n17_adj_422));
  SLICE_943 SLICE_943( .D1(n28488), .C1(n304), .B1(n13110), .A1(n28533), 
    .D0(n361), .C0(n13107), .B0(n28484), .A0(n28463), .F0(n371), .F1(n28484));
  SLICE_944 SLICE_944( .D1(n939_adj_467), .C1(n934_adj_181), .B1(n28300), 
    .A1(n936_adj_182), .D0(n20571), .C0(n13108), .B0(n884_adj_477), 
    .A0(n921_adj_204), .F0(n28300), .F1(n17_adj_654));
  SLICE_945 SLICE_945( .D1(n304_adj_55), .C1(n28525), .B1(n28526), 
    .A1(n278_adj_52), .D0(n302_adj_54), .C0(n28464), .B0(n28471), .A0(n28477), 
    .F0(n335_adj_57), .F1(n28464));
  SLICE_946 SLICE_946( .D1(n20070), .C1(n13106), .B1(n871_adj_484), 
    .A1(n28306), .D0(n20571), .C0(n13108), .B0(n888_adj_474), 
    .A0(n925_adj_177), .F0(n942), .F1(n888_adj_474));
  SLICE_947 SLICE_947( .D1(n13106), .C1(n20070), .B1(n866_adj_489), 
    .A1(n829_adj_499), .D0(n20571), .C0(n13108), .B0(n883_adj_478), 
    .A0(n920_adj_203), .F0(n937_adj_183), .F1(n883_adj_478));
  SLICE_948 SLICE_948( .D1(n28214), .C1(n172), .B1(n28215), 
    .A1(ones_3_N_314_5), .D0(n28210), .C0(n203_adj_445), .B0(n211), 
    .A0(n28208), .F0(n4_adj_418), .F1(n203_adj_445));
  SLICE_949 SLICE_949( .D1(n872_adj_483), .C1(n13106), .B1(n835_adj_494), 
    .A1(n20070), .D0(n13108), .C0(n20571), .B0(n926_adj_178), .A0(n28304), 
    .F0(n943_adj_464), .F1(n28304));
  SLICE_950 SLICE_950( .D1(n20070), .C1(n13106), .B1(n833_adj_495), 
    .A1(n870_adj_485), .D0(n13108), .C0(n887), .B0(n20571), .A0(n924_adj_176), 
    .F0(n941_adj_465), .F1(n887));
  SLICE_951 SLICE_951( .D1(n20070), .C1(n13106), .B1(n826_adj_502), 
    .A1(n863_adj_491), .D0(n13108), .C0(n20571), .B0(n917_adj_200), 
    .A0(n880_adj_481), .F0(n934_adj_181), .F1(n880_adj_481));
  SLICE_952 SLICE_952( .D1(n28525), .C1(n278_adj_52), .A1(n28526), 
    .D0(n302_adj_54), .C0(n28477), .B0(n304_adj_55), .A0(n28470), .F0(n28456), 
    .F1(n28470));
  SLICE_953 SLICE_953( .D1(n20070), .C1(n13106), .D0(n879_adj_482), 
    .C0(n28305), .B0(n824_adj_504), .A0(n861_adj_493), .F0(n10_adj_332), 
    .F1(n28305));
  SLICE_954 SLICE_954( .D1(n1179), .C1(n13056), .B1(n4506), .A1(n28359), 
    .D0(n28305), .C0(n835_adj_494), .B0(n872_adj_483), .A0(n890_adj_473), 
    .F0(n4_adj_5), .F1(n835_adj_494));
  SLICE_955 SLICE_955( .D1(n10_adj_667), .C1(n15_adj_597), .B1(n9_adj_668), 
    .A1(n27780), .C0(tens_3_N_230_0), .A0(n378_adj_363), .F0(n28162), 
    .F1(tens_3_N_230_0));
  SLICE_956 SLICE_956( .C1(rst_c), .B1(n28584), .A1(clk_temp), .D0(n27964), 
    .C0(n28574), .B0(STATE_2), .A0(n27963), .F0(clk_c_enable_53), .F1(n28574));
  SLICE_957 SLICE_957( .D1(n20164), .C1(n811_adj_510), .B1(n28308), 
    .A1(n774_adj_520), .D0(n20070), .C0(n13106), .B0(n828_adj_500), 
    .A0(n865_adj_207), .F0(n882_adj_479), .F1(n828_adj_500));
  SLICE_958 SLICE_958( .D1(n28505), .C1(n238_adj_47), .B1(n236_adj_46), 
    .A1(n235_adj_45), .C0(n5_adj_34), .B0(zpone_3_N_304_8), 
    .A0(zpone_3_N_304_6), .F0(n238_adj_47), .F1(n28492));
  SLICE_959 SLICE_959( .D1(n28584), .C1(n28593), .B1(rst_c), .A1(clk_temp), 
    .B0(STATE_1), .A0(STATE_0), .F0(n28593), .F1(n28565));
  SLICE_960 SLICE_960( .D1(n28495), .C1(n28500), .B1(n269), .A1(n278), 
    .D0(n28486), .C0(n28473), .B0(n302), .A0(n301), .F0(n334), .F1(n302));
  SLICE_961 SLICE_961( .D1(n20164), .C1(n770_adj_523), .B1(n10_adj_333), 
    .A1(n772_adj_522), .D0(n28307), .C0(n817_adj_505), .B0(n780_adj_515), 
    .A0(n835_adj_494), .F0(n4_adj_649), .F1(n28307));
  SLICE_962 SLICE_962( .D1(n278_adj_52), .C1(zpone_3_N_304_8), .B1(n6_adj_35), 
    .A1(zpone_3_N_304_5), .D0(n304_adj_55), .C0(n28476), .B0(n28477), 
    .A0(n28525), .F0(n28460), .F1(n28476));
  SLICE_963 SLICE_963( .D1(n20275), .C1(n722_adj_220), .B1(n13101), 
    .A1(n759_adj_527), .D0(n20164), .C0(n28308), .B0(n813_adj_508), 
    .A0(n776_adj_518), .F0(n830_adj_498), .F1(n776_adj_518));
  SLICE_964 SLICE_964( .D1(n20275), .C1(n28311), .B1(n756_adj_530), 
    .A1(n13101), .D0(n20164), .C0(n28308), .B0(n773_adj_521), 
    .A0(n810_adj_511), .F0(n827_adj_501), .F1(n773_adj_521));
  SLICE_965 SLICE_965( .D1(n13101), .C1(n758_adj_528), .B1(n20275), 
    .A1(n721_adj_536), .D0(n20164), .C0(n775_adj_519), .B0(n812_adj_509), 
    .A0(n28308), .F0(n829_adj_499), .F1(n775_adj_519));
  SLICE_966 SLICE_966( .D1(n20275), .C1(n725_adj_534), .B1(n13101), 
    .A1(n762_adj_524), .D0(n20164), .C0(n28309), .B0(n816_adj_506), 
    .A0(n28308), .F0(n833_adj_495), .F1(n28309));
  SLICE_967 SLICE_967( .D1(n13101), .C1(n28312), .B1(n20275), 
    .A1(n761_adj_525), .D0(n20164), .C0(n778_adj_516), .B0(n815_adj_208), 
    .A0(n28308), .F0(n832_adj_496), .F1(n778_adj_516));
  SLICE_968 SLICE_968( .D1(n13081), .C1(n484), .B1(n28499), .A1(n447), 
    .D0(n13082), .C0(n538), .B0(n501), .A0(n28474), .F0(n555), .F1(n501));
  SLICE_969 SLICE_969( .D1(n28499), .C1(n13081), .B1(n485), .A1(n448), 
    .D0(n28474), .C0(n539), .B0(n28482), .A0(n13082), .F0(n556), .F1(n28482));
  SLICE_970 SLICE_970( .D1(n20275), .C1(n13101), .B1(n754_adj_532), 
    .A1(n717_adj_539), .D0(n20164), .C0(n771), .B0(n28308), .A0(n808_adj_513), 
    .F0(n825_adj_503), .F1(n771));
  SLICE_971 SLICE_971( .D1(n28535), .C1(n304), .B1(n28533), .A1(n278), 
    .D0(n28486), .C0(n28479), .B0(n302), .A0(n28489), .F0(n335), .F1(n28479));
  SLICE_972 SLICE_972( .D1(tens_3_N_294_3), .C1(tens_3_N_294_8), .B1(n8), 
    .D0(n28533), .C0(n13110), .B0(n241), .A0(n28480), .F0(n28463), .F1(n241));
  SLICE_973 SLICE_973( .D1(n13100), .C1(n699_adj_549), .B1(n20383), 
    .A1(n662_adj_556), .D0(n20275), .C0(n716_adj_540), .B0(n753_adj_533), 
    .A0(n13101), .F0(n770_adj_523), .F1(n716_adj_540));
  SLICE_974 SLICE_974( .D1(n238_adj_47), .C1(n28526), .B1(n28501), 
    .A1(n235_adj_45), .D0(n301_adj_53), .C0(n278_adj_52), .B0(n28487), 
    .A0(n28492), .F0(n4_adj_300), .F1(n28487));
  SLICE_975 SLICE_975( .D1(n28535), .C1(n278), .A1(n28533), .D0(n304), 
    .C0(n28489), .B0(n28485), .A0(n302), .F0(n28469), .F1(n28485));
  SLICE_976 SLICE_976( .D1(n20389), .C1(n648_adj_562), .B1(n28316), 
    .A1(n611_adj_568), .D0(n717_adj_539), .C0(n665_adj_553), .B0(n702_adj_546), 
    .A0(n28313), .F0(n6_adj_116), .F1(n665_adj_553));
  SLICE_977 SLICE_977( .D1(n28512), .C1(n28513), .B1(n28521), .A1(n28523), 
    .D0(n503), .C0(n448), .B0(n28490), .A0(n485), .F0(n6_adj_682), .F1(n448));
  SLICE_978 SLICE_978( .D1(n20389), .C1(n28316), .B1(n647_adj_563), 
    .A1(n28318), .D0(n20383), .C0(n701_adj_547), .B0(n664_adj_554), 
    .A0(n13100), .F0(n718_adj_538), .F1(n664_adj_554));
  SLICE_979 SLICE_979( .D1(n20389), .C1(n28316), .B1(n650_adj_559), 
    .A1(n613_adj_566), .D0(n20383), .C0(n667_adj_551), .B0(n13100), 
    .A0(n704_adj_544), .F0(n721_adj_536), .F1(n667_adj_551));
  SLICE_980 SLICE_980( .D1(n283), .C1(n27813), .B1(n28617), .A1(n272), 
    .D0(n284), .C0(n285), .B0(n287), .A0(n286), .F0(n27813), .F1(n27819));
  SLICE_981 SLICE_981( .D1(n652_adj_557), .C1(n396_adj_593), .B1(n28316), 
    .A1(n20389), .D0(n13100), .C0(n20383), .B0(n28314), .A0(n706_adj_542), 
    .F0(n723_adj_535), .F1(n28314));
  SLICE_982 SLICE_982( .D1(n28316), .C1(n20389), .B1(n28317), 
    .A1(n651_adj_558), .D0(n20383), .C0(n13100), .B0(n705_adj_543), 
    .A0(n668_adj_550), .F0(n722_adj_220), .F1(n668_adj_550));
  SLICE_983 SLICE_983( .D1(n278), .C1(tens_3_N_294_8), .B1(tens_3_N_294_5), 
    .A1(n6_adj_10), .D0(n304), .C0(n28488), .B0(n28533), .A0(n28489), 
    .F0(n28473), .F1(n28488));
  SLICE_984 SLICE_984( .D1(n6_adj_35), .B1(zpone_3_N_304_8), 
    .A1(zpone_3_N_304_5), .D0(n28492), .C0(n28526), .B0(n28491), 
    .A0(n278_adj_52), .F0(n28477), .F1(n28526));
  SLICE_985 SLICE_985( .D1(n591_adj_578), .C1(n20409), .B1(n28323), 
    .A1(n28324), .D0(n20389), .C0(n645_adj_565), .B0(n28316), .A0(n28319), 
    .F0(n662_adj_556), .F1(n28319));
  SLICE_986 SLICE_986( .D1(n238), .C1(n236), .B1(n235), .A1(n28519), 
    .D0(n28495), .C0(n278), .B0(n301), .A0(n28500), .F0(n4), .F1(n28500));
  SLICE_987 SLICE_987( .D1(n28513), .C1(n397_adj_209), .B1(n28523), 
    .A1(n28520), .D0(n13081), .C0(n28499), .B0(n449), .A0(n486), .F0(n503), 
    .F1(n449));
  SLICE_988 SLICE_988( .D1(n592_adj_577), .C1(n28323), .B1(n28324), 
    .A1(n20409), .D0(n28318), .C0(n20389), .B0(n609_adj_569), .A0(n28319), 
    .F0(n28315), .F1(n609_adj_569));
  SLICE_989 SLICE_989( .D1(zpone_3_N_304_8), .C1(n3_adj_32), .B1(n2_adj_31), 
    .A1(n120_adj_42), .D0(n28526), .C0(n28501), .B0(n235_adj_45), 
    .A0(n238_adj_47), .F0(n14_adj_425), .F1(n235_adj_45));
  SLICE_990 SLICE_990( .D1(n6_adj_144), .C1(n502), .B1(n501_adj_584), 
    .A1(n500_adj_585), .D0(n28320), .C0(n28322), .B0(n596_adj_573), 
    .A0(n28335), .F0(n613_adj_566), .F1(n28322));
  SLICE_991 SLICE_991( .D1(n28329), .C1(n500_adj_585), .B1(n28330), 
    .A1(n503_adj_583), .D0(n28320), .C0(n594_adj_575), .B0(n557_adj_580), 
    .F0(n611_adj_568), .F1(n557_adj_580));
  SLICE_992 SLICE_992( .D1(tens_3_N_294_5), .C1(n6_adj_10), 
    .B1(tens_3_N_294_8), .D0(n28498), .C0(n28535), .B0(n28500), .A0(n278), 
    .F0(n28489), .F1(n28535));
  SLICE_993 SLICE_993( .D1(n28329), .C1(n28331), .B1(n28335), 
    .A1(n500_adj_585), .D0(n595_adj_574), .C0(n28320), .A0(n558_adj_579), 
    .F0(n612_adj_567), .F1(n558_adj_579));
  SLICE_994 SLICE_994( .D1(n28517), .C1(n397_adj_209), .B1(n452), .A1(n28518), 
    .D0(n487), .C0(n13081), .B0(n28504), .A0(n28510), .F0(n504), .F1(n28504));
  SLICE_995 SLICE_995( .D1(n2_adj_31), .C1(n120_adj_42), .B1(zpone_3_N_304_8), 
    .A1(n3_adj_32), .D0(n236_adj_46), .C0(n235_adj_45), .B0(n28505), 
    .A0(n238_adj_47), .F0(n269_adj_51), .F1(n28505));
  SLICE_996 SLICE_996( .D1(temp1_8_N_270_3), .C1(temp1_8_N_213_1), 
    .B1(temp1_8_N_270_2), .A1(temp1_8_N_213_0), .D0(temp1_8_N_270_5), 
    .C0(n4_adj_676), .B0(temp1_8_N_270_6), .A0(temp1_8_N_270_4), 
    .F0(led_2__N_1), .F1(n4_adj_676));
  SLICE_997 SLICE_997( .D1(n28534), .C1(n28531), .B1(n342), .A1(n27013), 
    .D0(n28513), .C0(n28521), .B0(n28528), .A0(n28507), .F0(n447), .F1(n28521));
  SLICE_998 SLICE_998( .D1(tens_3_N_294_8), .C1(n5), .B1(tens_3_N_294_6), 
    .D0(n28535), .C0(n235), .B0(n238), .A0(n28514), .F0(n28495), .F1(n238));
  SLICE_999 SLICE_999( .D1(n3), .C1(n2), .B1(tens_3_N_294_8), .A1(n120), 
    .D0(n238), .C0(n235), .B0(n28535), .A0(n28514), .F0(n14_adj_417), 
    .F1(n235));
  SLICE_1000 SLICE_1000( .D1(n28531), .B1(n397_adj_209), .A1(n342), 
    .D0(n28521), .C0(n28512), .B0(n28528), .A0(n28523), .F0(n28497), 
    .F1(n28512));
  SLICE_1001 SLICE_1001( .B1(n28531), .A1(n342), .D0(n28523), 
    .C0(n397_adj_209), .B0(n28520), .A0(n28521), .F0(n28502), .F1(n28520));
  SLICE_1002 SLICE_1002( .D1(tens_3_N_294_8), .C1(n3), .B1(n120), .A1(n2), 
    .D0(n236), .C0(n238), .B0(n28519), .A0(n235), .F0(n269), .F1(n28519));
  SLICE_1003 SLICE_1003( .D1(n28531), .C1(n28527), .B1(n339), .A1(n338), 
    .D0(n28521), .C0(n392_adj_210), .A0(n28528), .F0(n28517), 
    .F1(n392_adj_210));
  SLICE_1004 SLICE_1004( .D1(n287_adj_288), .C1(n28539), .B1(n284_adj_290), 
    .A1(n285_adj_289), .D0(n28532), .C0(n27013), .B0(n339), .A0(n28531), 
    .F0(n4_adj_95), .F1(n339));
  SLICE_1005 SLICE_1005( .D1(n1179), .C1(n4496), .B1(n4495), .A1(n30_adj_570), 
    .D0(n500_adj_585), .C0(n502), .B0(n6_adj_144), .A0(n501_adj_584), 
    .F0(n28323), .F1(n500_adj_585));
  SLICE_1006 SLICE_1006( .D1(TMP_0), .C1(n302_adj_440), .A1(temp2_8_N_286_3), 
    .D0(n9_adj_143), .C0(n8_adj_319), .B0(n15_adj_142), .A0(n7_adj_321), 
    .F0(n302_adj_440), .F1(zpzone_3_N_253_1));
  SLICE_1007 SLICE_1007( .D1(n174), .C1(n173), .B1(n175), .D0(n28538), 
    .C0(n284_adj_290), .B0(n342), .A0(n287_adj_288), .F0(n28_adj_427), 
    .F1(n284_adj_290));
  SLICE_1008 SLICE_1008( .D1(n174), .C1(n173), .A1(n175), .D0(n287_adj_288), 
    .C0(n284_adj_290), .B0(n285_adj_289), .A0(n28539), .F0(n338), 
    .F1(n285_adj_289));
  SLICE_1009 SLICE_1009( .D1(n175), .C1(n173), .B1(n174), .D0(n287_adj_288), 
    .C0(n28539), .B0(n284_adj_290), .A0(n285_adj_289), .F0(n28536), 
    .F1(n28539));
  SLICE_1010 SLICE_1010( .D1(n28558), .C1(n28559), .B1(n28590), .A1(n28569), 
    .D0(n284_adj_103), .C0(n272_adj_105), .B0(n28549), .A0(n28548), 
    .F0(n15_adj_142), .F1(n28549));
  SLICE_1011 SLICE_1011( .D1(cnt_3), .C1(cnt_0), .B1(cnt_2), 
    .D0(READ_BIT_CNT_1), .C0(n13467), .B0(n28550), .A0(clk_c_enable_43), 
    .F0(clk_c_enable_33), .F1(n13467));
  SLICE_1012 SLICE_1012( .D1(n28579), .C1(cnt_8), .B1(cnt_9), .A1(cnt_7), 
    .C0(cnt_5), .B0(n26795), .A0(cnt_4), .F0(n28561), .F1(n26795));
  SLICE_1013 SLICE_1013( .C1(STATE_1), .A1(STATE_2), .D0(n28611), .C0(n28570), 
    .B0(WRITE_LOW_CNT_1), .A0(STATE_0), .F0(n24718), .F1(n28611));
  SLICE_1014 SLICE_1014( .D1(n13073), .C1(n1100), .B1(n1061), .A1(n28340), 
    .D0(n190), .C0(n1118), .A0(n5_adj_468), .F0(n28338), .F1(n1118));
  SLICE_1015 SLICE_1015( .D1(n28349), .C1(n974), .B1(n935), .A1(n13057), 
    .D0(n1031), .C0(n13097), .B0(n992), .A0(n28343), .F0(n1049), .F1(n992));
  SLICE_1016 SLICE_1016( .D1(n28349), .C1(n13057), .B1(n980), .A1(n941), 
    .D0(n28343), .C0(n13097), .B0(n1037), .A0(n28347), .F0(n1055), .F1(n28347));
  SLICE_1017 SLICE_1017( .D1(n13057), .C1(n28349), .B1(n975), .A1(n936), 
    .D0(n28343), .C0(n993), .B0(n13097), .A0(n1032), .F0(n1050), .F1(n993));
  SLICE_1018 SLICE_1018( .D1(temp1_8_N_270_4), .B1(temp1_8_N_270_6), 
    .A1(temp1_8_N_270_5), .D0(n28597), .C0(n28587), .A0(temp1_8_N_270_3), 
    .F0(n28566), .F1(n28587));
  SLICE_1019 SLICE_1019( .D1(temp1_8_N_270_4), .B1(temp1_8_N_270_6), 
    .A1(temp1_8_N_270_5), .C0(n28597), .B0(n28587), .A0(temp1_8_N_270_3), 
    .F0(n256), .F1(n28597));
  SLICE_1020 SLICE_1020( .D1(temp2_8_N_286_3), .C1(temp2_8_N_286_1), 
    .B1(TMP_0), .A1(temp2_0), .D0(n28559), .C0(n28558), .B0(n28590), 
    .A0(n28569), .F0(n265), .F1(n28559));
  SLICE_1021 SLICE_1021( .D1(temp2_8_N_286_3), .C1(temp2_0), 
    .B1(temp2_8_N_286_1), .A1(TMP_0), .D0(n28558), .C0(n28569), .B0(n28590), 
    .A0(n28559), .F0(n28547), .F1(n28569));
  SLICE_1022 SLICE_1022( .D1(n28354), .C1(n13079), .B1(n882_adj_172), 
    .A1(n921), .D0(n992), .C0(n28348), .B0(n939), .A0(n978), .F0(n18), 
    .F1(n939));
  SLICE_1023 SLICE_1023( .D1(n28354), .C1(n13079), .B1(n923), 
    .A1(n884_adj_173), .D0(n28348), .C0(n999), .B0(n941), .A0(n980), 
    .F0(n14_adj_44), .F1(n941));
  SLICE_1024 SLICE_1024( .C1(temp2_8_N_286_3), .A1(TMP_0), .D0(n28608), 
    .C0(n289_adj_98), .B0(n272_adj_105), .A0(temp2_8_N_286_1), .F0(n28541), 
    .F1(n28608));
  SLICE_1025 SLICE_1025( .D1(n13079), .C1(n920), .B1(n28354), .A1(n881), 
    .D0(n13057), .C0(n938), .B0(n28349), .A0(n977), .F0(n995), .F1(n938));
  SLICE_1026 SLICE_1026( .D1(n924), .C1(n13079), .B1(n28354), 
    .A1(n885_adj_174), .D0(n13057), .C0(n28349), .B0(n28352), .A0(n981), 
    .F0(n999), .F1(n28352));
  SLICE_1027 SLICE_1027( .D1(n919), .C1(n13079), .B1(n880_adj_171), 
    .A1(n28354), .D0(n13057), .C0(n937), .B0(n976), .A0(n28349), .F0(n994), 
    .F1(n937));
  SLICE_1028 SLICE_1028( .D1(n126_adj_43), .B1(n396_adj_80), .A1(n397_adj_81), 
    .D0(n28442), .C0(n37), .A0(n378_adj_73), .F0(n27221), .F1(n37));
  SLICE_1029 SLICE_1029( .D1(n28188), .C1(n28187), .B1(n235_adj_336), 
    .A1(n238_adj_337), .D0(n28188), .C0(n28187), .B0(n235_adj_336), 
    .A0(n238_adj_337), .F0(n268_adj_340), .F1(n28183));
  SLICE_1030 SLICE_1030( .D1(n27356), .C1(n28415), .B1(n945_adj_392), 
    .A1(temp2_0), .D0(n27356), .C0(n28415), .B0(n945_adj_392), .A0(temp2_0), 
    .F0(n950_adj_393), .F1(n1510));
  SLICE_1031 SLICE_1031( .D1(n945_adj_462), .C1(n28337), .B1(n950_adj_461), 
    .A1(n982_adj_450), .D0(n945_adj_462), .C0(n28337), .B0(n950_adj_461), 
    .A0(n982_adj_450), .F0(n28297), .F1(n28298));
  SLICE_1032 SLICE_1032( .D1(n28505), .C1(n238_adj_47), .B1(n236_adj_46), 
    .A1(n235_adj_45), .D0(n238_adj_47), .C0(n28505), .B0(n236_adj_46), 
    .A0(n235_adj_45), .F0(n268_adj_50), .F1(n28491));
  SLICE_1033 SLICE_1033( .D1(n28519), .C1(n238), .B1(n236), .A1(n235), 
    .D0(n28519), .C0(n238), .B0(n236), .A0(n235), .F0(n268), .F1(n28498));
  SLICE_1034 SLICE_1034( .D1(n28214), .C1(n172), .B1(n28215), 
    .A1(ones_3_N_314_5), .D0(n28214), .C0(n172), .B0(n28215), 
    .A0(ones_3_N_314_5), .F0(n28209), .F1(n202));
  SLICE_1035 SLICE_1035( .D1(n28333), .C1(n1179), .B1(n28397), .A1(n4499), 
    .D0(n28333), .C0(n1179), .B0(n28397), .A0(n4499), .F0(n13308), .F1(n28331));
  SLICE_1036 SLICE_1036( .D1(temp2_8_N_286_3), .C1(TMP_0), .B1(temp2_0), 
    .A1(temp2_8_N_286_1), .D0(temp2_8_N_286_3), .C0(TMP_0), .B0(temp2_0), 
    .A0(temp2_8_N_286_1), .F0(n28589), .F1(n20381));
  SLICE_1037 SLICE_1037( .D1(temp2_8_N_286_1), .C1(TMP_0), 
    .B1(temp2_8_N_286_3), .A1(temp2_0), .D0(temp2_8_N_286_1), .C0(TMP_0), 
    .B0(temp2_8_N_286_3), .A0(temp2_0), .F0(n28572), .F1(n28558));
  SLICE_1038 SLICE_1038( .D1(cnt_5), .C1(cnt_4), .B1(cnt_1), .A1(n26795), 
    .D0(cnt_5), .C0(cnt_4), .B0(cnt_1), .F0(n27205), .F1(n28555));
  SLICE_1039 SLICE_1039( .D1(n208), .C1(n260), .B1(n28244), .A1(n259), 
    .D0(n260), .C0(n265_adj_387), .B0(n28244), .A0(n208), .F0(n9_adj_605), 
    .F1(n27714));
  SLICE_1040 SLICE_1040( .D1(n998), .C1(n28299), .B1(n997_adj_448), 
    .A1(n28337), .D0(n998), .C0(n28299), .A0(n28337), .F0(n28295), .F1(n28294));
  SLICE_1041 SLICE_1041( .D1(n591_adj_578), .C1(n593_adj_576), 
    .B1(n556_adj_581), .A1(n28320), .D0(n593_adj_576), .B0(n556_adj_581), 
    .A0(n28320), .F0(n28318), .F1(n4_adj_320));
  SLICE_1042 SLICE_1042( .D1(zpone_3_N_304_4), .C1(zpone_3_N_304_8), 
    .A1(n7_adj_36), .D0(zpone_3_N_304_4), .C0(zpone_3_N_304_8), .A0(n7_adj_36), 
    .F0(n28525), .F1(n329));
  SLICE_1043 SLICE_1043( .D1(n502), .C1(n6_adj_144), .A1(n501_adj_584), 
    .D0(n502), .C0(n6_adj_144), .A0(n501_adj_584), .F0(n28325), .F1(n28329));
  SLICE_1044 SLICE_1044( .C1(n7), .B1(tens_3_N_294_4), .A1(tens_3_N_294_8), 
    .C0(n7), .B0(tens_3_N_294_4), .A0(tens_3_N_294_8), .F0(n28533), 
    .F1(n10_adj_419));
  SLICE_1045 SLICE_1045( .D1(temp1_8_N_270_4), .C1(temp1_8_N_270_3), 
    .B1(temp1_8_N_270_6), .A1(temp1_8_N_270_5), .D0(temp1_8_N_270_4), 
    .B0(temp1_8_N_270_6), .A0(temp1_8_N_270_5), .F0(n28586), .F1(n28576));
  SLICE_1046 SLICE_1046( .D1(placecnt_4), .C1(segcnt_1), .A1(segcnt_0), 
    .D0(placecnt_4), .C0(segcnt_1), .A0(segcnt_0), .F0(n3286), 
    .F1(ser_N_380_5));
  SLICE_1047 SLICE_1047( .D1(temp2_0), .C1(TMP_0), .B1(temp2_8_N_286_3), 
    .A1(temp2_8_N_286_1), .C0(TMP_0), .B0(temp2_8_N_286_3), 
    .A0(temp2_8_N_286_1), .F0(n28582), .F1(temp2_6));
  SLICE_1048 SLICE_1048( .D1(n1069), .C1(n1108), .B1(n13120), .A1(n20449), 
    .B0(n13120), .A0(n20449), .F0(n28226), .F1(n1126));
  SLICE_1049 SLICE_1049( .D1(n20449), .C1(n13120), .B1(n1105), .A1(n1066), 
    .D0(n20449), .C0(n13120), .B0(n1098_adj_313), .A0(n1059_adj_310), 
    .F0(n28225), .F1(n1123));
  SLICE_1050 SLICE_1050( .D1(write_temp_7), .B1(write_temp_2), 
    .A1(WRITE_BYTE_CNT_0), .D0(write_temp_7), .B0(WRITE_BYTE_CNT_0), 
    .A0(write_temp_6), .F0(n5_adj_222), .F1(n2_adj_223));
  SLICE_1051 SLICE_1051( .D1(n28370), .C1(n28368), .B1(n13090), .A1(n752), 
    .D0(n13090), .C0(n28368), .B0(n705_adj_130), .A0(n744), .F0(n28366), 
    .F1(n770_adj_140));
  SLICE_1052 SLICE_1052( .D1(n13121), .C1(n20423), .B1(n1010), 
    .A1(n1049_adj_305), .D0(n13121), .C0(n20423), .F0(n28228), .F1(n1067));
  SLICE_1053 SLICE_1053( .D1(n20423), .C1(n13121), .B1(n1248), .A1(n4699), 
    .D0(n20423), .C0(n1053_adj_309), .B0(n285_adj_216), .A0(n13121), 
    .F0(n28227), .F1(n8_adj_381));
  SLICE_1054 SLICE_1054( .D1(n13122), .C1(n20407), .B1(n995_adj_298), 
    .A1(n284_adj_215), .D0(n13122), .A0(n20407), .F0(n28231), .F1(n28229));
  SLICE_1055 SLICE_1055( .D1(n28593), .C1(STATE_3), .B1(STATE_2), .A1(n28574), 
    .C0(STATE_3), .B0(STATE_2), .A0(STATE_1), .F0(n27381), 
    .F1(clk_c_enable_41));
  SLICE_1056 SLICE_1056( .D1(n13124), .C1(n871_adj_273), .B1(n28240), 
    .A1(n20373), .D0(n13124), .C0(n20373), .F0(n28236), .F1(n889));
  SLICE_1057 SLICE_1057( .D1(n28584), .C1(clk_temp), .B1(n19_adj_680), 
    .A1(STATE_3), .D0(n28584), .C0(n28639), .B0(n206_adj_609), .A0(STATE_3), 
    .F0(clk_c_enable_14), .F1(clk_c_enable_13));
  SLICE_1058 SLICE_1058( .D1(tmp_bit), .C1(n6_adj_19), .B1(n28607), 
    .A1(temp1_8_N_213_0), .D0(tmp_bit), .C0(temp1_8_N_213_1), .B0(n6_adj_19), 
    .A0(n5_adj_25), .F0(n824), .F1(n825));
  SLICE_1059 SLICE_1059( .D1(ser_N_380_1), .C1(n28040), .B1(n28039), 
    .A1(ser_N_380_0), .D0(ser_N_380_1), .A0(ser_N_380_0), .F0(n21), 
    .F1(n27346));
  SLICE_1060 SLICE_1060( .D1(n28412), .C1(n2_adj_82), .B1(n176), .A1(n1179), 
    .C0(n2_adj_82), .B0(n1179), .F0(n28411), .F1(n28410));
  SLICE_1061 SLICE_1061( .D1(n28175), .C1(n13116), .B1(n241_adj_338), 
    .A1(n28169), .D0(n28175), .C0(n361_adj_355), .B0(n13116), .A0(n28168), 
    .F0(n371_adj_361), .F1(n28166));
  SLICE_1062 SLICE_1062( .D1(n828_adj_28), .C1(n28420), .B1(n865), .A1(n13065), 
    .D0(n13065), .C0(n28420), .B0(n829_adj_1), .A0(n866), .F0(n28416), 
    .F1(n882));
  SLICE_1063 SLICE_1063( .D1(n28425), .C1(n13059), .B1(n816), .A1(n779), 
    .D0(n829_adj_1), .C0(n816), .B0(n779), .A0(n28424), .F0(n10_adj_650), 
    .F1(n28423));
  SLICE_1064 SLICE_1064( .D1(n28433), .C1(n13058), .B1(n28430), .A1(n763), 
    .D0(n754), .C0(n13058), .B0(n28430), .A0(n717), .F0(n28428), .F1(n780));
  SLICE_1065 SLICE_1065( .D1(n758), .C1(n721), .B1(n13058), .A1(n28430), 
    .D0(n13058), .C0(n759), .B0(n722), .A0(n28430), .F0(n776), .F1(n775));
  SLICE_1066 SLICE_1066( .D1(n13092), .C1(n28437), .B1(n703), .A1(n666), 
    .D0(n13092), .C0(n28440), .B0(n28437), .A0(n708), .F0(n725), .F1(n720));
  SLICE_1067 SLICE_1067( .D1(n28203), .C1(n28201), .B1(n28200), 
    .A1(n235_adj_444), .D0(n28204), .C0(n28219), .B0(n28203), 
    .A0(n235_adj_444), .F0(n28195), .F1(n265_adj_442));
  SLICE_1068 SLICE_1068( .D1(n28445), .C1(n13091), .B1(n653), .A1(n28451), 
    .D0(n609), .C0(n13091), .B0(n646), .A0(n28445), .F0(n28441), .F1(n670));
  SLICE_1069 SLICE_1069( .D1(n28466), .C1(n13087), .B1(n28457), .A1(n598), 
    .D0(n13087), .C0(n591), .B0(n28457), .A0(n554), .F0(n608), .F1(n615));
  SLICE_1070 SLICE_1070( .D1(n20571), .C1(n13108), .B1(n881_adj_480), 
    .A1(n918_adj_201), .D0(n20571), .C0(n13108), .F0(n28302), .F1(n28301));
  SLICE_1071 SLICE_1071( .D1(n20070), .C1(n831_adj_497), .B1(n868_adj_487), 
    .A1(n13106), .D0(n20070), .C0(n861_adj_493), .B0(n824_adj_504), 
    .A0(n13106), .F0(n28303), .F1(n885_adj_476));
  SLICE_1072 SLICE_1072( .D1(n20383), .C1(n700_adj_548), .B1(n13100), 
    .A1(n663_adj_555), .D0(n13100), .C0(n20383), .F0(n28313), 
    .F1(n717_adj_539));
  SLICE_1073 SLICE_1073( .D1(n6_adj_144), .C1(n500_adj_585), .B1(n502), 
    .A1(n501_adj_584), .C0(n6_adj_144), .A0(n502), .F0(n28327), .F1(n12457));
  SLICE_1074 SLICE_1074( .C1(ser_N_380_0), .A1(ser_N_380_2), .C0(ser_N_380_0), 
    .A0(ser_N_380_2), .F0(n20743), .F1(n20585));
  SLICE_1075 SLICE_1075( .D1(placecnt_4), .B1(segcnt_0), .D0(placecnt_4), 
    .B0(segcnt_0), .F0(ser_N_380_4), .F1(n28600));
  SLICE_1076 SLICE_1076( .D1(n13097), .C1(n1043), .B1(n28343), .A1(n377), 
    .D0(n1000), .C0(n28343), .B0(n13097), .A0(n1039), .F0(n1057), .F1(n1061));
  SLICE_1077 SLICE_1077( .D1(n972), .C1(n933), .B1(n28349), .A1(n13057), 
    .D0(n28349), .C0(n978), .B0(n939), .A0(n13057), .F0(n28346), .F1(n990));
  SLICE_1078 SLICE_1078( .D1(n13079), .C1(n917), .B1(n28354), 
    .A1(n878_adj_169), .D0(n13079), .C0(n883), .B0(n922), .A0(n28354), 
    .F0(n940), .F1(n935));
  SLICE_1079 SLICE_1079( .D1(n13079), .C1(n28354), .B1(n4507), .A1(n1179), 
    .D0(n13079), .C0(n28354), .B0(n916), .A0(n28357), .F0(n934), 
    .F1(n890_adj_473));
  SLICE_1080 SLICE_1080( .D1(temp2_8_N_286_3), .C1(temp2_8_N_286_1), 
    .B1(TMP_0), .C0(temp2_8_N_286_3), .B0(TMP_0), .F0(n28598), .F1(n28609));
  SLICE_1081 SLICE_1081( .D1(STATE_1), .B1(STATE_0), .D0(STATE_1), 
    .B0(STATE_0), .F0(n6_adj_622), .F1(n28610));
  SLICE_1082 SLICE_1082( .D1(n28342), .C1(n1004_adj_447), .B1(n4509), 
    .A1(n1179), .D0(n1179), .C0(n1523), .B0(n10_adj_90), .F0(n371_adj_109), 
    .F1(n28292));
  SLICE_1083 SLICE_1083( .D1(n1179), .C1(n30_adj_570), .B1(n4495), .A1(n4496), 
    .D0(n11_adj_91), .C0(n1179), .A0(n1524), .F0(n372_adj_110), .F1(n28332));
  SLICE_1084 SLICE_1084( .D1(n1179), .B1(n1521), .A1(n8_adj_88), .D0(n1179), 
    .C0(n1525), .A0(n12), .F0(n373_adj_111), .F1(n369));
  SLICE_1085 SLICE_1085( .D1(n1179), .C1(n7_adj_87), .A1(n1520), .D0(n1526), 
    .C0(n1179), .A0(n13), .F0(n374), .F1(n521));
  SLICE_1086 SLICE_1086( .D1(n28353), .C1(n938), .B1(n885_adj_174), .A1(n924), 
    .D0(n884_adj_173), .C0(n881), .B0(n880_adj_171), .A0(n885_adj_174), 
    .F0(n15_adj_620), .F1(n10_adj_586));
  SLICE_1087 SLICE_1087( .D1(n5_adj_85), .C1(n1518), .A1(n1179), 
    .D0(n14_adj_92), .C0(n1179), .A0(n1527), .F0(n375), .F1(n28413));
  SLICE_1088 SLICE_1088( .D1(n278_adj_342), .C1(tens_3_N_323_9), 
    .B1(n6_adj_327), .A1(tens_3_N_323_5), .D0(n10_adj_331), .C0(n397_adj_371), 
    .B0(tens_3_N_323_1), .A0(tens_3_N_323_9), .F0(n27774), .F1(n28178));
  SLICE_1089 SLICE_1089( .C1(cnt_0), .B1(cnt_2), .A1(cnt_6), .C0(cnt_5), 
    .A0(cnt_6), .F0(n14), .F1(n6_adj_677));
  SLICE_1090 SLICE_1090( .B1(temp2_0), .B0(temp2_0), .A0(temp2_8_N_286_1), 
    .F0(n23672), .F1(n11));
  SLICE_1091 SLICE_1091( .D1(n7_adj_328), .B1(tens_3_N_323_9), 
    .A1(tens_3_N_323_4), .C0(n2_adj_323), .B0(tens_3_N_323_9), .F0(n28189), 
    .F1(n329_adj_346));
  SLICE_1092 SLICE_1092( .D1(n28597), .B1(n28587), .A1(temp1_8_N_270_3), 
    .A0(temp1_8_N_270_3), .F0(n8_adj_211), .F1(n12_adj_212));
  SLICE_1093 SLICE_1093( .D1(n28201), .C1(n235_adj_444), .B1(n28207), 
    .A1(n28205), .D0(n28202), .C0(n28198), .B0(n28207), .A0(n232), .F0(n262), 
    .F1(n28196));
  SLICE_1094 SLICE_1094( .D1(temp1_8_N_213_0), .D0(temp1_8_N_213_0), 
    .A0(temp1_8_N_270_4), .F0(n9_adj_9), .F1(n11_adj_22));
  SLICE_1095 SLICE_1095( .D1(temp2_8_N_286_3), .C1(TMP_0), .B1(n297_adj_97), 
    .A1(n28541), .D0(temp2_0), .C0(temp2_8_N_286_3), .F0(n23681), .F1(n20263));
  SLICE_1096 SLICE_1096( .D1(n397_adj_209), .D0(n28523), .C0(n28531), 
    .B0(n397_adj_209), .A0(n342), .F0(n28507), .F1(n2_adj_642));
  SLICE_1097 SLICE_1097( .D1(rst_c), .C1(STATE_3), .B1(n7_adj_384), .C0(rst_c), 
    .B0(n28584), .A0(clk_temp), .F0(n3092), .F1(dq_N_403));
  SLICE_1098 SLICE_1098( .D1(n820_adj_151), .C1(n882_adj_172), .B1(n28358), 
    .A1(n859), .D0(n819_adj_150), .C0(n824_adj_155), .B0(n820_adj_151), 
    .F0(n14_adj_632), .F1(n13_adj_624));
  SLICE_1099 SLICE_1099( .D1(key_div_7), .C1(key_div_17), .B1(key_div_14), 
    .A1(key_div_16), .D0(key_div_5), .C0(key_div_15), .B0(key_div_18), 
    .A0(key_div_9), .F0(n14_adj_644), .F1(n13_adj_645));
  SLICE_1100 SLICE_1100( .D1(n28361), .C1(n13056), .B1(n28359), 
    .A1(n868_adj_167), .D0(n825_adj_156), .C0(n822_adj_153), .B0(n826_adj_157), 
    .A0(n821_adj_152), .F0(n15_adj_631), .F1(n886_adj_175));
  SLICE_1101 SLICE_1101( .D1(n2_adj_184), .C1(n3_adj_185), .A1(n1248), 
    .D0(n288_adj_219), .C0(n287_adj_218), .B0(n1127), .A0(n28223), .F0(n27848), 
    .F1(n12098));
  SLICE_1102 SLICE_1102( .D1(n1040), .C1(n28343), .B1(n1001), .A1(n13097), 
    .D0(n1030), .C0(n28342), .B0(n1051), .A0(n991), .F0(n27149), .F1(n1058));
  SLICE_1103 SLICE_1103( .D1(n28483), .C1(n13082), .B1(n543), .A1(n28474), 
    .D0(n28499), .C0(n13081), .B0(n488), .A0(n28508), .F0(n505), .F1(n560));
  SLICE_1104 SLICE_1104( .D1(n945), .C1(n984_adj_291), .B1(n13122), 
    .A1(n20407), .D0(n1060_adj_311), .C0(n1059_adj_310), .B0(n1064), 
    .F0(n14_adj_611), .F1(n28230));
  SLICE_1105 SLICE_1105( .D1(n20298), .C1(n13127), .B1(n778_adj_253), 
    .A1(n817_adj_260), .D0(n28241), .C0(n834_adj_267), .B0(n814_adj_257), 
    .A0(n775_adj_250), .F0(n6_adj_630), .F1(n835_adj_268));
  SLICE_1106 SLICE_1106( .D1(n28213), .C1(n172), .B1(n28220), 
    .A1(ones_3_N_314_5), .D0(n28199), .C0(n28200), .B0(n28205), .A0(n28203), 
    .F0(n264_adj_443), .F1(n12_adj_372));
  SLICE_1107 SLICE_1107( .D1(n28255), .C1(n699_adj_230), .B1(n701_adj_232), 
    .A1(n662_adj_228), .D0(n275), .C0(n28280), .B0(n28282), .A0(n28279), 
    .F0(n28267), .F1(n4_adj_416));
  SLICE_1108 SLICE_1108( .D1(zpone_3_N_340_7), .C1(zpone_3_N_340_1), 
    .B1(n8_adj_379), .D0(n206), .C0(n204), .B0(n203), .A0(n28258), .F0(n28249), 
    .F1(n110));
  SLICE_1109 SLICE_1109( .C1(n13101), .A1(n20275), .D0(n707_adj_541), 
    .C0(n20383), .B0(n397_adj_592), .A0(n13100), .F0(n28312), .F1(n28310));
  SLICE_1110 SLICE_1110( .D1(n1179), .C1(n176), .B1(n1516), .A1(n3_adj_83), 
    .D0(n998), .C0(n28299), .A0(n28337), .F0(n28296), .F1(n28409));
  SLICE_1111 SLICE_1111( .C1(n378), .B1(n392), .A1(n28452), .D0(n126), 
    .C0(n13103), .B0(n396), .A0(n397), .F0(n38), .F1(n15_adj_421));
  SLICE_1112 SLICE_1112( .D1(n750), .C1(n28368), .B1(n13090), .A1(n711), 
    .D0(n28372), .C0(n691), .B0(n13033), .A0(n652_adj_126), .F0(n709_adj_134), 
    .F1(n768_adj_139));
  SLICE_1113 SLICE_1113( .D1(n24785), .C1(WRITE_HIGH_CNT_1), .B1(n28562), 
    .A1(STATE_2), .D0(count_4), .C0(count_5), .B0(clk_temp), .A0(n197), 
    .F0(n28577), .F1(clk_c_enable_45));
  SLICE_1114 SLICE_1114( .D1(n651), .C1(n614), .B1(n13091), .A1(n28445), 
    .D0(n272_adj_441), .C0(n266), .B0(n287_adj_436), .F0(n296), .F1(n668));
  SLICE_1115 SLICE_1115( .D1(n780_adj_515), .C1(n817_adj_505), .B1(n28308), 
    .A1(n20164), .B0(n27368), .A0(n27246), .F0(n27372), .F1(n28306));
  SLICE_1116 SLICE_1116( .D1(GET_TMP_CNT_0), .C1(GET_TMP_CNT_1), .D0(n28320), 
    .C0(n597_adj_572), .A0(n452_adj_588), .F0(n28317), .F1(n28594));
  SLICE_1117 SLICE_1117( .D1(n285_adj_289), .C1(n28539), .B1(n284_adj_290), 
    .A1(n287_adj_288), .C0(n28544), .B0(n287_adj_100), .A0(n272_adj_105), 
    .F0(n9_adj_143), .F1(n28534));
  SLICE_1118 SLICE_1118( .D1(n392_adj_366), .C1(n378_adj_363), .B1(n28165), 
    .D0(n289), .B0(temp1_8_N_270_2), .A0(n272), .F0(n28543), .F1(n15_adj_597));
  SLICE_1119 SLICE_1119( .D1(n378_adj_73), .C1(n28444), .B1(n392_adj_76), 
    .D0(cnt_3), .B0(cnt_2), .F0(n28604), .F1(n15_adj_429));
  SLICE_1120 SLICE_1120( .F0(VCC_net));
  rst rst_I( .PADDI(rst_c), .rst(rst));
  clk clk_I( .PADDI(clk_c), .clk(clk));
  led_0_ \led[0]_I ( .PADDO(VCC_net), .led0(led[0]));
  led_1_ \led[1]_I ( .PADDO(VCC_net), .led1(led[1]));
  led_2_ \led[2]_I ( .PADDO(led_2__N_1), .led2(led[2]));
  ser ser_I( .PADDO(ser_c), .ser(ser));
  rck rck_I( .PADDO(rck_c), .rck(rck));
  sck sck_I( .PADDO(sck_c_1), .sck(sck));
  dq dq_I( .PADDI(dq_out), .PADDT(dq_N_377), .PADDO(dq_N_376), .dq(dq));
  VHI VHI_INST( .Z(VCCI));
  PUR PUR_INST( .PUR(VCC_net));
  GSR GSR_INST( .GSR(VCCI));
endmodule

module SLICE_0 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, FCO );

  ccu2 div_276_add_605_11( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0E1F;
  defparam inst1.INIT1 = 16'h0E1F;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_1 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 tens_3__I_19_unary_minus_2_add_3_8( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20001 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hf555;
  defparam inst1.INIT1 = 16'hf555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module SLICE_2 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 tens_3__I_19_unary_minus_2_add_3_6( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3 ( input A1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20002 tens_3__I_19_unary_minus_2_add_3_4( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20002 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF333;
  defparam inst1.INIT1 = 16'hF555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_4 ( input B1, output F1, FCO );
  wire   GNDI;

  ccu20003 tens_3__I_19_unary_minus_2_add_3_2( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20003 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0000;
  defparam inst1.INIT1 = 16'hF333;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_5 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, FCO );

  ccu2 div_276_add_605_9( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_6 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1 );

  ccu20004 zpone_3__I_17_add_232_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20004 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0FF2;
  defparam inst1.INIT1 = 16'h0BF4;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_7 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1 );

  ccu20005 mod_274_add_410_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20005 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0E1F;
  defparam inst1.INIT1 = 16'h0FF7;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_8 ( input D1, C1, B1, A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20006 zpone_3__I_17_add_232_5( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20006 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5555;
  defparam inst1.INIT1 = 16'h0DF2;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_9 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, FCO );

  ccu20007 mod_274_add_410_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20007 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF708;
  defparam inst1.INIT1 = 16'hF1E0;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_10 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20008 mod_274_add_410_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20008 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0E1F;
  defparam inst1.INIT1 = 16'h0FE1;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_11 ( input B1, output F1, FCO );
  wire   GNDI;

  ccu20009 mod_271_add_448_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20009 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h3333;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_12 ( input FCI, output F0, F1 );
  wire   GNDI;

  ccu20010 temp1_8__I_0_add_201_7( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20010 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5555;
  defparam inst1.INIT1 = 16'h5555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_13 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20011 div_276_add_605_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20011 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hf1e0;
  defparam inst1.INIT1 = 16'h0e1f;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_14 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20012 div_276_add_605_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20012 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0e1f;
  defparam inst1.INIT1 = 16'hf1e0;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_15 ( input D1, C1, A1, D0, C0, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20013 temp1_8__I_0_add_201_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20013 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0D3F;
  defparam inst1.INIT1 = 16'h0FFA;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_16 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20014 zpone_3__I_17_add_232_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20014 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0b4f;
  defparam inst1.INIT1 = 16'hf40b;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_17 ( input D1, C1, B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20015 mod_274_add_410_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20015 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h0F11;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_18 ( input D1, C1, B1, A1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20016 div_276_add_605_3( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20016 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h3CCC;
  defparam inst1.INIT1 = 16'h0E1F;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_19 ( input A1, output FCO );
  wire   GNDI;

  ccu20017 div_276_add_605_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20017 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0000;
  defparam inst1.INIT1 = 16'h5555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_20 ( input B1, output F1, FCO );
  wire   GNDI;

  ccu20009 zpone_3__I_17_add_232_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_21 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20018 temp1_8__I_0_add_201_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20018 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0D2F;
  defparam inst1.INIT1 = 16'hF20D;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_22 ( input B1, output F1, FCO );
  wire   GNDI;

  ccu20009 temp1_8__I_0_add_201_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_23 ( input D0, C0, B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20019 mod_274_add_447_9( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20019 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0f1f;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_24 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20020 mod_274_add_447_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20020 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0e1f;
  defparam inst1.INIT1 = 16'h0f1f;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_25 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20021 mod_274_add_447_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20021 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hf1e0;
  defparam inst1.INIT1 = 16'hf1e0;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_26 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20022 mod_274_add_447_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20022 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0E1F;
  defparam inst1.INIT1 = 16'h0F99;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_27 ( input D1, C1, B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20015 mod_274_add_447_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_28 ( input A0, DI0, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, LSR_dly;

  vmuxregsre count_1137__i5( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20023 count_1137_add_4_7( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3IY INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module ccu20023 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hfaaa;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_29 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1 );

  ccu20024 mod_274_add_484_9( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20024 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0F1F;
  defparam inst1.INIT1 = 16'h0E1F;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_30 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1 );

  ccu2 div_276_add_566_11( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_31 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1 );

  ccu2 mod_271_add_411_9( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_32 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_274_add_484_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_33 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20021 mod_274_add_484_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_34 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 div_276_add_566_9( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_35 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20011 div_276_add_566_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_36 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_274_add_484_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_37 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20012 div_276_add_566_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_38 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_271_add_411_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_39 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20025 mod_271_add_411_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20025 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0E5F;
  defparam inst1.INIT1 = 16'h0E1F;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_40 ( input D1, C1, B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20015 mod_274_add_484_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_41 ( input D1, C1, B1, A1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20016 div_276_add_566_3( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_42 ( input D0, C0, B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20026 mod_274_add_521_11( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20026 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0e1f;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_43 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20012 mod_271_add_411_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_44 ( input A1, output FCO );
  wire   GNDI;

  ccu20017 div_276_add_566_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_45 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20027 mod_271_add_411_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20027 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h5555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_46 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre count_1137__i4( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre count_1137__i3( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20028 count_1137_add_4_5( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20028 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hfaaa;
  defparam inst1.INIT1 = 16'hfaaa;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_47 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_274_add_521_9( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_48 ( input D0, C0, B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20026 div_276_add_527_11( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_49 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre count_1137__i2( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre count_1137__i1( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20028 count_1137_add_4_3( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_50 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_274_add_521_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_51 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20020 div_276_add_527_9( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_52 ( input D0, C0, B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20026 tens_3__I_16_add_255_9( .A0(A0), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_53 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20011 div_276_add_527_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_54 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20021 mod_274_add_521_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_55 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 tens_3__I_16_add_255_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_56 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20025 tens_3__I_16_add_255_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_57 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20012 div_276_add_527_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_58 ( input D1, C1, B1, A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20029 div_276_add_527_3( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20029 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5aaa;
  defparam inst1.INIT1 = 16'h0e1f;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_59 ( input A1, DI1, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, LSR_dly;

  vmuxregsre count_1137__i0( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20030 count_1137_add_4_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20030 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h0555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_60 ( input FCI, output F0 );
  wire   GNDI;

  ccu20031 sub_281_add_2_9( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20031 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hffff;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_61 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_274_add_521_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_62 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 sub_281_add_2_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_63 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20032 sub_281_add_2_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20032 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h39C6;
  defparam inst1.INIT1 = 16'h02FD;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_64 ( input B1, output FCO );
  wire   GNDI;

  ccu20033 div_276_add_527_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20033 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0000;
  defparam inst1.INIT1 = 16'h3333;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_65 ( input D1, C1, B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20015 mod_274_add_521_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_66 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20034 tens_3__I_16_add_255_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20034 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0E1F;
  defparam inst1.INIT1 = 16'hF909;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_67 ( input C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20035 sub_281_add_2_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20035 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hC939;
  defparam inst1.INIT1 = 16'h9969;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_68 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1 );

  ccu2 mod_274_add_558_11( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_69 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1 );

  ccu20036 div_276_add_488_9( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20036 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0F1F;
  defparam inst1.INIT1 = 16'h0F1F;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_70 ( input B1, output F1, FCO );
  wire   GNDI;

  ccu20009 tens_3__I_16_add_255_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_71 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_274_add_558_9( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_72 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20011 div_276_add_488_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_73 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20012 div_276_add_488_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_74 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1 );

  ccu20037 tens_3__I_16_add_232_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20037 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0ff4;
  defparam inst1.INIT1 = 16'h0bf4;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_75 ( input D1, C1, B1, A1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20016 div_276_add_488_3( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_76 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_274_add_558_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_77 ( input A1, output FCO );
  wire   GNDI;

  ccu20017 div_276_add_488_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_78 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20021 mod_274_add_558_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_79 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_274_add_558_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_80 ( input D0, C0, B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20038 div_276_add_449_9( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20038 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h07FF;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_81 ( input D1, C1, B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20015 mod_274_add_558_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_82 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20011 div_276_add_449_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_83 ( input D0, C0, B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20026 mod_274_add_595_13( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_84 ( input D1, C1, B1, A1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20039 tens_3__I_16_add_232_5( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20039 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h3333;
  defparam inst1.INIT1 = 16'h0DF2;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_85 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20040 div_276_add_449_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20040 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0F99;
  defparam inst1.INIT1 = 16'hF1E0;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_86 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20014 tens_3__I_16_add_232_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_87 ( input D1, C1, B1, A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20029 div_276_add_449_3( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_88 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_274_add_595_11( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_89 ( input B1, output FCO );
  wire   GNDI;

  ccu20033 div_276_add_449_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_90 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20041 mod_271_add_448_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20041 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0E3F;
  defparam inst1.INIT1 = 16'h0E1F;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_91 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_271_add_448_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_92 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_274_add_595_9( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_93 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_274_add_595_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_94 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1 );

  ccu20042 div_276_add_410_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20042 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF700;
  defparam inst1.INIT1 = 16'h08FF;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_95 ( input D1, C1, B1, A1, output FCO );
  wire   GNDI;

  ccu20043 sub_281_add_2_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20043 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0000;
  defparam inst1.INIT1 = 16'h369C;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_96 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20021 mod_274_add_595_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_97 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20044 div_276_add_410_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20044 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0cf7;
  defparam inst1.INIT1 = 16'hfb00;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_98 ( input B1, A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20045 div_276_add_410_3( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20045 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5aaa;
  defparam inst1.INIT1 = 16'h9999;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_99 ( input A0, FCI, output F0, F1 );
  wire   GNDI;

  ccu20046 add_1404_add_1_8( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20046 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5aaa;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_100 ( input B1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20047 add_1404_add_1_6( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20047 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5AAA;
  defparam inst1.INIT1 = 16'h3CCC;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_101 ( input B1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20048 add_1404_add_1_4( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20048 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h3666;
  defparam inst1.INIT1 = 16'h3CCC;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_102 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_274_add_595_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_103 ( input B1, output FCO );
  wire   GNDI;

  ccu20033 div_276_add_410_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_104 ( input D1, C1, B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20015 mod_274_add_595_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_105 ( input D0, C0, B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20026 mod_271_add_448_11( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_106 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1 );

  ccu2 mod_274_add_632_13( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_107 ( input B1, A1, B0, A0, output F1, FCO );
  wire   GNDI;

  ccu20049 add_1404_add_1_2( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20049 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h7000;
  defparam inst1.INIT1 = 16'h5666;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_108 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_274_add_632_11( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_109 ( input FCI, output F0, F1 );
  wire   GNDI;

  ccu20010 temp2_8__I_0_add_201_7( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_110 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_274_add_632_9( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_111 ( input D1, C1, B1, A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20050 temp2_8__I_0_add_201_5( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20050 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5555;
  defparam inst1.INIT1 = 16'h0f77;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_112 ( input B0, FCI, output F0 );
  wire   GNDI;

  ccu20051 add_1414_14( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20051 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h3CCC;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_113 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20052 add_1414_12( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20052 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h3666;
  defparam inst1.INIT1 = 16'h3666;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_114 ( input A1, D0, C0, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20053 temp2_8__I_0_add_201_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20053 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0f99;
  defparam inst1.INIT1 = 16'h5aaa;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_115 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20054 add_1414_10( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20054 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5666;
  defparam inst1.INIT1 = 16'h5666;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_116 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20052 add_1414_8( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_117 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_274_add_632_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_118 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20021 mod_274_add_632_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_119 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_274_add_632_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_120 ( input B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20055 temp2_8__I_0_add_201_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20055 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h9999;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_121 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20052 add_1414_6( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_122 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20052 add_1414_4( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_123 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20027 tens_3__I_16_add_232_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_124 ( input D1, C1, B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20015 mod_274_add_632_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_125 ( input FCI, output F0, F1 );
  wire   GNDI;

  ccu20056 add_2161_17( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20056 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hffff;
  defparam inst1.INIT1 = 16'hffff;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_126 ( input B1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20057 sub_272_add_2_8( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20057 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5555;
  defparam inst1.INIT1 = 16'h3333;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_127 ( input B1, A1, D0, C0, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20058 add_2161_15( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20058 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hfb4b;
  defparam inst1.INIT1 = 16'h8777;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_128 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20059 add_2161_13( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20059 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF400;
  defparam inst1.INIT1 = 16'hF200;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_129 ( input D0, C0, B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20026 mod_274_add_669_15( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_130 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20060 add_2161_11( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20060 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'he111;
  defparam inst1.INIT1 = 16'he111;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_131 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_274_add_669_13( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_132 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20060 add_2161_9( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_133 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20060 add_2161_7( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_134 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20060 add_2161_5( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_135 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_274_add_669_11( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_136 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_274_add_669_9( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_137 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20060 add_2161_3( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_138 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_274_add_669_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_139 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20021 mod_274_add_669_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_140 ( input B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20061 add_2161_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20061 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'heeee;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_141 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_274_add_669_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_142 ( input D1, C1, B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20015 mod_274_add_669_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_143 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1 );

  ccu20062 ones_3__I_18_add_201_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20062 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0BF4;
  defparam inst1.INIT1 = 16'h0FF2;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_144 ( input D1, C1, B1, A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20063 ones_3__I_18_add_201_5( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20063 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5555;
  defparam inst1.INIT1 = 16'h0bf4;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_145 ( input D0, C0, B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20026 div_273_add_719_17( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_146 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 div_273_add_719_15( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_147 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20064 ones_3__I_18_add_201_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20064 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0B4F;
  defparam inst1.INIT1 = 16'hF807;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_148 ( input C1, B1, A1, B0, A0, output F1, FCO );
  wire   GNDI;

  ccu20065 add_1414_2( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(C1), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20065 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h7000;
  defparam inst1.INIT1 = 16'h6969;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_149 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 div_273_add_719_13( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_150 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 div_273_add_719_11( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_151 ( input D1, C1, B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20015 ones_3__I_18_add_201_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_152 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 div_273_add_719_9( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_153 ( input B0, FCI, output F0 );
  wire   GNDI;

  ccu20066 div_276_unary_minus_2_add_3_17( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20066 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF333;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_154 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 div_273_add_719_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_155 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20025 div_273_add_719_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_156 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20012 div_273_add_719_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_157 ( input A1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20002 div_276_unary_minus_2_add_3_15( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_158 ( input B1, output F1, FCO );
  wire   GNDI;

  ccu20009 div_273_add_719_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_159 ( input FCI, output F0 );
  wire   GNDI;

  ccu20067 add_1461_cout( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20067 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0000;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_160 ( input B1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20047 add_1461_7( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_161 ( input B1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20068 div_276_unary_minus_2_add_3_13( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20068 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF555;
  defparam inst1.INIT1 = 16'hF333;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_162 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1 );

  ccu2 div_273_add_680_15( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_163 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 div_273_add_680_13( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_164 ( input A1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20069 add_1461_5( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20069 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h3CCC;
  defparam inst1.INIT1 = 16'h5AAA;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_165 ( input B1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20068 div_276_unary_minus_2_add_3_11( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_166 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 div_273_add_680_11( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_167 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 div_273_add_680_9( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_168 ( input A1, D0, C0, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20070 add_1461_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(GNDI), 
    .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20070 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h36CC;
  defparam inst1.INIT1 = 16'h5AAA;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_169 ( input A1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20002 div_276_unary_minus_2_add_3_9( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_170 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 div_273_add_680_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_171 ( input C1, B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20071 add_1461_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(C1), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20071 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h9696;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_172 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 div_276_unary_minus_2_add_3_7( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_173 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20025 div_273_add_680_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_174 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre cnt_1139__i16( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre cnt_1139__i15( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20028 cnt_1139_add_4_17( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_175 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 div_276_unary_minus_2_add_3_5( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_176 ( input B1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20068 div_276_unary_minus_2_add_3_3( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_177 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20012 div_273_add_680_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_178 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20027 div_273_add_680_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_179 ( input B1, output F1, FCO );
  wire   GNDI;

  ccu20072 div_276_unary_minus_2_add_3_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20072 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h0CCC;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_180 ( input D0, C0, B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20026 div_273_add_641_15( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_181 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre cnt_1139__i14( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre cnt_1139__i13( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20028 cnt_1139_add_4_15( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_182 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre cnt_1139__i12( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre cnt_1139__i11( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20028 cnt_1139_add_4_13( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_183 ( input B1, A0, FCI, output F0, F1 );
  wire   GNDI;

  ccu20068 div_273_unary_minus_2_add_3_18( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_184 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre cnt_1139__i10( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre cnt_1139__i9( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20028 cnt_1139_add_4_11( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_185 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 div_273_unary_minus_2_add_3_16( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_186 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 div_273_unary_minus_2_add_3_14( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_187 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 div_273_add_641_13( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_188 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 div_273_add_641_11( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_189 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 div_273_add_641_9( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_190 ( input A1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20002 div_273_unary_minus_2_add_3_12( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_191 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre cnt_1139__i8( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre cnt_1139__i7( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20028 cnt_1139_add_4_9( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_192 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 div_273_unary_minus_2_add_3_10( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_193 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 div_273_add_641_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_194 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 div_273_unary_minus_2_add_3_8( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_195 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 div_273_unary_minus_2_add_3_6( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_196 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre cnt_1139__i6( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre cnt_1139__i5( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20028 cnt_1139_add_4_7( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_197 ( input A1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20002 div_273_unary_minus_2_add_3_4( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_198 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20041 div_273_add_641_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_199 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre cnt_1139__i4( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre cnt_1139__i3( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20028 cnt_1139_add_4_5( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_200 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre cnt_1139__i2( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre cnt_1139__i1( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20028 cnt_1139_add_4_3( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_201 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20012 div_273_add_641_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_202 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20073 div_273_unary_minus_2_add_3_2( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20073 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0000;
  defparam inst1.INIT1 = 16'hf555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_203 ( input B1, output F1, FCO );
  wire   GNDI;

  ccu20009 div_273_add_641_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_204 ( input A1, A0, FCI, output F0, F1 );
  wire   GNDI;

  ccu20001 zpone_3__I_17_unary_minus_2_add_3_10( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_205 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1 );

  ccu2 div_273_add_602_13( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_206 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_271_add_448_9( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_207 ( input A1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20002 zpone_3__I_17_unary_minus_2_add_3_8( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_208 ( input B1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20068 zpone_3__I_17_unary_minus_2_add_3_6( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_209 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 div_273_add_602_11( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_210 ( input A1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20002 zpone_3__I_17_unary_minus_2_add_3_4( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_211 ( input B1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20057 sub_272_add_2_6( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_212 ( input A1, DI1, CE, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre cnt_1139__i0( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20030 cnt_1139_add_4_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_213 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 div_273_add_602_9( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_214 ( input FCI, output F0 );
  wire   GNDI;

  ccu20031 sub_278_add_2_11( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_215 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20074 sub_278_add_2_9( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20074 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0F11;
  defparam inst1.INIT1 = 16'h0F11;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_216 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 div_273_add_602_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_217 ( input B1, output F1, FCO );
  wire   GNDI;

  ccu20003 zpone_3__I_17_unary_minus_2_add_3_2( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), 
    .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_218 ( input B1, B0, FCI, output F0, F1 );
  wire   GNDI;

  ccu20075 tens_3__I_16_unary_minus_2_add_3_10( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20075 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF333;
  defparam inst1.INIT1 = 16'hF333;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_219 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20041 div_273_add_602_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_220 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20012 div_273_add_602_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_221 ( input B1, A1, C0, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20076 sub_272_add_2_4( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20076 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h6696;
  defparam inst1.INIT1 = 16'h5999;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_222 ( input B1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20068 tens_3__I_16_unary_minus_2_add_3_8( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_223 ( input A1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20002 tens_3__I_16_unary_minus_2_add_3_6( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_224 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20074 sub_278_add_2_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_225 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20027 div_273_add_602_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_226 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20077 sub_278_add_2_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20077 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hA959;
  defparam inst1.INIT1 = 16'h0F11;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_227 ( input A1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20002 tens_3__I_16_unary_minus_2_add_3_4( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_228 ( input D0, C0, B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20026 div_273_add_563_13( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_229 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20012 mod_271_add_448_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_230 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20073 tens_3__I_16_unary_minus_2_add_3_2( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_231 ( input A0, DI0, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, LSR_dly;

  vmuxregsre key_div_1136__i19( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20023 key_div_1136_add_4_21( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_232 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre key_div_1136__i18( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre key_div_1136__i17( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20028 key_div_1136_add_4_19( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_233 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre key_div_1136__i16( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre key_div_1136__i15( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20028 key_div_1136_add_4_17( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_234 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre key_div_1136__i14( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre key_div_1136__i13( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20028 key_div_1136_add_4_15( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_235 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 div_273_add_563_11( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_236 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20078 sub_278_add_2_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20078 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'ha959;
  defparam inst1.INIT1 = 16'ha959;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_237 ( input D1, C1, B1, A1, output FCO );
  wire   GNDI;

  ccu20079 sub_278_add_2_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20079 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0000;
  defparam inst1.INIT1 = 16'h569a;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_238 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 div_273_add_563_9( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_239 ( input B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20080 sub_272_add_2_2( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20080 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0000;
  defparam inst1.INIT1 = 16'h6555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_240 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre key_div_1136__i12( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre key_div_1136__i11( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20028 key_div_1136_add_4_13( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_241 ( input B0, FCI, output F0, F1 );
  wire   GNDI;

  ccu20051 add_1404_add_3_13( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_242 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 div_273_add_563_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_243 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20041 div_273_add_563_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_244 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre key_div_1136__i10( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre key_div_1136__i9( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20028 key_div_1136_add_4_11( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_245 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20012 div_273_add_563_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_246 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre key_div_1136__i8( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre key_div_1136__i7( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20028 key_div_1136_add_4_9( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_247 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20081 add_1404_add_3_11( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20081 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h3666;
  defparam inst1.INIT1 = 16'h5666;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_248 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre key_div_1136__i6( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre key_div_1136__i5( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20028 key_div_1136_add_4_7( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_249 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20027 div_273_add_563_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_250 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1 );

  ccu2 div_273_add_524_11( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_251 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre key_div_1136__i4( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre key_div_1136__i3( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20028 key_div_1136_add_4_5( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_252 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre key_div_1136__i2( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre key_div_1136__i1( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20028 key_div_1136_add_4_3( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_253 ( input A1, DI1, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, LSR_dly;

  vmuxregsre key_div_1136__i0( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20030 key_div_1136_add_4_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_254 ( input D0, C0, B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20026 tens_3__I_19_add_255_9( .A0(A0), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_255 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 div_273_add_524_9( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_256 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 tens_3__I_19_add_255_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_257 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20081 add_1404_add_3_9( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_258 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 div_273_add_524_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_259 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20025 tens_3__I_19_add_255_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_260 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20082 tens_3__I_19_add_255_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20082 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0E1F;
  defparam inst1.INIT1 = 16'hF099;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_261 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20041 div_273_add_524_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_262 ( input B1, output F1, FCO );
  wire   GNDI;

  ccu20009 tens_3__I_19_add_255_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_263 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20012 div_273_add_524_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_264 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20027 div_273_add_524_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_265 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1 );

  ccu20083 tens_3__I_19_add_232_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20083 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0FF4;
  defparam inst1.INIT1 = 16'h0DF2;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_266 ( input D1, C1, B1, A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20006 tens_3__I_19_add_232_5( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_267 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20018 tens_3__I_19_add_232_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_268 ( input D0, C0, B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20026 div_273_add_485_11( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_269 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 div_273_add_485_9( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_270 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 div_273_add_485_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_271 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20025 div_273_add_485_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_272 ( input B1, output F1, FCO );
  wire   GNDI;

  ccu20009 tens_3__I_19_add_232_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_273 ( input B1, A1, B0, A0, FCI, output F0, F1 );
  wire   GNDI;

  ccu20060 add_2190_9( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_274 ( input FCI, output F0 );
  wire   GNDI;

  ccu20031 sub_275_add_2_17( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_275 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20084 sub_275_add_2_15( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20084 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h7777;
  defparam inst1.INIT1 = 16'h7777;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_276 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20085 sub_275_add_2_13( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20085 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0f44;
  defparam inst1.INIT1 = 16'h0fff;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_277 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20086 sub_275_add_2_11( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20086 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0F44;
  defparam inst1.INIT1 = 16'h0F22;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_278 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20074 sub_275_add_2_9( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_279 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20012 div_273_add_485_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_280 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20060 add_2190_7( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_281 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20074 sub_275_add_2_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_282 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20087 sub_275_add_2_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20087 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hA959;
  defparam inst1.INIT1 = 16'hC939;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_283 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20081 add_1404_add_3_7( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_284 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20081 add_1404_add_3_5( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_285 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20088 sub_275_add_2_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20088 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h39C9;
  defparam inst1.INIT1 = 16'h39C9;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_286 ( input D1, C1, B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20079 sub_275_add_2_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_287 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20060 add_2190_5( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_288 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20060 add_2190_3( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_289 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1 );

  ccu2 mod_271_add_485_11( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_290 ( input B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20061 add_2190_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_291 ( input C1, B1, A1, C0, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20089 add_1404_add_3_3( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20089 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h9696;
  defparam inst1.INIT1 = 16'h9696;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_292 ( input D1, C1, B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20090 add_1404_add_3_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20090 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h36C9;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_293 ( input D0, C0, B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20026 div_276_add_761_17( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_294 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20027 div_273_add_485_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_295 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_271_add_485_9( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_296 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_271_add_485_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_297 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20041 mod_271_add_485_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_298 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1 );

  ccu2 div_273_add_446_9( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_299 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20012 mod_271_add_485_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_300 ( input B1, output F1, FCO );
  wire   GNDI;

  ccu20009 mod_271_add_485_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_301 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 div_276_add_761_15( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_302 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 div_276_add_761_13( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_303 ( input FCI, output F0, F1 );
  wire   GNDI;

  ccu20056 sub_262_add_2_9( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_304 ( input D0, C0, B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20026 mod_271_add_522_13( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_305 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_271_add_522_11( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_306 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 div_273_add_446_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_307 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 div_276_add_761_11( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_308 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_271_add_522_9( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_309 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_271_add_522_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_310 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20041 mod_271_add_522_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_311 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 div_276_add_761_9( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_312 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20041 div_273_add_446_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_313 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20012 div_273_add_446_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_314 ( input B1, output F1, FCO );
  wire   GNDI;

  ccu20009 div_273_add_446_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_315 ( input D0, C0, B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20026 div_273_add_407_9( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_316 ( input A1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20091 sub_262_add_2_7( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20091 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h3333;
  defparam inst1.INIT1 = 16'h5555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_317 ( input A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20092 sub_262_add_2_5( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20092 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h3999;
  defparam inst1.INIT1 = 16'h5555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_318 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20012 mod_271_add_522_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_319 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20011 div_276_add_761_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_320 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20093 sub_262_add_2_3( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20093 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h6555;
  defparam inst1.INIT1 = 16'h3999;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_321 ( input B1, A1, output FCO );
  wire   GNDI;

  ccu20094 sub_262_add_2_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20094 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0000;
  defparam inst1.INIT1 = 16'h5666;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_322 ( input B1, A0, FCI, output F0, F1 );
  wire   GNDI;

  ccu20047 add_502_9( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_323 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 div_273_add_407_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_324 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20010 add_502_7( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_325 ( input B1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20057 add_502_5( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_326 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20095 add_502_3( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20095 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5aaa;
  defparam inst1.INIT1 = 16'h5555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_327 ( input B1, output F1, FCO );
  wire   GNDI;

  ccu20009 add_502_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_328 ( input FCI, output F0, F1 );
  wire   GNDI;

  ccu20056 sub_265_add_2_9( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_329 ( input B1, output F1, FCO );
  wire   GNDI;

  ccu20009 mod_271_add_522_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_330 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1 );

  ccu2 mod_271_add_559_13( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_331 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20012 div_276_add_761_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_332 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20041 div_273_add_407_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_333 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_271_add_559_11( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_334 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_271_add_559_9( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_335 ( input D1, C1, B1, A1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20016 div_276_add_761_3( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_336 ( input D1, C1, B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20096 sub_265_add_2_7( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20096 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h9999;
  defparam inst1.INIT1 = 16'h0DFF;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_337 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20082 div_273_add_407_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_338 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_271_add_559_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_339 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20041 mod_271_add_559_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_340 ( input B1, output FCO );
  wire   GNDI;

  ccu20033 div_276_add_761_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_341 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1 );

  ccu2 div_276_add_722_15( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_342 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20012 mod_271_add_559_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_343 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 div_276_add_722_13( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_344 ( input B1, output F1, FCO );
  wire   GNDI;

  ccu20009 div_273_add_407_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_345 ( input B1, A1, C0, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20097 sub_265_add_2_5( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20097 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h9969;
  defparam inst1.INIT1 = 16'h9999;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_346 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 div_276_add_722_11( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_347 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1 );

  ccu20098 div_273_add_368_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20098 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0FF2;
  defparam inst1.INIT1 = 16'h0DF2;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_348 ( input D1, C1, B1, A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20006 div_273_add_368_5( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_349 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 div_276_add_722_9( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_350 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20011 div_276_add_722_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_351 ( input B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20055 mod_271_add_559_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_352 ( input D0, C0, B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20026 mod_271_add_596_15( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_353 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20012 div_276_add_722_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_354 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_271_add_596_13( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_355 ( input D1, C1, B1, A1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20016 div_276_add_722_3( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_356 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_271_add_596_11( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_357 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_271_add_596_9( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_358 ( input B1, output FCO );
  wire   GNDI;

  ccu20033 div_276_add_722_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_359 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20014 div_273_add_368_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_360 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_271_add_596_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_361 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20041 mod_271_add_596_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_362 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20040 mod_271_add_596_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_363 ( input D0, C0, B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20026 div_276_add_683_15( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_364 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20027 mod_271_add_596_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_365 ( input B1, output F1, FCO );
  wire   GNDI;

  ccu20009 div_273_add_368_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_366 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1 );

  ccu2 mod_271_add_633_15( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_367 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 div_276_add_683_13( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_368 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1 );

  ccu20099 mod_271_add_337_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20099 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0DF2;
  defparam inst1.INIT1 = 16'h0FF2;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_369 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_271_add_633_13( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_370 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 div_276_add_683_11( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_371 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20100 mod_271_add_337_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20100 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0D3F;
  defparam inst1.INIT1 = 16'h0DF2;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_372 ( input D1, C1, B1, A1, C0, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20101 sub_265_add_2_3( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20101 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h6696;
  defparam inst1.INIT1 = 16'hC936;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_373 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 div_276_add_683_9( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_374 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_271_add_633_11( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_375 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_271_add_633_9( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_376 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20018 mod_271_add_337_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_377 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_271_add_633_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_378 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20011 div_276_add_683_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_379 ( input B1, output F1, FCO );
  wire   GNDI;

  ccu20009 mod_271_add_337_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_380 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20012 div_276_add_683_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_381 ( input D0, C0, B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20026 mod_271_add_374_9( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_382 ( input B1, A1, output FCO );
  wire   GNDI;

  ccu20102 sub_265_add_2_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20102 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0000;
  defparam inst1.INIT1 = 16'h3666;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_383 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20041 mod_271_add_633_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_384 ( input A0, FCI, output F0, F1 );
  wire   GNDI;

  ccu20103 sub_272_add_2_18( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20103 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5555;
  defparam inst1.INIT1 = 16'hffff;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_385 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20012 mod_271_add_633_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_386 ( input D1, C1, B1, A1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20016 div_276_add_683_3( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_387 ( input A1, output FCO );
  wire   GNDI;

  ccu20017 div_276_add_683_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_388 ( input B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20104 mod_271_add_633_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20104 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h6666;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_389 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 mod_271_add_374_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_390 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1 );

  ccu2 div_276_add_644_13( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_391 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20025 mod_271_add_374_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_392 ( input A1, A0, FCI, output F0, F1 );
  wire   GNDI;

  ccu20001 zpone_3__I_21_unary_minus_2_add_3_8( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_393 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 zpone_3__I_21_unary_minus_2_add_3_6( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_394 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 div_276_add_644_11( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_395 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20082 mod_271_add_374_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_396 ( input B1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20057 sub_272_add_2_16( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_397 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 div_276_add_644_9( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_398 ( input B1, output F1, FCO );
  wire   GNDI;

  ccu20009 mod_271_add_374_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_399 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20010 sub_272_add_2_14( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_400 ( input A1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20091 sub_272_add_2_12( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_401 ( input A1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20002 zpone_3__I_21_unary_minus_2_add_3_4( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_402 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20011 div_276_add_644_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_403 ( input D0, C0, B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20026 zpone_3__I_17_add_255_9( .A0(A0), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_404 ( input A1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20091 sub_272_add_2_10( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_405 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20012 div_276_add_644_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_406 ( input D1, C1, B1, A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20029 div_276_add_644_3( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_407 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu2 zpone_3__I_17_add_255_7( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_408 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20025 zpone_3__I_17_add_255_5( .A0(A0), .B0(B0), .C0(C0), .D0(D0), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_409 ( input B1, output FCO );
  wire   GNDI;

  ccu20033 div_276_add_644_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_410 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20034 zpone_3__I_17_add_255_3( .A0(A0), .B0(B0), .C0(C0), .D0(D0), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_411 ( input B1, output F1, FCO );
  wire   GNDI;

  ccu20003 zpone_3__I_21_unary_minus_2_add_3_2( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), 
    .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_412 ( input D0, C0, B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20026 div_276_add_605_13( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_413 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20027 zpone_3__I_17_add_255_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_414 ( input B1, B0, FCI, output F0, F1 );
  wire   GNDI;

  ccu20075 tens_3__I_19_unary_minus_2_add_3_10( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_415 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, output 
    F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut4 equal_146_i7_2_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 i24104_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0106 GET_TMP_CNT_i0_i0( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1555) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vmuxregsre0106 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3DX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module SLICE_416 ( input D1, B1, A1, D0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40107 i1274_2_lut_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 i1267_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre GET_TMP_CNT_i0_i2( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre GET_TMP_CNT_i0_i1( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h66AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40108 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h55AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_417 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40109 i16550_2_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40110 i1281_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre GET_TMP_CNT_i0_i3( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF7FE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40110 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6CCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_418 ( input D1, C1, A1, D0, C0, B0, A0, DI0, CE, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40111 i1_2_lut_rep_554_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40112 mux_126_Mux_0_i3_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0106 READ_BIT_CNT_i0_i0( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40112 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6663) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_419 ( input C1, A1, C0, A0, DI0, CE, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40113 i1_2_lut_adj_86( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40114 i10727_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0106 READ_BIT_CNT_i0_i1( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF5F5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40114 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5A5A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_420 ( input D1, C1, D0, C0, A0, DI0, CE, LSR, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40115 i23769_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40116 mux_160_Mux_0_i15_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  vmuxregsre STATE__i0( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40116 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_421 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, LSR, CLK, 
    output OFX0, Q0 );
  wire   \SLICE_421/SLICE_421_K1_H1 , \SLICE_421/mux_160_Mux_1_i15/GATE_H0 , 
         VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40117 SLICE_421_K1( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\SLICE_421/SLICE_421_K1_H1 ));
  lut40118 \mux_160_Mux_1_i15/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\SLICE_421/mux_160_Mux_1_i15/GATE_H0 ));
  vmuxregsre STATE__i1( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 SLICE_421_K0K1MUX( .D0(\SLICE_421/mux_160_Mux_1_i15/GATE_H0 ), 
    .D1(\SLICE_421/SLICE_421_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5D08) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40118 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5033) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module selmux2 ( input D0, D1, SD, output Z );

  MUX21 INST1( .D0(D0), .D1(D1), .SD(SD), .Z(Z));
endmodule

module SLICE_422 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40119 i2_4_lut_adj_40( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40120 mux_160_Mux_2_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre STATE__i2( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1030) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40120 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC50) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_423 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40121 mux_160_Mux_3_i7_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40122 mux_160_Mux_3_i15_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre STATE__i3( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB380) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40122 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7250) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_424 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, output 
    F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40123 i145_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40124 i1_4_lut_adj_51( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0106 TMP_i0_i0( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCDC8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40124 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0ACE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_425 ( input D1, C1, D0, A0, DI0, CE, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40125 i24086_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40126 i1429_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre0106 WRITE_BYTE_CNT_i0_i0( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40126 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA55) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_426 ( input D1, B1, A1, B0, A0, DI1, DI0, CE, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40107 i1245_2_lut_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40127 i1238_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0106 WRITE_BYTE_CNT_i0_i2( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0106 WRITE_BYTE_CNT_i0_i1( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6666) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_427 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, output 
    F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40128 i1_2_lut_rep_584_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40129 WRITE_BYTE_CNT_2__bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0106 WRITE_BYTE_CNT_i0_i3( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFEF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40129 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF8E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_428 ( input D1, C1, B1, A1, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40130 i1_4_lut_adj_87( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40131 i10609_3_lut_4_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0106 WRITE_BYTE_FLAG_i0_i1( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0106 WRITE_BYTE_FLAG_i0_i0( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEA48) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40131 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7878) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_429 ( input B1, A1, A0, DI0, M1, CE, LSR, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, M1_dly, CE_dly, LSR_dly;

  lut40127 i10533_2_lut( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40132 i10726_1_lut( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre WRITE_HIGH_CNT_i0_i1( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre WRITE_HIGH_CNT_i0_i0( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5555) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_430 ( input D1, C1, B1, A1, A0, DI0, M1, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, M1_dly, CE_dly, LSR_dly;

  lut40133 i14_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40132 i4_1_lut_rep_605( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre WRITE_LOW_CNT_i0_i1( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre WRITE_LOW_CNT_i0_i0( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h808F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_431 ( input D1, C1, D0, C0, A0, DI0, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40134 i24101_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40135 i24207_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0106 btnflag_414( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0F00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40135 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h05AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_432 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CLK, output F0, 
    Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40136 i2_4_lut_adj_162( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40137 i28_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0106 clk_temp_417( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40137 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAA6) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_433 ( input D1, C1, B1, A1, D0, A0, M0, LSR, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, LSR_dly;

  lut40138 tens_3__I_19_i166_3_lut_4_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40139 i1_2_lut_adj_38( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre dq_420( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h05C8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40139 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_434 ( input D1, B1, D0, C0, B0, A0, DI0, CE, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40140 i24205_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 i16730_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0106 i231_432( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40141 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFB8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_435 ( input C1, A1, C0, A0, DI0, CE, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40142 i23677_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40143 i1_2_lut_adj_115( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0106 mode_415( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA0A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40143 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5A5A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_436 ( input D1, B1, A1, A0, DI0, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI0_dly, CLK_dly;

  lut40144 i23855_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40132 i20778_1_lut( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0106 segcnt_div_1140__i0( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module inverter ( input I, output Z );

  INV INST1( .A(I), .Z(Z));
endmodule

module SLICE_437 ( input D1, C1, D0, C0, B0, A0, DI0, LSR, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40145 i1325_2_lut_rep_599( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 i1_3_lut_4_lut_adj_190( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre placecnt_i4( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40146 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAA9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_438 ( input C1, B1, D0, C0, B0, A0, DI0, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI0_dly, CLK_dly;

  lut40147 i23616_2_lut_rep_603( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40148 i24095_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0106 rck_453( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC0C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40148 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_439 ( input D1, C1, B1, A1, C0, A0, DI0, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI0_dly, CLK_dly;

  lut40149 i23853_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40143 i20780_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0106 segcnt_div_1140__i1( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_440 ( input C1, A1, A0, DI1, DI0, CE, LSR, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40150 i1_2_lut_adj_165( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40132 i1294_1_lut( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre segcnt_i1( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  vmuxregsre0151 segcnt_i0( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA5A5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vmuxregsre0151 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3JY INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .PD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module SLICE_441 ( input D1, C1, B1, A1, D0, C0, A0, DI0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40152 i23867_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40153 i1_2_lut_3_lut_adj_8( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0151 segcnt_i2( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40153 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAA5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_442 ( input C1, A1, A0, DI1, DI0, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40150 i1_2_lut_adj_95( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40132 i5052_1_lut_rep_600( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0151 placecnt_i1( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  vmuxregsre0151 placecnt_i0( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_443 ( input D1, C1, B1, A1, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40154 i1_2_lut_3_lut_4_lut_adj_195( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40155 i1_2_lut_3_lut_adj_179( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0151 placecnt_i3( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  vmuxregsre0151 placecnt_i2( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFE01) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40155 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA9A9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_444 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CLK, output F0, 
    Q0, F1 );
  wire   VCCI, CLK_NOTIN, GNDI, DI0_dly, CLK_dly;

  lut40156 i17723_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40157 ser_I_0_i127_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0106 ser_452( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8FF8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40157 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB172) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_445 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40158 i1_4_lut_adj_79( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40159 i1_4_lut_adj_81( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0106 TMP_i0_i5( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0106 TMP_i0_i4( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h30BA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40159 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3B0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_446 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40158 i1_4_lut_adj_76( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40158 i1_4_lut_adj_78( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0106 TMP_i0_i7( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0106 TMP_i0_i6( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_447 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40160 i1_4_lut_adj_74( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40160 i1_4_lut_adj_75( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0106 TMP_i0_i9( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0106 TMP_i0_i8( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40160 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2F22) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_448 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, output 
    F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40161 i135_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40162 i1_4_lut_adj_73( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0106 TMP_i0_i10( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAE2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40162 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h22F2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_449 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, output 
    F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40163 i143_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40124 i1_4_lut_adj_83( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0106 TMP_i0_i2( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEF20) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_450 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40158 i1_4_lut_adj_82( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40159 i1_4_lut_adj_84( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0106 TMP_i0_i3( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0106 TMP_i0_i1( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_451 ( input D1, C1, B1, A1, C0, A0, M0, CE, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly;

  lut40164 i23865_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40165 i23597_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0106 tmp_bit_429( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40165 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_452 ( input D1, C1, B1, A1, C0, A0, DI0, CE, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40166 i1_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40142 i16918_2_lut_rep_606( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0106 write_temp_i0_i1( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40166 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3002) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_453 ( input D1, C1, DI0, CE, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40145 i23591_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40167 m1_lut( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0106 write_temp_i0_i2( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_454 ( input D1, C1, D0, C0, DI1, DI0, CE, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40168 i16915_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40169 i17251_1_lut_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0106 write_temp_i0_i7( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0106 write_temp_i0_i6( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF0F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40169 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0FFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_455 ( input D1, C1, D0, C0, B0, A0, output OFX0, F1 );
  wire   GNDI, \SLICE_455/cycledata_46__N_70_2__bdd_4_lut_24300_H0 ;

  lut40145 i1_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40170 cycledata_46__N_70_2__bdd_4_lut_24300( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(\SLICE_455/cycledata_46__N_70_2__bdd_4_lut_24300_H0 ));
  selmux20171 SLICE_455_K0K1MUX( 
    .D0(\SLICE_455/cycledata_46__N_70_2__bdd_4_lut_24300_H0 ), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBF79) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module selmux20171 ( input D0, output Z );

  BUFBA INST1( .A(D0), .Z(Z));
endmodule

module SLICE_456 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, FXB, FXA, output 
    OFX0, F1, OFX1 );
  wire   \SLICE_456/cycledata_46__N_70_2__bdd_4_lut_H0 ;

  lut40172 i8369_2_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40173 cycledata_46__N_70_2__bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\SLICE_456/cycledata_46__N_70_2__bdd_4_lut_H0 ));
  selmux20171 SLICE_456_K0K1MUX( 
    .D0(\SLICE_456/cycledata_46__N_70_2__bdd_4_lut_H0 ), .Z(OFX0));
  selmux2 SLICE_456_FXMUX( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAEBF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40173 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6BFD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_457 ( input D1, A1, D0, C0, B0, A0, output OFX0, F1 );
  wire   GNDI, \SLICE_457/cycledata_31__N_74_2__bdd_4_lut_H0 ;

  lut40174 i20754_2_lut_rep_242( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40175 cycledata_31__N_74_2__bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\SLICE_457/cycledata_31__N_74_2__bdd_4_lut_H0 ));
  selmux20171 SLICE_457_K0K1MUX( 
    .D0(\SLICE_457/cycledata_31__N_74_2__bdd_4_lut_H0 ), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5500) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40175 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB7F9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_458 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, FXB, FXA, output 
    OFX0, F1, OFX1 );
  wire   \SLICE_458/cycledata_31__N_74_2__bdd_4_lut_24304_H0 ;

  lut40176 mux_270_i1_4_lut_rep_241( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40177 cycledata_31__N_74_2__bdd_4_lut_24304( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(\SLICE_458/cycledata_31__N_74_2__bdd_4_lut_24304_H0 ));
  selmux20171 SLICE_458_K0K1MUX( 
    .D0(\SLICE_458/cycledata_31__N_74_2__bdd_4_lut_24304_H0 ), .Z(OFX0));
  selmux2 SLICE_458_FXMUX( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCFCA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40177 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7E9F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module i24361_SLICE_459 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \i24361/SLICE_459/i24361/SLICE_459_K1_H1 , 
         \i24361/SLICE_459/i24361/GATE_H0 ;

  lut40178 \i24361/SLICE_459_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\i24361/SLICE_459/i24361/SLICE_459_K1_H1 ));
  lut40179 \i24361/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\i24361/SLICE_459/i24361/GATE_H0 ));
  selmux2 \i24361/SLICE_459_K0K1MUX ( .D0(\i24361/SLICE_459/i24361/GATE_H0 ), 
    .D1(\i24361/SLICE_459/i24361/SLICE_459_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7BBE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40179 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBD6F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module i24353_SLICE_460 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \i24353/SLICE_460/i24353/SLICE_460_K1_H1 , 
         \i24353/SLICE_460/i24353/GATE_H0 ;

  lut40180 \i24353/SLICE_460_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\i24353/SLICE_460/i24353/SLICE_460_K1_H1 ));
  lut40181 \i24353/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\i24353/SLICE_460/i24353/GATE_H0 ));
  selmux2 \i24353/SLICE_460_K0K1MUX ( .D0(\i24353/SLICE_460/i24353/GATE_H0 ), 
    .D1(\i24353/SLICE_460/i24353/SLICE_460_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA200) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40181 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module i30_SLICE_461 ( input C1, B1, A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \i30/SLICE_461/i30/SLICE_461_K1_H1 , 
         \i30/SLICE_461/i30/GATE_H0 ;

  lut40182 \i30/SLICE_461_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\i30/SLICE_461/i30/SLICE_461_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40183 \i30/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\i30/SLICE_461/i30/GATE_H0 ));
  selmux2 \i30/SLICE_461_K0K1MUX ( .D0(\i30/SLICE_461/i30/GATE_H0 ), 
    .D1(\i30/SLICE_461/i30/SLICE_461_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFDFD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40183 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFB73) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module i105_SLICE_462 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   \i105/SLICE_462/i105/SLICE_462_K1_H1 , \i105/SLICE_462/i105/GATE_H0 ;

  lut40184 \i105/SLICE_462_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\i105/SLICE_462/i105/SLICE_462_K1_H1 ));
  lut40185 \i105/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\i105/SLICE_462/i105/GATE_H0 ));
  selmux2 \i105/SLICE_462_K0K1MUX ( .D0(\i105/SLICE_462/i105/GATE_H0 ), 
    .D1(\i105/SLICE_462/i105/SLICE_462_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40185 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFDF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module i24317_SLICE_463 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \i24317/SLICE_463/i24317/SLICE_463_K1_H1 , 
         \i24317/SLICE_463/i24317/GATE_H0 ;

  lut40186 \i24317/SLICE_463_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\i24317/SLICE_463/i24317/SLICE_463_K1_H1 ));
  lut40187 \i24317/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\i24317/SLICE_463/i24317/GATE_H0 ));
  selmux2 \i24317/SLICE_463_K0K1MUX ( .D0(\i24317/SLICE_463/i24317/GATE_H0 ), 
    .D1(\i24317/SLICE_463/i24317/SLICE_463_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFB3B) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40187 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFE2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module i24351_SLICE_464 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \i24351/SLICE_464/i24351/SLICE_464_K1_H1 , 
         \i24351/SLICE_464/i24351/GATE_H0 ;

  lut40188 \i24351/SLICE_464_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\i24351/SLICE_464/i24351/SLICE_464_K1_H1 ));
  lut40189 \i24351/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\i24351/SLICE_464/i24351/GATE_H0 ));
  selmux2 \i24351/SLICE_464_K0K1MUX ( .D0(\i24351/SLICE_464/i24351/GATE_H0 ), 
    .D1(\i24351/SLICE_464/i24351/SLICE_464_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB5EF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40189 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFB5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module i24311_SLICE_465 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \i24311/SLICE_465/i24311/SLICE_465_K1_H1 , 
         \i24311/SLICE_465/i24311/GATE_H0 ;

  lut40190 \i24311/SLICE_465_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\i24311/SLICE_465/i24311/SLICE_465_K1_H1 ));
  lut40191 \i24311/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\i24311/SLICE_465/i24311/GATE_H0 ));
  selmux2 \i24311/SLICE_465_K0K1MUX ( .D0(\i24311/SLICE_465/i24311/GATE_H0 ), 
    .D1(\i24311/SLICE_465/i24311/SLICE_465_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40190 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9399) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40191 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3C78) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module i24216_SLICE_466 ( input D1, B1, A1, D0, C0, A0, M0, output OFX0 );
  wire   GNDI, \i24216/SLICE_466/i24216/SLICE_466_K1_H1 , 
         \i24216/SLICE_466/i24216/GATE_H0 ;

  lut40192 \i24216/SLICE_466_K1 ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(\i24216/SLICE_466/i24216/SLICE_466_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40193 \i24216/GATE ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(\i24216/SLICE_466/i24216/GATE_H0 ));
  selmux2 \i24216/SLICE_466_K0K1MUX ( .D0(\i24216/SLICE_466/i24216/GATE_H0 ), 
    .D1(\i24216/SLICE_466/i24216/SLICE_466_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF88) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40193 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module STATE_3__I_0_496_i3_SLICE_467 ( input D1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   GNDI, 
         \STATE_3__I_0_496_i3/SLICE_467/STATE_3__I_0_496_i3/SLICE_467_K1_H1 , 
         \STATE_3__I_0_496_i3/SLICE_467/STATE_3__I_0_496_i3/GATE_H0 ;

  lut40194 \STATE_3__I_0_496_i3/SLICE_467_K1 ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), 
    .Z(\STATE_3__I_0_496_i3/SLICE_467/STATE_3__I_0_496_i3/SLICE_467_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40195 \STATE_3__I_0_496_i3/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\STATE_3__I_0_496_i3/SLICE_467/STATE_3__I_0_496_i3/GATE_H0 ));
  selmux2 \STATE_3__I_0_496_i3/SLICE_467_K0K1MUX ( 
    .D0(\STATE_3__I_0_496_i3/SLICE_467/STATE_3__I_0_496_i3/GATE_H0 ), 
    .D1(\STATE_3__I_0_496_i3/SLICE_467/STATE_3__I_0_496_i3/SLICE_467_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC44) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40195 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0103) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module i24306_SLICE_468 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \i24306/SLICE_468/i24306/SLICE_468_K1_H1 , 
         \i24306/SLICE_468/i24306/GATE_H0 ;

  lut40196 \i24306/SLICE_468_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\i24306/SLICE_468/i24306/SLICE_468_K1_H1 ));
  lut40197 \i24306/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\i24306/SLICE_468/i24306/GATE_H0 ));
  selmux2 \i24306/SLICE_468_K0K1MUX ( .D0(\i24306/SLICE_468/i24306/GATE_H0 ), 
    .D1(\i24306/SLICE_468/i24306/SLICE_468_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40196 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC666) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40197 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA955) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module STATE_3__I_0_i3_SLICE_469 ( input D1, C1, B1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   GNDI, \STATE_3__I_0_i3/SLICE_469/STATE_3__I_0_i3/SLICE_469_K1_H1 , 
         \STATE_3__I_0_i3/SLICE_469/STATE_3__I_0_i3/GATE_H0 ;

  lut40198 \STATE_3__I_0_i3/SLICE_469_K1 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(\STATE_3__I_0_i3/SLICE_469/STATE_3__I_0_i3/SLICE_469_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40199 \STATE_3__I_0_i3/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\STATE_3__I_0_i3/SLICE_469/STATE_3__I_0_i3/GATE_H0 ));
  selmux2 \STATE_3__I_0_i3/SLICE_469_K0K1MUX ( 
    .D0(\STATE_3__I_0_i3/SLICE_469/STATE_3__I_0_i3/GATE_H0 ), 
    .D1(\STATE_3__I_0_i3/SLICE_469/STATE_3__I_0_i3/SLICE_469_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40198 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF3FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40199 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0F1) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module i24294_SLICE_470 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \i24294/SLICE_470/i24294/SLICE_470_K1_H1 , 
         \i24294/SLICE_470/i24294/GATE_H0 ;

  lut40200 \i24294/SLICE_470_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\i24294/SLICE_470/i24294/SLICE_470_K1_H1 ));
  lut40197 \i24294/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\i24294/SLICE_470/i24294/GATE_H0 ));
  selmux2 \i24294/SLICE_470_K0K1MUX ( .D0(\i24294/SLICE_470/i24294/GATE_H0 ), 
    .D1(\i24294/SLICE_470/i24294/SLICE_470_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC393) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module i24359_SLICE_471 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \i24359/SLICE_471/i24359/SLICE_471_K1_H1 , 
         \i24359/SLICE_471/i24359/GATE_H0 ;

  lut40201 \i24359/SLICE_471_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\i24359/SLICE_471/i24359/SLICE_471_K1_H1 ));
  lut40202 \i24359/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\i24359/SLICE_471/i24359/GATE_H0 ));
  selmux2 \i24359/SLICE_471_K0K1MUX ( .D0(\i24359/SLICE_471/i24359/GATE_H0 ), 
    .D1(\i24359/SLICE_471/i24359/SLICE_471_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC484) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40202 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h48C4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module i23987_SLICE_472 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, FXB, 
    FXA, output OFX0, OFX1 );
  wire   \i23987/SLICE_472/i23987/SLICE_472_K1_H1 , 
         \i23987/SLICE_472/i23987/GATE_H0 ;

  lut40203 \i23987/SLICE_472_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\i23987/SLICE_472/i23987/SLICE_472_K1_H1 ));
  lut40204 \i23987/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\i23987/SLICE_472/i23987/GATE_H0 ));
  selmux2 \i23987/SLICE_472_K0K1MUX ( .D0(\i23987/SLICE_472/i23987/GATE_H0 ), 
    .D1(\i23987/SLICE_472/i23987/SLICE_472_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \i23987/SLICE_472_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEF45) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40204 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBF15) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ser_I_0_i60_SLICE_473 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \ser_I_0_i60/SLICE_473/ser_I_0_i60/SLICE_473_K1_H1 , 
         \ser_I_0_i60/SLICE_473/ser_I_0_i60/GATE_H0 ;

  lut40205 \ser_I_0_i60/SLICE_473_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\ser_I_0_i60/SLICE_473/ser_I_0_i60/SLICE_473_K1_H1 ));
  lut40206 \ser_I_0_i60/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\ser_I_0_i60/SLICE_473/ser_I_0_i60/GATE_H0 ));
  selmux2 \ser_I_0_i60/SLICE_473_K0K1MUX ( 
    .D0(\ser_I_0_i60/SLICE_473/ser_I_0_i60/GATE_H0 ), 
    .D1(\ser_I_0_i60/SLICE_473/ser_I_0_i60/SLICE_473_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7250) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40206 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5072) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ser_I_0_i57_SLICE_474 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \ser_I_0_i57/SLICE_474/ser_I_0_i57/SLICE_474_K1_H1 , 
         \ser_I_0_i57/SLICE_474/ser_I_0_i57/GATE_H0 ;

  lut40207 \ser_I_0_i57/SLICE_474_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\ser_I_0_i57/SLICE_474/ser_I_0_i57/SLICE_474_K1_H1 ));
  lut40208 \ser_I_0_i57/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\ser_I_0_i57/SLICE_474/ser_I_0_i57/GATE_H0 ));
  selmux2 \ser_I_0_i57/SLICE_474_K0K1MUX ( 
    .D0(\ser_I_0_i57/SLICE_474/ser_I_0_i57/GATE_H0 ), 
    .D1(\ser_I_0_i57/SLICE_474/ser_I_0_i57/SLICE_474_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0571) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40208 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0123) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mux_268_i3_SLICE_475 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \mux_268_i3/SLICE_475/mux_268_i3/SLICE_475_K1_H1 , 
         \mux_268_i3/SLICE_475/mux_268_i3/GATE_H0 ;

  lut40209 \mux_268_i3/SLICE_475_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mux_268_i3/SLICE_475/mux_268_i3/SLICE_475_K1_H1 ));
  lut40210 \mux_268_i3/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mux_268_i3/SLICE_475/mux_268_i3/GATE_H0 ));
  selmux2 \mux_268_i3/SLICE_475_K0K1MUX ( 
    .D0(\mux_268_i3/SLICE_475/mux_268_i3/GATE_H0 ), 
    .D1(\mux_268_i3/SLICE_475/mux_268_i3/SLICE_475_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5A6A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40210 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h57A8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mux_268_i2_SLICE_476 ( input D1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   GNDI, \mux_268_i2/SLICE_476/mux_268_i2/SLICE_476_K1_H1 , 
         \mux_268_i2/SLICE_476/mux_268_i2/GATE_H0 ;

  lut40211 \mux_268_i2/SLICE_476_K1 ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(\mux_268_i2/SLICE_476/mux_268_i2/SLICE_476_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40212 \mux_268_i2/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mux_268_i2/SLICE_476/mux_268_i2/GATE_H0 ));
  selmux2 \mux_268_i2/SLICE_476_K0K1MUX ( 
    .D0(\mux_268_i2/SLICE_476/mux_268_i2/GATE_H0 ), 
    .D1(\mux_268_i2/SLICE_476/mux_268_i2/SLICE_476_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40211 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h66CC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40212 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7C70) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ser_I_0_i45_SLICE_477 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \ser_I_0_i45/SLICE_477/ser_I_0_i45/SLICE_477_K1_H1 , 
         \ser_I_0_i45/SLICE_477/ser_I_0_i45/GATE_H0 ;

  lut40213 \ser_I_0_i45/SLICE_477_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\ser_I_0_i45/SLICE_477/ser_I_0_i45/SLICE_477_K1_H1 ));
  lut40214 \ser_I_0_i45/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\ser_I_0_i45/SLICE_477/ser_I_0_i45/GATE_H0 ));
  selmux2 \ser_I_0_i45/SLICE_477_K0K1MUX ( 
    .D0(\ser_I_0_i45/SLICE_477/ser_I_0_i45/GATE_H0 ), 
    .D1(\ser_I_0_i45/SLICE_477/ser_I_0_i45/SLICE_477_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40214 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0C5C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ser_I_0_i42_SLICE_478 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \ser_I_0_i42/SLICE_478/ser_I_0_i42/SLICE_478_K1_H1 , 
         \ser_I_0_i42/SLICE_478/ser_I_0_i42/GATE_H0 ;

  lut40215 \ser_I_0_i42/SLICE_478_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\ser_I_0_i42/SLICE_478/ser_I_0_i42/SLICE_478_K1_H1 ));
  lut40216 \ser_I_0_i42/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\ser_I_0_i42/SLICE_478/ser_I_0_i42/GATE_H0 ));
  selmux2 \ser_I_0_i42/SLICE_478_K0K1MUX ( 
    .D0(\ser_I_0_i42/SLICE_478/ser_I_0_i42/GATE_H0 ), 
    .D1(\ser_I_0_i42/SLICE_478/ser_I_0_i42/SLICE_478_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40215 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h114D) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40216 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h050C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module i34_SLICE_479 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   \i34/SLICE_479/i34/SLICE_479_K1_H1 , \i34/SLICE_479/i34/GATE_H0 ;

  lut40217 \i34/SLICE_479_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\i34/SLICE_479/i34/SLICE_479_K1_H1 ));
  lut40218 \i34/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\i34/SLICE_479/i34/GATE_H0 ));
  selmux2 \i34/SLICE_479_K0K1MUX ( .D0(\i34/SLICE_479/i34/GATE_H0 ), 
    .D1(\i34/SLICE_479/i34/SLICE_479_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40217 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40218 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module i23986_SLICE_480 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \i23986/SLICE_480/i23986/SLICE_480_K1_H1 , 
         \i23986/SLICE_480/i23986/GATE_H0 ;

  lut40219 \i23986/SLICE_480_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\i23986/SLICE_480/i23986/SLICE_480_K1_H1 ));
  lut40220 \i23986/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\i23986/SLICE_480/i23986/GATE_H0 ));
  selmux2 \i23986/SLICE_480_K0K1MUX ( .D0(\i23986/SLICE_480/i23986/GATE_H0 ), 
    .D1(\i23986/SLICE_480/i23986/SLICE_480_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDD8D) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40220 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8BBB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ser_I_0_i29_SLICE_481 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \ser_I_0_i29/SLICE_481/ser_I_0_i29/SLICE_481_K1_H1 , 
         \ser_I_0_i29/SLICE_481/ser_I_0_i29/GATE_H0 ;

  lut40221 \ser_I_0_i29/SLICE_481_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\ser_I_0_i29/SLICE_481/ser_I_0_i29/SLICE_481_K1_H1 ));
  lut40222 \ser_I_0_i29/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\ser_I_0_i29/SLICE_481/ser_I_0_i29/GATE_H0 ));
  selmux2 \ser_I_0_i29/SLICE_481_K0K1MUX ( 
    .D0(\ser_I_0_i29/SLICE_481/ser_I_0_i29/GATE_H0 ), 
    .D1(\ser_I_0_i29/SLICE_481/ser_I_0_i29/SLICE_481_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h44F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40222 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3074) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ser_I_0_i26_SLICE_482 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \ser_I_0_i26/SLICE_482/ser_I_0_i26/SLICE_482_K1_H1 , 
         \ser_I_0_i26/SLICE_482/ser_I_0_i26/GATE_H0 ;

  lut40207 \ser_I_0_i26/SLICE_482_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\ser_I_0_i26/SLICE_482/ser_I_0_i26/SLICE_482_K1_H1 ));
  lut40208 \ser_I_0_i26/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\ser_I_0_i26/SLICE_482/ser_I_0_i26/GATE_H0 ));
  selmux2 \ser_I_0_i26/SLICE_482_K0K1MUX ( 
    .D0(\ser_I_0_i26/SLICE_482/ser_I_0_i26/GATE_H0 ), 
    .D1(\ser_I_0_i26/SLICE_482/ser_I_0_i26/SLICE_482_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module i24357_SLICE_483 ( input C1, B1, A1, D0, B0, A0, M0, output OFX0 );
  wire   GNDI, \i24357/SLICE_483/i24357/SLICE_483_K1_H1 , 
         \i24357/SLICE_483/i24357/GATE_H0 ;

  lut40223 \i24357/SLICE_483_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\i24357/SLICE_483/i24357/SLICE_483_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40224 \i24357/GATE ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(\i24357/SLICE_483/i24357/GATE_H0 ));
  selmux2 \i24357/SLICE_483_K0K1MUX ( .D0(\i24357/SLICE_483/i24357/GATE_H0 ), 
    .D1(\i24357/SLICE_483/i24357/SLICE_483_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40223 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCDCD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40224 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFDD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ser_I_0_i14_SLICE_484 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \ser_I_0_i14/SLICE_484/ser_I_0_i14/SLICE_484_K1_H1 , 
         \ser_I_0_i14/SLICE_484/ser_I_0_i14/GATE_H0 ;

  lut40225 \ser_I_0_i14/SLICE_484_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\ser_I_0_i14/SLICE_484/ser_I_0_i14/SLICE_484_K1_H1 ));
  lut40226 \ser_I_0_i14/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\ser_I_0_i14/SLICE_484/ser_I_0_i14/GATE_H0 ));
  selmux2 \ser_I_0_i14/SLICE_484_K0K1MUX ( 
    .D0(\ser_I_0_i14/SLICE_484/ser_I_0_i14/GATE_H0 ), 
    .D1(\ser_I_0_i14/SLICE_484/ser_I_0_i14/SLICE_484_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h02F7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40226 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0CAC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module i24583_SLICE_485 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \i24583/SLICE_485/i24583/SLICE_485_K1_H1 , 
         \i24583/SLICE_485/i24583/GATE_H0 ;

  lut40227 \i24583/SLICE_485_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\i24583/SLICE_485/i24583/SLICE_485_K1_H1 ));
  lut40228 \i24583/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\i24583/SLICE_485/i24583/GATE_H0 ));
  selmux2 \i24583/SLICE_485_K0K1MUX ( .D0(\i24583/SLICE_485/i24583/GATE_H0 ), 
    .D1(\i24583/SLICE_485/i24583/SLICE_485_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2CCB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40228 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3C2C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module i32_SLICE_486 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   \i32/SLICE_486/i32/SLICE_486_K1_H1 , \i32/SLICE_486/i32/GATE_H0 ;

  lut40229 \i32/SLICE_486_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\i32/SLICE_486/i32/SLICE_486_K1_H1 ));
  lut40230 \i32/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\i32/SLICE_486/i32/GATE_H0 ));
  selmux2 \i32/SLICE_486_K0K1MUX ( .D0(\i32/SLICE_486/i32/GATE_H0 ), 
    .D1(\i32/SLICE_486/i32/SLICE_486_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40229 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40230 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module i23981_SLICE_487 ( input D1, C1, B1, D0, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \i23981/SLICE_487/i23981/SLICE_487_K1_H1 , 
         \i23981/SLICE_487/i23981/GATE_H0 ;

  lut40231 \i23981/SLICE_487_K1 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(\i23981/SLICE_487/i23981/SLICE_487_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40232 \i23981/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\i23981/SLICE_487/i23981/GATE_H0 ));
  selmux2 \i23981/SLICE_487_K0K1MUX ( .D0(\i23981/SLICE_487/i23981/GATE_H0 ), 
    .D1(\i23981/SLICE_487/i23981/SLICE_487_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40231 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF3C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40232 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module i40_SLICE_488 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   \i40/SLICE_488/i40/SLICE_488_K1_H1 , \i40/SLICE_488/i40/GATE_H0 ;

  lut40233 \i40/SLICE_488_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\i40/SLICE_488/i40/SLICE_488_K1_H1 ));
  lut40233 \i40/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\i40/SLICE_488/i40/GATE_H0 ));
  selmux2 \i40/SLICE_488_K0K1MUX ( .D0(\i40/SLICE_488/i40/GATE_H0 ), 
    .D1(\i40/SLICE_488/i40/SLICE_488_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40233 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module i45_SLICE_489 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   \i45/SLICE_489/i45/SLICE_489_K1_H1 , \i45/SLICE_489/i45/GATE_H0 ;

  lut40234 \i45/SLICE_489_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\i45/SLICE_489/i45/SLICE_489_K1_H1 ));
  lut40235 \i45/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\i45/SLICE_489/i45/GATE_H0 ));
  selmux2 \i45/SLICE_489_K0K1MUX ( .D0(\i45/SLICE_489/i45/GATE_H0 ), 
    .D1(\i45/SLICE_489/i45/SLICE_489_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40234 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40235 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module i100_SLICE_490 ( input D1, C1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \i100/SLICE_490/i100/SLICE_490_K1_H1 , 
         \i100/SLICE_490/i100/GATE_H0 ;

  lut40236 \i100/SLICE_490_K1 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(\i100/SLICE_490/i100/SLICE_490_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40237 \i100/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\i100/SLICE_490/i100/GATE_H0 ));
  selmux2 \i100/SLICE_490_K0K1MUX ( .D0(\i100/SLICE_490/i100/GATE_H0 ), 
    .D1(\i100/SLICE_490/i100/SLICE_490_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \i100/SLICE_490_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40236 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0050) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40237 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0202) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module i24260_SLICE_491 ( input D1, C1, B1, A1, D0, C0, M0, output OFX0 );
  wire   \i24260/SLICE_491/i24260/SLICE_491_K1_H1 , GNDI, 
         \i24260/SLICE_491/i24260/GATE_H0 ;

  lut40238 \i24260/SLICE_491_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\i24260/SLICE_491/i24260/SLICE_491_K1_H1 ));
  lut40239 \i24260/GATE ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(\i24260/SLICE_491/i24260/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \i24260/SLICE_491_K0K1MUX ( .D0(\i24260/SLICE_491/i24260/GATE_H0 ), 
    .D1(\i24260/SLICE_491/i24260/SLICE_491_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF5E4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40239 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0F00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module i24243_SLICE_492 ( input D1, C1, D0, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \i24243/SLICE_492/i24243/SLICE_492_K1_H1 , 
         \i24243/SLICE_492/i24243/GATE_H0 ;

  lut40240 \i24243/SLICE_492_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(\i24243/SLICE_492/i24243/SLICE_492_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40241 \i24243/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\i24243/SLICE_492/i24243/GATE_H0 ));
  selmux2 \i24243/SLICE_492_K0K1MUX ( .D0(\i24243/SLICE_492/i24243/GATE_H0 ), 
    .D1(\i24243/SLICE_492/i24243/SLICE_492_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40241 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAC00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module i102_SLICE_493 ( input D1, C1, B1, C0, B0, M0, output OFX0 );
  wire   GNDI, \i102/SLICE_493/i102/SLICE_493_K1_H1 , 
         \i102/SLICE_493/i102/GATE_H0 ;

  lut40242 \i102/SLICE_493_K1 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(\i102/SLICE_493/i102/SLICE_493_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40243 \i102/GATE ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(\i102/SLICE_493/i102/GATE_H0 ));
  selmux2 \i102/SLICE_493_K0K1MUX ( .D0(\i102/SLICE_493/i102/GATE_H0 ), 
    .D1(\i102/SLICE_493/i102/SLICE_493_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0C00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40243 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0303) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module i24365_SLICE_494 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \i24365/SLICE_494/i24365/SLICE_494_K1_H1 , 
         \i24365/SLICE_494/i24365/GATE_H0 ;

  lut40244 \i24365/SLICE_494_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\i24365/SLICE_494/i24365/SLICE_494_K1_H1 ));
  lut40245 \i24365/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\i24365/SLICE_494/i24365/GATE_H0 ));
  selmux2 \i24365/SLICE_494_K0K1MUX ( .D0(\i24365/SLICE_494/i24365/GATE_H0 ), 
    .D1(\i24365/SLICE_494/i24365/SLICE_494_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40245 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDFD7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module i24355_SLICE_495 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \i24355/SLICE_495/i24355/SLICE_495_K1_H1 , 
         \i24355/SLICE_495/i24355/GATE_H0 ;

  lut40246 \i24355/SLICE_495_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\i24355/SLICE_495/i24355/SLICE_495_K1_H1 ));
  lut40247 \i24355/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\i24355/SLICE_495/i24355/GATE_H0 ));
  selmux2 \i24355/SLICE_495_K0K1MUX ( .D0(\i24355/SLICE_495/i24355/GATE_H0 ), 
    .D1(\i24355/SLICE_495/i24355/SLICE_495_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40246 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8C00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40247 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module i24363_SLICE_496 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \i24363/SLICE_496/i24363/SLICE_496_K1_H1 , 
         \i24363/SLICE_496/i24363/GATE_H0 ;

  lut40248 \i24363/SLICE_496_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\i24363/SLICE_496/i24363/SLICE_496_K1_H1 ));
  lut40249 \i24363/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\i24363/SLICE_496/i24363/GATE_H0 ));
  selmux2 \i24363/SLICE_496_K0K1MUX ( .D0(\i24363/SLICE_496/i24363/GATE_H0 ), 
    .D1(\i24363/SLICE_496/i24363/SLICE_496_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h97F9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40249 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7DEF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module i24585_SLICE_497 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \i24585/SLICE_497/i24585/SLICE_497_K1_H1 , 
         \i24585/SLICE_497/i24585/GATE_H0 ;

  lut40250 \i24585/SLICE_497_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\i24585/SLICE_497/i24585/SLICE_497_K1_H1 ));
  lut40251 \i24585/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\i24585/SLICE_497/i24585/GATE_H0 ));
  selmux2 \i24585/SLICE_497_K0K1MUX ( .D0(\i24585/SLICE_497/i24585/GATE_H0 ), 
    .D1(\i24585/SLICE_497/i24585/SLICE_497_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0445) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40251 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8A22) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_498 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40252 i2_4_lut_adj_146( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40253 tens_3__I_19_i189_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40252 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0032) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40253 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF20D) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_499 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40254 zpone_3__I_21_i163_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40255 i2_4_lut_adj_3( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40254 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEA15) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40255 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0051) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_500 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40256 i2_4_lut_adj_2( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40257 i3_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40256 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFA9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40257 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_501 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40258 i20594_2_lut_rep_177_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40259 tens_3__I_19_i191_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40258 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE0B0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40259 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6669) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_502 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40260 i23899_2_lut_rep_188_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40261 i2343_2_lut_rep_184_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40260 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFA8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40261 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9A18) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_503 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40262 i16741_2_lut_rep_392_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 div_273_i331_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40262 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0002) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_504 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40263 i2_4_lut_adj_50( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40264 ones_3__I_18_i161_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40263 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0301) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40264 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCC9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_505 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40265 zpone_3__I_21_i165_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40266 i17232_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40265 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1EE1) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40266 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0F6F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_506 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40267 i23937_2_lut_rep_258_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40268 i2484_2_lut_rep_250_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40267 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAEA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40268 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC462) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_507 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40269 i17128_2_lut_rep_181( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40270 i17642_2_lut_rep_171_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40269 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h001F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40270 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE805) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_508 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40271 i2_2_lut_rep_272_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40272 i9093_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40271 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40272 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA028) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_509 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40273 i1_2_lut_rep_281_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40274 div_276_i376_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40273 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFE00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40274 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9AAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_510 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40275 i2_4_lut_adj_131( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40264 zpone_3__I_17_i188_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40275 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0302) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_511 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40276 i16666_2_lut_rep_475( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40270 i17578_2_lut_rep_454_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40276 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0313) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_512 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40277 i16799_3_lut_rep_204_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40278 ones_3__I_18_i164_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40277 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h06FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40278 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6669) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_513 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40279 i23905_2_lut_rep_215_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40280 i7025_2_lut_rep_210_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40279 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAF8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40280 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8E30) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_514 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40269 i17042_2_lut_rep_490( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40281 i17596_2_lut_rep_463_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40281 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC981) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_515 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40282 i2_4_lut_adj_168( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40283 tens_3__I_16_i188_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40282 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0032) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40283 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCC9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_516 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40284 i16984_3_lut_rep_469_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40265 zpone_3__I_17_i191_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40284 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0F6F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_517 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40285 i23891_2_lut_rep_498_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40286 i1800_2_lut_rep_485_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40285 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEEA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40286 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB244) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_518 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40287 i16606_2_lut_rep_517_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 mod_271_i302_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0004) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_519 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40288 i16944_3_lut_rep_484_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40289 tens_3__I_16_i191_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40288 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h575D) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40289 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1EE1) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_520 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40267 i23889_2_lut_rep_507_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40290 i1623_2_lut_rep_497_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40290 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC642) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_521 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40291 mod_271_i268_3_lut_rep_527_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40292 i20496_2_lut_rep_510_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40291 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h56A9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40292 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0F69) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_522 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40293 i2_4_lut_rep_535( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40294 mod_271_i266_3_lut_4_lut_rep_532( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40293 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1110) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40294 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC6C3) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_523 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40295 i1_4_lut_adj_17( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40296 div_273_i644_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40295 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40296 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFE02) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_524 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40297 i17685_2_lut_rep_353_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40298 div_273_i655_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40297 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEE00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40298 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hABA8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_525 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40299 i24193_3_lut_rep_546( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40300 mux_267_i2_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40299 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAF8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40300 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC5A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_526 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40301 div_273_i448_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40302 i5_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40301 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCCA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40302 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_527 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40303 mod_274_i642_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40304 i2_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40303 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAAC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40304 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8880) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_528 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40305 mod_274_i641_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40306 i7_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40305 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAAC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40306 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_529 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40307 div_273_i576_3_lut_rep_360_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40308 i17691_2_lut_rep_363_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40307 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCCA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40308 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFA00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_530 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40309 i1_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40310 zpone_3__I_21_mux_3_i6_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40309 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB0F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40310 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0CC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_531 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40311 i1_3_lut_rep_262_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40312 zpone_3__I_21_mux_3_i7_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40311 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2CCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40312 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF3C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_532 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40313 div_273_i533_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40314 i7_4_lut_adj_4( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40313 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFE04) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40314 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_533 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40315 i17514_2_lut_rep_359_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40316 i1_2_lut_rep_362_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40315 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEFEC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40316 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFE0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_534 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40164 i3_4_lut_adj_141( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40296 tens_3__I_19_i236_3_lut_rep_169_4_lut( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_535 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40317 i1_2_lut_rep_366_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40318 i17518_2_lut_rep_364_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40317 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFE0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40318 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEAE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_536 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40319 zpzone_3__I_20_i138_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40320 zpzone_3__N_333_3__bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40319 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h96A5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40320 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC642) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_537 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40305 div_273_i492_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40321 i6_4_lut_adj_7( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40321 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_538 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40149 i8_4_lut_adj_62( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40305 div_276_i732_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_539 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40322 i17695_2_lut_rep_367_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40323 div_273_i536_3_lut_rep_365_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40322 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFA00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40323 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCDC8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_540 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40324 i2_4_lut_adj_65( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40325 div_276_i733_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40324 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40325 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAB8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_541 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40326 mod_274_i605_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40327 i2_4_lut_adj_9( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40326 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0E4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40327 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_542 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40301 mod_274_i598_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40164 i6_4_lut_adj_10( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_543 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40328 mod_274_i567_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40329 i2_4_lut_adj_12( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40328 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFE02) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40329 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_544 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40307 mod_274_i530_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40330 i2_4_lut_adj_14( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40330 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_545 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40305 mod_274_i525_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40331 i4_4_lut_adj_15( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40331 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_546 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40316 i1_2_lut_rep_371_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40332 i17528_2_lut_rep_368_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40332 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEF2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_547 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40333 i17697_2_lut_rep_372_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40303 div_273_i496_3_lut_rep_369_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40333 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_548 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40334 zpone_3__I_17_mux_3_i8_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40335 n2_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40334 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB8B8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40335 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC400) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_549 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40164 i7_4_lut_adj_60( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40336 div_276_i692_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40336 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0E2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_550 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40337 div_273_i604_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40338 i1_4_lut_adj_21( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40337 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCD8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40338 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_551 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40327 i2_4_lut_adj_59( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40307 div_276_i695_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_552 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40339 i1_2_lut_rep_375_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40315 i17530_2_lut_rep_373_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40339 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_553 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40340 i17709_2_lut_rep_376_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40303 div_273_i456_3_lut_rep_374_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40340 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC88) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_554 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40341 i1_2_lut_rep_379_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40318 i17538_2_lut_rep_377_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40341 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFA8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_555 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40308 i17713_2_lut_rep_380_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40323 div_273_i415_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_556 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40342 i4_4_lut_adj_135( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40343 div_273_i413_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40342 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40343 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0E2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_557 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40344 i6_4_lut_adj_53( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40336 div_276_i651_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40344 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_558 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40345 i2_4_lut_adj_52( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40307 div_276_i654_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40345 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8880) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_559 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40346 tens_3__I_19_mux_3_i3_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40347 n242_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40346 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCFC0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40347 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEDC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_560 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40323 div_273_i686_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40306 i11_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_561 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40348 i5_3_lut_rep_238( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40323 div_276_i609_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40348 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_562 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40349 i2_4_lut_adj_55( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40303 div_276_i615_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40349 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_563 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40350 i1_2_lut_rep_384_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40351 i17540_2_lut_rep_381_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40350 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFC4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40351 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFAC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_564 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut4 i3_4_lut_adj_97( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40352 div_273_i373_3_lut_rep_383_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40352 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hABA8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_565 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40353 mod_274_i719_3_lut_rep_295_3_lut_4_lut( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40354 i23954_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40353 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3C6C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40354 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_566 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40355 i17715_2_lut_rep_385_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40303 div_273_i376_3_lut_rep_382_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40355 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h544A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_567 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40356 i2269_2_lut_rep_190_4_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40357 i17192_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40356 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h80C8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40357 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00A9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_568 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40331 i4_4_lut_adj_214( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40303 div_276_i572_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_569 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40304 i2_4_lut_adj_49( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40303 div_276_i574_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_570 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40358 i17040_3_lut_rep_395_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40359 i17544_2_lut_rep_386_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40358 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCDCE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40359 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF65) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_571 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40360 i20911_2_lut_rep_334_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40361 div_273_i807_3_lut_rep_339_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40360 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF7F8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40361 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE2F3) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_572 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40152 i3_4_lut_adj_102( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40296 div_276_i530_3_lut_rep_244_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_573 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40345 i2_4_lut_adj_96( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40303 div_276_i534_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_574 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40313 mod_271_i414_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40362 i5_3_lut_adj_47( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40362 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_575 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40363 i17197_3_lut_rep_178_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40364 tens_3__I_19_i214_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40363 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h14FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40364 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5DA2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_576 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40365 i2_3_lut_adj_143( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40366 tens_3__I_19_i213_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40365 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40366 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB4A5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_577 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40349 i2_4_lut_adj_122( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40303 div_276_i494_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_578 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40367 i2_3_lut_rep_252_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40305 div_276_i491_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40367 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_579 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40368 div_273_i295_3_lut_rep_398_4_lut_4_lut( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40369 i20451_2_lut_rep_391_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40368 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB4A5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40369 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0E0D) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_580 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40370 i17031_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40359 i20446_2_lut_rep_393_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40370 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF4F1) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_581 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40371 i1_4_lut_adj_202( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40372 div_273_i806_3_lut_rep_338_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40371 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEF4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40372 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFD31) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_582 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40373 i2428_2_lut_rep_261( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40374 i2480_2_lut_rep_251_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40373 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA8A8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40374 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBBBE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_583 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40375 i23935_2_lut_rep_405_2_lut_3_lut_4_lut_4_lut_4_lut( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40376 i2121_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40375 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFC8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40376 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00BE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_584 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40377 \i24308/GATE ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40378 zpone_3__N_304_8__bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40377 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE2E2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40378 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5746) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_585 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40379 i24155_2_lut_rep_408_3_lut_3_lut_4_lut_4_lut_4_lut_4_lut( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40380 i2117_2_lut_rep_402_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40379 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h73F7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40380 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDCEF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_586 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40381 tens_3__I_19_mux_3_i9_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40382 tens_3__I_19_i143_3_lut_rep_192_3_lut_4_lut( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40381 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEE22) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40382 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF070) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_587 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40383 tens_3__I_19_mux_3_i8_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40384 i1_2_lut_rep_191_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40383 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFC30) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40384 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6C4C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_588 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40385 i17654_2_lut_rep_267_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40386 i9099_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40385 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF8F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40386 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFBC8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_589 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40387 i2_3_lut_rep_269( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40388 div_276_i414_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40387 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40388 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFE04) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_590 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40389 div_273_i254_3_lut_4_lut_4_lut_rep_407_4_lut_4_lut_3_lut( .A(A1), 
    .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40390 i16754_2_lut_rep_401_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40389 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA44) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40390 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2300) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_591 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40391 i7563_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40392 n30_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40391 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFE4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40392 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h20A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_592 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40393 i4439_2_lut_rep_280_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40394 i1_2_lut_rep_270_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40393 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40394 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6CCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_593 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40395 i24161_2_lut_rep_409_3_lut_4_lut_4_lut_4_lut( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40396 i1_2_lut_rep_404_3_lut_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40395 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h090B) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40396 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA5A9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_594 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40296 mod_271_i598_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40397 i1_4_lut_adj_98( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40397 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_595 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40398 tens_3__I_16_mux_3_i8_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40399 n2_bdd_4_lut_adj_99( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40398 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40399 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA200) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_596 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40305 mod_271_i561_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40400 i1_4_lut_adj_103( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40400 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_597 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40401 div_273_mux_3_i16_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40402 div_273_i215_3_lut_rep_411_4_lut_3_lut_4_lut( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40401 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEE44) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40402 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF700) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_598 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40403 mod_271_i528_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40149 i8_4_lut_adj_106( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40403 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0E4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_599 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40312 div_276_mux_3_i15_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40404 i4431_2_lut_rep_283_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40404 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEF4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_600 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40405 div_273_mux_3_i17_3_lut_rep_416( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40406 i1_2_lut_rep_410_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40405 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40406 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5F80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_601 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40305 mod_271_i493_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40344 i7_4_lut_adj_110( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_602 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40313 mod_271_i454_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 i6_4_lut_adj_112( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_603 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40407 i17755_2_lut_rep_423_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40408 i17600_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40407 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFC8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40408 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF3BB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_604 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40409 i17737_2_lut_rep_424_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40301 mod_271_i611_3_lut_rep_422_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40409 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE0E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_605 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40410 i16757_2_lut_rep_206( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40411 ones_3__I_18_i208_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40410 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0515) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40411 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hACA3) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_606 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40375 i17775_2_lut_rep_428_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40412 i17598_2_lut_rep_425_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40412 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFCA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_607 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40413 i17735_2_lut_rep_429_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40414 mod_271_i572_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40413 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF600) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40414 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAB8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_608 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40415 i1_2_lut_rep_433_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40412 i17592_2_lut_rep_430_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40415 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCF8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_609 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40333 i17733_2_lut_rep_434_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40307 mod_271_i535_3_lut_rep_431_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_610 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40341 i1_2_lut_rep_439_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40416 i17588_2_lut_rep_435_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40416 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEFEA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_611 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40417 i17526_2_lut_rep_441_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40303 mod_271_i497_3_lut_rep_437_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40417 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_612 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40321 i4_4_lut_adj_120( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40418 ones_3__I_18_i204_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40418 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hACAC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_613 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40310 ones_3__I_18_i203_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40419 i2_4_lut_adj_119( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40419 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAFC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_614 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40341 i1_2_lut_rep_447_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40351 i17524_2_lut_rep_443_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_615 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40420 ones_3__I_18_i183_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40421 i2_3_lut_rep_207( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40420 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCE31) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40421 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_616 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40417 i16805_2_lut_rep_449_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40303 mod_271_i459_3_lut_rep_444_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_617 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40422 i3_4_lut_adj_174( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40423 zpone_3__I_17_i236_3_lut_rep_448_4_lut( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40422 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40423 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF1E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_618 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40260 i1_2_lut_rep_458_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40424 i16801_2_lut_rep_451_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40424 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEFC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_619 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40333 i17005_2_lut_rep_461_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40305 mod_271_i421_3_lut_rep_455_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_620 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40425 zpone_3__I_17_i213_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40111 i2_3_lut_adj_129( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40425 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9C99) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_621 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40164 i3_4_lut_adj_151( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40352 tens_3__I_16_i236_3_lut_rep_456_4_lut( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_622 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40341 i1_2_lut_rep_476_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40318 i17001_2_lut_rep_466_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_623 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40426 i1_2_lut_4_lut_adj_196( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40427 tens_3__I_19_i188_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40426 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF3F9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40427 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCC9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_624 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40428 mux_160_Mux_0_i7_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40429 i1_2_lut_rep_557_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40428 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC0E2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40429 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0400) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_625 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40430 i5_3_lut_rep_312( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40325 mod_274_i562_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40430 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_626 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40431 i17262_2_lut_rep_478_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40303 mod_271_i383_3_lut_rep_470_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40431 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFC00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_627 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40342 i4_4_lut_adj_158( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40296 mod_271_i376_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_628 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40303 mod_274_i453_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40432 i2_4_lut_adj_145( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40432 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_629 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40433 i2_3_lut_adj_159( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40434 tens_3__I_16_i213_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40433 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40434 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDC23) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_630 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40397 i3_4_lut_adj_176( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40435 mod_274_i489_3_lut_rep_315_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40435 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCD8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_631 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40436 i2_4_lut_adj_203( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40328 mod_274_i490_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40436 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_632 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40437 i7109_2_lut_rep_217_4_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40438 i7020_2_lut_rep_212_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40437 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h80C8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40438 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCFDE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_633 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40439 i1_2_lut_rep_494_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40351 i1_2_lut_rep_482_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40439 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF8A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_634 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40422 i3_4_lut_adj_171( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40328 mod_271_i339_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_635 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40440 i2_3_lut_rep_320_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40305 mod_274_i450_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40440 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_636 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40441 i17270_2_lut_rep_503_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40307 i15723_3_lut_rep_487_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40441 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC883) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_637 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40442 mux_160_Mux_1_i3_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40443 WRITE_HIGH_CNT_0__bdd_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40442 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFACA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40443 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_638 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40444 i17508_2_lut_rep_348_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40260 i17771_2_lut_rep_352_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40444 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFECE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_639 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40445 mod_274_i376_3_lut_4_lut_rep_328_4_lut_3_lut_4_lut( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40446 i23660_3_lut_rep_324_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40445 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6A2A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40446 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_640 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40447 i1_2_lut_rep_522_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40448 i15709_3_lut_rep_514_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40447 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF1A7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40448 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h99C9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_641 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40449 i1_3_lut_rep_526( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40450 i1_2_lut_rep_512_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40449 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h050A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40450 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF20D) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_642 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40451 i24147_2_lut_rep_558_2_lut_3_lut_3_lut_4_lut( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40452 temp1_8__I_0_i208_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40451 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0307) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40452 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE4B1) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_643 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40453 i2_3_lut_rep_594_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40454 temp2_8__I_0_i184_3_lut_4_lut_4_lut_3_lut_4_lut_4_lut( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40453 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA54B) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40454 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_644 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40455 i4_4_lut_adj_170( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40456 i1_4_lut_adj_167( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40455 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFDD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40456 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEFEC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_645 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40457 temp2_8__I_0_i203_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40458 i2_4_lut_adj_169( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40457 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hACA0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40458 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEFEC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_646 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40459 mod_271_i230_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40460 i5957_2_lut_rep_531_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40459 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3D39) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40460 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5514) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_647 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40431 i23814_2_lut_rep_542( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40461 i5952_2_lut_rep_536_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40461 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hABFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_648 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40462 i24123_2_lut_rep_552_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40463 temp2_8__I_0_i208_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40462 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF0B) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40463 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEB41) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_649 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40464 temp2_8__I_0_i186_3_lut_rep_548_4_lut_4_lut( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40465 i23691_3_lut_4_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40464 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h56AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40465 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4F8F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_650 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40466 i17677_3_lut_rep_344( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40296 div_273_i736_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40466 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC8C8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_651 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40467 i2_4_lut_adj_185( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40164 i5_4_lut_adj_180( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40467 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEDC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_652 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40468 i17683_2_lut_rep_347_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40352 div_273_i695_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40468 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC88) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_653 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40469 i20686_4_lut_rep_577_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40470 i24122_2_lut_rep_555_3_lut_4_lut_4_lut_4_lut( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40469 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE0E8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40470 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h07B0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_654 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40471 i15335_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40472 i1_4_lut_adj_184( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40471 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD8D8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40472 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFDF8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_655 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40473 tens_3__I_19_i261_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40419 i2_4_lut_adj_187( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40473 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE4E4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_656 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40310 tens_3__I_19_i257_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40474 i3_4_lut_adj_189( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40474 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEF4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_657 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40307 div_273_i569_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40475 i8_4_lut_adj_197( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40475 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_658 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40316 i17729_2_lut_rep_357_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40315 i17510_2_lut_rep_354_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_659 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40476 i17687_2_lut_rep_358_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40307 div_273_i616_3_lut_rep_355_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40476 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC8C8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_660 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40477 i2_4_lut_adj_213( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut4 i5_4_lut_adj_206( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40477 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFCA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_661 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40478 i14890_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40479 i1_4_lut_adj_209( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40478 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAACC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40479 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_662 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40295 i9_4_lut_adj_194( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40480 i6_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40480 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFEC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_663 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40481 STATE_3__I_0_496_i7_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40482 i2_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40481 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2F20) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40482 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_664 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40483 div_273_i815_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40484 i1_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40483 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBBB8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40484 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAA8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_665 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40485 i24067_3_lut_rep_596( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40486 i14_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40485 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0005) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40486 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDF8A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_666 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40487 i3_4_lut_adj_42( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40488 i1_2_lut_rep_585_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40487 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40488 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0004) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_667 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40489 temp1_8__I_0_i229_3_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40310 mux_267_i4_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40489 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3604) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_668 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40490 i2_4_lut_adj_68( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40491 i1_2_lut_rep_616( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40490 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40491 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCFC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_669 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40301 mod_274_i603_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40400 i6_4_lut_adj_1( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_670 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40492 ones_3__I_18_i186_4_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40493 i1_2_lut_rep_208_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40492 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h998A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40493 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE41B) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_671 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40494 zpone_3__N_246_0__bdd_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40495 i4_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40494 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC333) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40495 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_672 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40496 zpone_3__I_21_i164_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40497 zpone_3__I_21_i183_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40496 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBA45) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40497 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA95) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_673 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40498 mux_267_i1_3_lut_rep_222( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40499 div_276_i860_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40498 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5F0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40499 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h01F1) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_674 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40500 i1_2_lut_rep_248_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40501 i17632_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40500 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h27D8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40501 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1E18) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_675 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40502 i5_4_lut_adj_117( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40503 i20998_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40502 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40503 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h47B8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_676 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40164 i1_4_lut_adj_130( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40504 i17462_2_lut_rep_226( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40504 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_677 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40505 zpone_3__I_21_i145_3_lut_rep_254_4_lut_4_lut( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40418 zpone_3__I_21_mux_3_i5_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40505 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF10C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_678 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40506 ones_3__I_18_i230_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40507 div_276_i859_3_lut_rep_225_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40506 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA5AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40507 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDDD8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_679 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40508 i20709_2_lut_rep_246_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40383 zpone_3__I_21_mux_3_i3_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40508 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFC3) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_680 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40405 div_276_mux_3_i4_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40509 i1_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40509 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAFC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_681 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40510 i23938_3_lut_2_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40511 zpone_3__I_21_i162_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40510 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40511 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0E1) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_682 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40512 div_273_i489_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40422 i6_4_lut_adj_5( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40512 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFE10) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_683 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40513 i2_2_lut_4_lut_adj_140( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40343 tens_3__I_19_i237_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40513 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_684 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40338 i5_4_lut_adj_192( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40296 tens_3__I_19_i234_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_685 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40514 i1_4_lut_adj_198( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40352 tens_3__I_19_i240_3_lut_rep_168_4_lut( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40514 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAF8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_686 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40515 zpzone_3__I_20_i135_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40516 zpzone_3__N_333_3__bdd_4_lut_24477( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40515 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0004) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40516 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0940) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_687 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40517 mod_274_i718_3_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40518 zpzone_3__N_333_3__bdd_4_lut_24476( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40517 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2CCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40518 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2C34) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_688 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40328 div_273_i570_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40414 div_273_i531_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_689 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40519 div_273_i818_3_lut_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40520 mux_269_i1_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40519 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h11DD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40520 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7272) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_690 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40303 div_276_i685_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40521 i23759_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40521 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_691 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40307 div_273_i568_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40307 div_273_i529_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_692 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40313 div_273_i491_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40305 div_273_i530_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_693 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40522 i2_4_lut_adj_128( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40414 div_276_i736_3_lut_rep_228_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40522 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_694 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40523 i23877_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40344 i23927_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40523 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_695 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40512 div_273_i567_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40326 div_273_i528_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_696 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40313 div_273_i571_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40307 div_273_i532_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_697 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40512 div_273_i565_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40296 div_273_i526_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_698 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40524 i24090_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40525 i7_4_lut_adj_6( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40524 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40525 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_699 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40414 mod_274_i634_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40111 i23887_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_700 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40301 mod_274_i638_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40475 i23810_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_701 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40526 i1_4_lut_adj_121( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40527 div_276_i858_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40526 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEFAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40527 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0EE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_702 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40513 i1_2_lut_4_lut_adj_144( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40528 div_273_i812_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40528 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF5E4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_703 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40306 i6_4_lut_adj_134( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40512 div_276_i726_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_704 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40529 div_273_i574_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40337 div_273_i535_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40529 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCD0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_705 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40310 div_276_mux_3_i5_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40388 div_276_i737_3_lut_rep_227_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_706 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40530 i23604_2_lut( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40475 i23893_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40530 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCFC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_707 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40531 div_273_i454_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut4 i5_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40531 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE0E2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_708 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40298 div_273_i689_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40495 i23923_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_709 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40328 div_273_i682_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40532 i23869_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40532 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_710 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40533 div_273_i694_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40523 i23873_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40533 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF1C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_711 ( input D1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40139 i23731_2_lut( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40149 i23919_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_712 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40534 mod_271_i609_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40397 i23917_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40534 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0A2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_713 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40343 mod_271_i600_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40342 i23859_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_714 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40414 mod_271_i607_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40535 i23717_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40535 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_715 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40145 i23709_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40295 i23913_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_716 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40536 i24069_2_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40537 i16608_2_lut_rep_617( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40536 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1300) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40537 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_717 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40538 i4_4_lut_adj_36( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40539 i1_2_lut_rep_561_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40538 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40539 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_718 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40540 i23567_2_lut_rep_566_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40541 i16644_2_lut_rep_618( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40540 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40541 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_719 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40542 i166_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40421 i23650_2_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40542 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF02) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_720 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40543 i24191_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40544 i24080_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40543 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40544 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_721 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40545 i20604_2_lut_rep_175_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40546 tens_3__I_19_i211_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40545 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40546 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAA9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_722 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40547 div_273_i566_3_lut_rep_361_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40388 div_273_i527_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40547 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFE10) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_723 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40548 i23883_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40549 i23783_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40548 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40549 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_724 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40388 mod_274_i560_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40295 i5_4_lut_adj_11( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_725 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40336 div_273_i573_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40550 div_273_i534_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40550 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAB0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_726 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40435 mod_274_i527_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40551 i4_4_lut_adj_13( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40551 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_727 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40383 tens_3__I_19_mux_3_i6_3_lut_rep_195( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40552 tens_3__I_19_i190_3_lut_rep_183_4_lut( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40552 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3C36) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_728 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut4 i5_4_lut_adj_133( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40512 div_276_i727_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_729 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40303 div_276_i691_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40352 div_276_i730_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_730 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40301 div_276_i690_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40388 div_276_i729_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_731 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40301 div_276_i696_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40512 div_276_i735_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_732 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40326 div_273_i488_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40332 i2_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_733 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40343 div_276_i686_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40512 div_276_i725_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_734 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40553 i1_2_lut_4_lut_adj_149( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40554 div_273_i811_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40553 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40554 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCFCA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_735 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40301 div_276_i689_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40388 div_276_i728_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_736 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40328 div_273_i451_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40305 div_273_i490_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_737 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40550 div_273_i614_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40149 i6_4_lut_adj_18( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_738 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40303 div_273_i607_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40551 i7_4_lut_adj_19( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_739 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40334 div_276_mux_3_i6_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40521 i1_2_lut_4_lut_adj_20( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_740 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40303 div_273_i455_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40555 div_273_i494_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40555 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE0E4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_741 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40303 div_273_i572_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40421 i5_3_lut_adj_23( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_742 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40556 i6_4_lut_adj_63( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40305 div_276_i688_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40556 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_743 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40557 div_273_i414_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40307 div_273_i453_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40557 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC8CA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_744 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40313 div_273_i411_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40326 div_273_i450_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_745 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40334 div_276_mux_3_i3_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40558 n288_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40558 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_746 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40296 div_273_i410_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40303 div_273_i449_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_747 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40553 i1_2_lut_4_lut_adj_152( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40559 div_273_i810_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40559 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_748 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40560 i20864_2_lut_rep_205_3_lut_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40527 div_276_i857_3_lut_rep_223_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40560 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAAF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_749 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40296 div_276_i648_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40547 div_276_i687_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_750 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40303 div_276_i655_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40307 div_276_i694_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_751 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40561 mux_267_i3_3_lut_rep_197( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40562 cycledata_46__N_70_3__bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40561 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBB88) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40562 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h057A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_752 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40563 i1_4_lut_adj_39( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40321 i17557_2_lut_rep_595_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40563 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2E00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_753 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 i1_2_lut_4_lut_adj_57( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40471 div_276_mux_3_i10_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_754 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40303 div_273_i656_3_lut_rep_349_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40381 div_273_mux_3_i5_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_755 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40478 div_276_mux_3_i7_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40553 i1_2_lut_4_lut_adj_25( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_756 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40352 div_276_i607_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40412 i2_2_lut_4_lut_adj_26( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_757 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40352 div_273_i615_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40550 div_273_i654_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_758 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40564 i2_4_lut_rep_564_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40334 \i20/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40564 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA8A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_759 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40547 div_273_i370_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40352 div_273_i409_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_760 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40343 div_276_i610_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40296 div_276_i649_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_761 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40422 i4_4_lut_adj_155( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40296 div_273_i412_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_762 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40475 i6_4_lut_adj_61( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40325 div_276_i652_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_763 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40305 div_276_i608_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40296 div_276_i647_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_764 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40377 div_273_mux_3_i11_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40307 div_273_i416_3_lut_rep_378_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_765 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40337 div_276_i611_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40296 div_276_i650_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_766 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40565 i20869_2_lut_rep_203_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40566 div_276_i856_3_lut_rep_224_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40565 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEB00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40566 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFE54) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_767 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40513 i1_2_lut_4_lut_adj_154( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40559 div_273_i809_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_768 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40567 i1_2_lut_rep_575_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40544 i24099_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40567 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFBF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_769 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40307 div_276_i614_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40296 div_276_i653_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_770 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40307 div_276_i617_3_lut_rep_236_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40568 div_276_i656_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40568 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCDC8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_771 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40405 div_276_mux_3_i8_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40521 i1_2_lut_4_lut_adj_27( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_772 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40307 mod_274_i646_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40398 mod_274_i683_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_773 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40569 div_273_i650_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40570 i10_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40569 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF1E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40570 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_774 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40403 div_273_i653_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 i8_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_775 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40547 div_276_i573_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40303 div_276_i612_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_776 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40331 i23881_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40164 i23929_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_777 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40422 i5_4_lut_adj_54( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40303 div_276_i613_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_778 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40561 n28024_bdd_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40571 cycledata_31__N_74_3__bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40571 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h161E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_779 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40267 i17767_2_lut_rep_346_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40401 div_273_mux_3_i4_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_780 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40572 div_273_i334_4_lut_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40412 i1_2_lut_4_lut_adj_28( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40572 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0FC3) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_781 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40328 div_276_i577_3_lut_rep_239_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40337 div_276_i616_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_782 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40573 div_273_i333_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40326 div_273_i372_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40573 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC63) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_783 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40574 ones_3__I_18_i142_3_lut_rep_214_4_lut_4_lut( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40575 div_276_i855_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40574 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h998C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40575 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFE0E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_784 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40576 i1_2_lut_rep_388_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40577 div_273_i375_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40576 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDD32) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40577 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA8B) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_785 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40578 div_273_i332_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40414 div_273_i371_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40578 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAA9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_786 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40579 i1_2_lut_3_lut_4_lut_adj_157( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40580 div_273_i808_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40579 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBBBE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40580 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAFC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_787 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut4 i4_4_lut_adj_56( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40397 i1_2_lut_rep_237_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_788 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40581 i20809_2_lut_3_lut_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40582 i2_4_lut_adj_29( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40581 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF6F9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40582 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0F05) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_789 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40298 div_273_i683_3_lut_rep_345_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40164 i1_4_lut_adj_30( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_790 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40328 div_273_i688_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40502 i8_4_lut_adj_31( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_791 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40326 div_273_i691_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40532 i9_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_792 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40352 div_273_i687_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40551 i7_4_lut_adj_32( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_793 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40583 div_273_i335_3_lut_rep_389_4_lut_4_lut( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40584 div_273_i374_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40583 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6362) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40584 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA8AC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_794 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40585 i17743_2_lut_rep_343_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40586 div_273_mux_3_i3_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40585 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40586 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFA50) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_795 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40334 div_276_mux_3_i9_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40587 i1_2_lut_4_lut_adj_33( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40587 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEBA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_796 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40326 div_276_i532_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40325 div_276_i571_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_797 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40307 div_276_i531_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40301 div_276_i570_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_798 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40403 div_276_i529_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40305 div_276_i568_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_799 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40381 tens_3__I_19_mux_3_i7_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40588 i2339_2_lut_rep_185_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40588 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF1E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_800 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40589 i1_3_lut_rep_588( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40590 i1_4_lut_adj_34( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40589 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0202) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40590 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4440) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_801 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40591 i28_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40592 i1_2_lut_adj_35( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40591 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFADD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40592 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDDDD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_802 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40593 ones_3__I_18_i120_3_lut_rep_219_4_lut_3_lut( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40566 div_276_i854_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40593 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCF00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_803 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40343 div_276_i536_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40326 div_276_i575_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_804 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40313 div_276_i537_3_lut_rep_243_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40301 div_276_i576_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_805 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40295 i1_2_lut_rep_579_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40321 i4_4_lut_adj_37( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_806 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40594 i1_4_lut_adj_181( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40346 i15338_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40594 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFC8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_807 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40595 i2_3_lut_rep_394( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40596 i20904_1_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40595 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40596 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h550C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_808 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40115 i1_2_lut_rep_245( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40412 i1_2_lut_4_lut_adj_43( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_809 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40597 i2_3_lut_rep_589_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40598 mux_160_Mux_1_i10_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40597 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBFFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40598 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0522) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_810 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40599 i4_4_lut_adj_46( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40600 i1_4_lut_adj_45( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40599 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40600 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF8F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_811 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40601 div_273_mux_3_i13_3_lut_rep_418( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40602 i20461_2_lut_rep_390_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40601 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFA0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40602 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF4F5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_812 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40534 mod_271_i381_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40475 i4_4_lut_adj_48( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_813 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40603 div_273_i293_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40604 i20469_2_lut_rep_387_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40603 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA4A5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40604 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFBFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_814 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40605 i10742_2_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40606 GET_TMP_CNT_0__bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40605 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40606 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC081) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_815 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40296 tens_3__I_19_i235_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40607 tens_3__I_19_i212_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40607 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCC9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_816 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40383 tens_3__I_19_mux_3_i4_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40608 i17368_2_lut_rep_172_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40608 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBEBB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_817 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40609 i1_2_lut_rep_173_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40610 tens_3__I_19_i239_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40609 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF1A5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40610 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA8AB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_818 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40611 i4442_2_lut_rep_277_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40612 div_276_mux_3_i16_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40611 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3336) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40612 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFC0C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_819 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40613 i17707_2_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40601 div_273_mux_3_i2_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40613 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEEA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_820 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40614 i2_3_lut_rep_567_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40615 i1_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40614 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0008) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40615 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC0CC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_821 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40616 i2_3_lut_4_lut_adj_90( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40617 i1_2_lut_rep_186_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40616 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0008) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40617 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC9CB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_822 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40618 i20589_2_lut_rep_180_3_lut_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40440 i20612_2_lut_rep_174_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40618 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEBEB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_823 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40336 div_276_i496_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40336 div_276_i535_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_824 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40619 i17728_2_lut_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40527 div_276_i853_3_lut_rep_221_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40619 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_825 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40620 n27962_bdd_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40621 WRITE_HIGH_CNT_0__bdd_4_lut_24287( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40620 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40621 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3233) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_826 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40622 div_273_i292_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40623 i16740_1_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40622 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA8A9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40623 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0101) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_827 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40624 div_273_i255_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40625 i1_2_lut_4_lut_adj_58( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40624 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2D3C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40625 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDEDD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_828 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40626 i23615_2_lut_rep_256_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40343 div_276_i490_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40626 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_829 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40627 i1_2_lut_rep_218_3_lut_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40628 div_276_i852_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40627 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3C0C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40628 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF3E2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_830 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40601 div_276_i454_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40301 div_276_i493_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_831 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40398 div_276_i456_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40303 div_276_i495_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_832 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40381 div_276_mux_3_i11_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40296 div_276_i497_3_lut_rep_247_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_833 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40398 div_276_i453_3_lut_rep_257( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40414 div_276_i492_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_834 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40629 i1_2_lut_3_lut_4_lut_adj_177( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40630 i1_2_lut_adj_67( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40629 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0004) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40630 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA0A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_835 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40631 div_276_i452_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40338 i1_2_lut_rep_249_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40631 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_836 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40632 i1_2_lut_rep_587_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40633 n5_bdd_4_lut_24285( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40632 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0A0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40633 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4419) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_837 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40634 i1_2_lut_4_lut_adj_191( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40635 i2_3_lut_adj_69( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40634 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40635 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_838 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40636 i2_3_lut_rep_583( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40637 i1_4_lut_adj_70( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40636 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40637 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAF8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_839 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40638 i2_3_lut_adj_71( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40639 i17763_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40638 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40639 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_840 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40638 i2_3_lut_rep_592( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40640 i1_3_lut_adj_72( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40640 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE0E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_841 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40641 i138_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40113 equal_558_i6_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40641 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hABA8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_842 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40642 equal_560_i5_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40643 i136_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40642 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF33) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40643 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF1E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_843 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40644 equal_565_i5_2_lut_rep_611( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40645 i137_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40644 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAFAF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40645 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hABA8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_844 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40601 i8888_2_lut_rep_400_4_lut_4_lut_4_lut_3_lut_4_lut_4_lut_4_lut_3_lut
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40646 div_273_i294_3_lut_rep_396_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40646 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9959) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_845 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40473 div_276_mux_3_i12_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40398 div_276_i457_3_lut_rep_255( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_846 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40440 i23614_3_lut_rep_259_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40412 i1_2_lut_4_lut_adj_77( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_847 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40647 i16597_2_lut_rep_610( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40648 i139_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40647 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40648 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCEC4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_848 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40641 i142_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40649 equal_562_i6_2_lut( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40649 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF3F3) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_849 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40142 i9450_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40650 i1_4_lut_adj_80( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40650 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8A20) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_850 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40601 div_273_mux_3_i14_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40651 i10200_1_lut_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40651 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3363) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_851 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40652 i23936_3_lut_rep_406_3_lut_4_lut_4_lut_4_lut( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40653 i1_2_lut_rep_397_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40652 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40653 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA9AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_852 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40491 equal_563_i6_2_lut_rep_609( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40643 i144_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_853 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40570 i1_2_lut_rep_550_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40654 i24071_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40654 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_854 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40655 i24093_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40656 i1_2_lut_adj_85( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40655 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0004) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40656 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_855 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40601 zpone_3__I_21_mux_3_i4_3_lut_rep_268( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40657 i17227_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40657 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5401) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_856 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40658 i20975_2_lut_rep_574_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40659 i2_4_lut_adj_88( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40658 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFDF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40659 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00C2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_857 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40660 i24138_2_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40147 i24139_2_lut( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40660 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDFFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_858 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40454 i2_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40661 zpone_3__I_21_i144_3_lut_4_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40661 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0C58) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_859 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40346 div_276_mux_3_i13_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40444 i1_2_lut_4_lut_adj_89( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_860 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40662 mux_269_i2_3_lut_rep_275_4_lut_4_lut( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40663 cycledata_15__N_78_0__bdd_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40662 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h287D) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40663 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2B2B) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_861 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40664 i23613_2_lut_rep_273_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40301 div_276_i417_3_lut_rep_263_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40664 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5700) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_862 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40665 div_276_i374_3_lut_4_lut_4_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40435 div_276_i413_3_lut_rep_265_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40665 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3700) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_863 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40666 i2_4_lut_adj_138( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40336 div_276_i415_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40666 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8880) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_864 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40405 div_276_i455_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40403 div_276_i416_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_865 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40667 tens_3__I_19_i215_4_lut_3_lut_rep_179_4_lut( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40312 tens_3__I_19_mux_3_i5_3_lut_rep_194( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40667 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC34) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_866 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40668 i20919_2_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40381 \i24227/GATE ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40668 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFBFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_867 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40669 mux_269_i4_3_lut_rep_276( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40670 ser_N_380_0__bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40669 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0FCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40670 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDC66) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_868 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40401 div_276_mux_3_i14_3_lut_rep_285( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40671 i2_3_lut_4_lut_adj_91( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40671 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_869 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40672 mod_271_i686_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40673 mod_271_i648_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40672 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA5B0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40673 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCACA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_870 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40674 i4993_2_lut_rep_284( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40675 i17694_2_lut_rep_264_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40674 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40675 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC40) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_871 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40676 temp2_8__I_0_i230_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40116 mux_269_i3_3_lut_rep_274( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40676 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h96F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_872 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40677 mod_271_i649_3_lut_rep_419_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40152 i12_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40677 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF099) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_873 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40513 i3_2_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40570 i11_4_lut_adj_92( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_874 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40569 mod_271_i610_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40678 i7_4_lut_adj_93( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40678 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_875 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40679 temp2_8__I_0_i229_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40680 i23972_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40679 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6C3C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40680 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC044) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_876 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40388 mod_271_i608_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40551 i9_4_lut_adj_94( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_877 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40681 i2_3_lut_4_lut_adj_109( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40682 i16753_1_lut_2_lut_4_lut_4_lut_4_lut_3_lut_4_lut_4_lut_4_lut_3_lut
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40681 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40682 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h330F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_878 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40683 mod_271_i571_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40314 i6_4_lut_adj_100( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40683 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCDC0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_879 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40586 div_276_mux_3_i17_3_lut_rep_286( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40684 i4449_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40684 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3C6C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_880 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40323 mod_271_i565_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40306 i7_4_lut_adj_101( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_881 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40685 i1_2_lut_rep_279_2_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40686 i3_4_lut_rep_282( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40685 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB847) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40686 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0051) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_882 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40687 n170_bdd_4_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40688 zpzone_3__I_20_i155_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40687 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40688 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h37CC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_883 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40689 mod_271_i533_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40502 i6_4_lut_adj_104( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40689 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEE04) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_884 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40512 mod_271_i531_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40690 i5_3_lut_adj_105( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40690 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_885 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40343 mod_271_i489_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40331 i6_4_lut_adj_107( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_886 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40303 mod_271_i492_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40421 i5_3_lut_adj_108( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_887 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40691 temp1_8__I_0_i230_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40692 i17418_2_lut_rep_196_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40691 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC2D2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40692 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEDC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_888 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40693 i2_3_lut_rep_337( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40694 n382_bdd_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40693 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40694 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h99AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_889 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40313 mod_271_i450_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40551 i6_4_lut_adj_111( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_890 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40695 mux_268_i1_4_lut_rep_167( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40696 cycledata_63__N_66_2__bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40695 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF5E4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40696 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h073C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_891 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40557 mod_271_i419_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40397 i5_4_lut_adj_113( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_892 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40328 mod_271_i566_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40351 i23725_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_893 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40478 ones_3__I_18_i209_3_lut_rep_198( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40697 ones_3__I_18_i229_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40697 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h36CC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_894 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40698 i1_4_lut_adj_118( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40699 i17482_2_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40698 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40699 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCC0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_895 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40296 mod_271_i564_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40414 mod_271_i601_3_lut_rep_421_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_896 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40343 mod_271_i569_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40303 mod_271_i606_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_897 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40326 mod_271_i562_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40414 mod_271_i599_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_898 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40700 i17085_2_lut_rep_457_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40673 zpone_3__I_17_mux_3_i4_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40700 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDEDD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_899 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40296 mod_271_i567_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40323 mod_271_i604_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_900 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40326 mod_271_i568_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40326 mod_271_i605_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_901 ( input D1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40701 i20973_2_lut_rep_571( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40307 mod_271_i573_3_lut_rep_426_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40701 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h55AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_902 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40547 mod_271_i526_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40301 mod_271_i563_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_903 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40702 ones_3__I_18_i163_3_lut_rep_209_4_lut( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40703 i20879_2_lut_rep_202_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40702 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA65) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40703 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCEC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_904 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40326 mod_271_i488_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40318 i4_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_905 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40326 mod_271_i487_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40313 mod_271_i524_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_906 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40584 mod_271_i495_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40305 mod_271_i532_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_907 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40326 mod_271_i490_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40326 mod_271_i527_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_908 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40566 div_273_i817_3_lut_rep_340_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40704 zpzone_3__I_20_i156_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40704 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h36C9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_909 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40314 i5_4_lut_adj_208( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40705 i21007_2_lut_rep_436_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40705 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_910 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40706 mod_271_i457_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40388 mod_271_i494_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40706 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFA02) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_911 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40338 i5_4_lut_adj_183( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40707 i20992_2_lut_rep_440_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40707 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_912 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40708 mod_274_i377_3_lut_4_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40709 i2_4_lut_adj_123( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40708 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1AF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40709 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_913 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40296 mod_271_i453_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40710 i2_2_lut_4_lut_adj_124( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40710 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFDF8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_914 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40418 zpone_3__I_17_mux_3_i2_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40711 i23584_3_lut_rep_446( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40711 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE0E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_915 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40612 i14893_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40712 i23585_2_lut_rep_438_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40712 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFA8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_916 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40713 ones_3__I_18_i162_3_lut_4_lut_rep_211( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40714 i16756_1_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40713 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA95) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40714 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0005) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_917 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40296 mod_271_i418_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40336 mod_271_i455_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_918 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40303 mod_271_i415_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40337 mod_271_i452_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_919 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40715 i1_2_lut_rep_450_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40716 i2_2_lut_4_lut_adj_125( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40715 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFB0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40716 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFB8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_920 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40717 zpone_3__I_17_i214_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40337 zpone_3__I_17_i237_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40717 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h758A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_921 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40405 zpone_3__I_17_i257_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40303 zpone_3__I_17_i234_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_922 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40718 i1_4_lut_adj_207( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40568 zpone_3__I_17_i240_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40718 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCF8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_923 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40719 i1_2_lut_rep_459_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40610 i14889_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40719 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAB99) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_924 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40383 i14892_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40328 zpone_3__I_17_i235_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_925 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40405 tens_3__I_16_mux_3_i2_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40720 i1_3_lut_rep_452( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40720 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCC0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_926 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40116 i28_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40721 i23635_3_lut_rep_453( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40721 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAA0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_927 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40301 tens_3__I_16_i240_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40722 i23636_2_lut_rep_442_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40722 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCEC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_928 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40723 zpone_3__I_17_i215_4_lut_3_lut_rep_472_4_lut( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40724 zpone_3__I_17_i238_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40723 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC3C4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40724 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0C4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_929 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40725 i1_2_lut_rep_462_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40553 i2_2_lut_4_lut_adj_127( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40725 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEFAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_930 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40381 mod_274_i681_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40726 i7408_2_lut_rep_297_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40726 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3C6C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_931 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40296 mod_271_i380_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40512 mod_271_i417_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_932 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40381 mod_274_i682_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40727 i2_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40727 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_933 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40728 div_273_i816_3_lut_rep_341_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40729 mod_274_i721_3_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40728 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFE54) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40729 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA6A6) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_934 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40296 mod_271_i379_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40336 mod_271_i416_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_935 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40310 mod_274_i684_3_lut_rep_303( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40730 mod_274_i720_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40730 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA9A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_936 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40448 zpone_3__I_17_i189_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40731 zpone_3__I_17_i211_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40731 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAA9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_937 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40346 tens_3__I_16_i257_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40569 tens_3__I_16_i234_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_938 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40414 mod_274_i635_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40710 i23569_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_939 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40732 tens_3__I_16_i214_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40313 tens_3__I_16_i237_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40732 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h785A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_940 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40733 i1_2_lut_rep_471_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40577 i15334_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40733 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA9D) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_941 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40435 mod_274_i600_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40351 i2_2_lut_4_lut_adj_132( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_942 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40334 i15337_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40343 tens_3__I_16_i235_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_943 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40734 tens_3__I_16_i215_4_lut_3_lut_rep_488_4_lut( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40735 tens_3__I_16_i238_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40734 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAB44) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40735 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFC04) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_944 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40397 i7_4_lut_adj_193( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40305 mod_274_i640_3_lut_rep_304_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_945 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40736 i20339_2_lut_rep_468_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40737 zpone_3__I_17_i212_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40736 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF900) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40737 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFE01) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_946 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40301 mod_274_i607_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40305 mod_274_i644_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_947 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40307 mod_274_i602_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40305 mod_274_i639_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_948 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40738 ones_3__I_18_i141_3_lut_4_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40739 i1_2_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40738 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3064) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40739 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFDE3) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_949 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40313 mod_274_i608_3_lut_rep_308_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40307 mod_274_i645_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_950 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40305 mod_274_i606_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40414 mod_274_i643_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_951 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40305 mod_274_i599_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40307 mod_274_i636_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_952 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40740 i20334_2_lut_rep_474_3_lut_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40367 i20357_2_lut_rep_460_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40740 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFA5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_953 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40115 i1_2_lut_rep_309( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40351 i2_2_lut_4_lut_adj_136( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_954 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40559 div_273_i813_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40521 i1_2_lut_4_lut_adj_137( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_955 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40400 i6_4_lut_adj_186( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40165 i20637_2_lut_rep_166( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_956 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40741 i1_2_lut_rep_578_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40742 n27964_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40741 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBFBF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40742 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0B08) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_957 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40336 mod_274_i564_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40305 mod_274_i601_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_958 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40743 zpone_3__I_17_i167_3_lut_rep_496_4_lut_4_lut( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40377 zpone_3__I_17_mux_3_i7_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40743 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0EF5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_959 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40744 i1_2_lut_rep_569_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40745 i1_2_lut_rep_597( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40744 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40745 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2222) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_960 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40425 tens_3__I_16_i189_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40546 tens_3__I_16_i211_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_961 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40400 i1_2_lut_rep_311_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40553 i1_2_lut_4_lut_adj_142( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_962 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40746 i1_2_lut_rep_480_2_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40747 i20349_2_lut_rep_464_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40746 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCA35) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40747 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFECC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_963 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40325 mod_274_i529_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40301 mod_274_i566_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_964 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40435 mod_274_i526_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40305 mod_274_i563_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_965 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40343 mod_274_i528_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40435 mod_274_i565_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_966 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40325 mod_274_i532_3_lut_rep_313_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40435 mod_274_i569_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_967 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40414 mod_274_i531_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40435 mod_274_i568_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_968 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40343 mod_271_i340_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40326 mod_271_i377_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_969 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40301 mod_271_i341_3_lut_rep_486_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40403 mod_271_i378_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_970 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40301 mod_274_i524_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40325 mod_274_i561_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_971 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40748 i20210_2_lut_rep_483_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40607 tens_3__I_16_i212_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40748 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE0D0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_972 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40346 tens_3__I_16_mux_3_i4_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40749 i17165_2_lut_rep_467_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40749 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCEFD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_973 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40343 mod_274_i486_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40435 mod_274_i523_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_974 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40750 i1796_2_lut_rep_491_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40751 i1_2_lut_4_lut_adj_147( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40750 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF1FE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40751 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF59) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_975 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40752 i20205_2_lut_rep_489_3_lut_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40753 i20228_2_lut_rep_473_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40752 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAAF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40753 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_976 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40336 mod_274_i452_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40754 i1_2_lut_4_lut_adj_148( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40754 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFD8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_977 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40755 mod_271_i304_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40716 i1_2_lut_4_lut_adj_150( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40755 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC9C3) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_978 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40301 mod_274_i451_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40403 mod_274_i488_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_979 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40301 mod_274_i454_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40325 mod_274_i491_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_980 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40756 n27818_bdd_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40532 n283_bdd_4_lut_24250( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40756 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEE4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_981 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40547 mod_274_i456_3_lut_rep_318_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40303 mod_274_i493_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_982 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40303 mod_274_i455_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40301 mod_274_i492_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_983 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40757 i1_2_lut_rep_492_2_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40339 i20220_2_lut_rep_477_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40757 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAC53) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_984 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40381 zpone_3__I_17_mux_3_i6_3_lut_rep_530( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40758 zpone_3__I_17_i190_3_lut_rep_481_4_lut( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40758 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h51AE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_985 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40759 i23661_2_lut_rep_323_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40336 mod_274_i449_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40759 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFE00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_986 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40760 tens_3__I_16_i167_3_lut_rep_504_4_lut_4_lut( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40625 i1_2_lut_4_lut_adj_153( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40760 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h55B9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_987 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40761 i15711_3_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40303 i15713_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40761 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC36) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_988 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40762 mod_274_i413_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40523 i1_2_lut_rep_319_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40762 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFE00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_989 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40763 i2_3_lut_4_lut_adj_161( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40357 i16979_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40763 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0400) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_990 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40764 i17628_2_lut_rep_326_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40765 mod_274_i417_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40764 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEAAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40765 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC5A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_991 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40766 mod_274_i378_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40310 mod_274_i415_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40766 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h999A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_992 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40312 tens_3__I_16_mux_3_i6_3_lut_rep_539( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40767 tens_3__I_16_i190_3_lut_rep_493_4_lut( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40767 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6366) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_993 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40768 mod_274_i379_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40601 mod_274_i416_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40768 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC3D2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_994 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40769 i17266_2_lut_rep_508_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40706 i15710_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40769 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCFED) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_995 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40770 i1_2_lut_rep_509_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40771 zpone_3__I_17_i166_3_lut_4_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40770 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h38F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40771 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h11E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_996 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40772 i1_4_lut_adj_160( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40773 i24083_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40772 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFE00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40773 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0013) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_997 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40774 mod_271_i267_3_lut_rep_525_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40775 mod_271_i303_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40774 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h595A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40775 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCC9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_998 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40310 tens_3__I_16_mux_3_i7_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40776 i1619_2_lut_rep_499_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40776 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF36) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_999 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40777 i2_3_lut_4_lut_adj_164( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40778 i16939_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40777 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40778 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3201) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1000 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40779 i20493_2_lut_rep_516_3_lut_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40780 i20516_2_lut_rep_501_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40779 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEDD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40780 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFEC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1001 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40781 i24060_2_lut_rep_524_2_lut( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40782 i20508_2_lut_rep_506_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40781 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9999) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40782 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1002 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40783 i1_2_lut_rep_523_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40784 tens_3__I_16_i166_3_lut_4_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40783 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h64CC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40784 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h03A8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1003 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40785 mod_271_i265_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40707 i2_3_lut_rep_521( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40785 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAA9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1004 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40786 mod_271_i229_3_lut_4_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40787 i1_2_lut_4_lut_4_lut_adj_163( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40786 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h444A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40787 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDE9F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1005 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40788 n4495_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40789 i17782_3_lut_rep_327_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40788 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4C00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40789 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1006 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40790 i1_2_lut_2_lut_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40475 i5_4_lut_adj_166( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40790 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5AA5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1007 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40791 i1_2_lut_3_lut_adj_172( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40792 i16664_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40791 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0030) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40792 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2221) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1008 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40793 i1_3_lut_adj_178( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40794 i23898_3_lut_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40793 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAF00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40794 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1009 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40795 i1_3_lut_rep_543_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40796 i23897_2_lut_rep_540_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40795 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0FC0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40796 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEEC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1010 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40797 i24118_2_lut_rep_553_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40798 temp2_8__I_0_i204_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40797 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5504) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40798 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF808) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1011 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40799 i1_2_lut_3_lut_adj_211( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40800 i24137_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40799 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF3) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40800 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA02) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1012 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40570 i2_3_lut_4_lut_adj_182( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40636 i2_3_lut_rep_565( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1013 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40801 i10713_2_lut_rep_615( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40802 i1_2_lut_4_lut_adj_175( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40801 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5050) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40802 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1014 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40326 div_273_i735_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40639 i17667_3_lut_rep_342( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1015 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40403 div_273_i645_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40313 div_273_i684_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1016 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40301 div_273_i651_3_lut_rep_351_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40301 div_273_i690_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1017 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40307 div_273_i646_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40325 div_273_i685_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1018 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40803 i1_3_lut_rep_591_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40322 i23797_2_lut_rep_570_2_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40803 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3388) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1019 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40804 i1_3_lut_rep_601( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40805 i20255_2_lut_2_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40804 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA22) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40805 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1E1E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1020 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40806 n8_bdd_3_lut_rep_563_4_lut_3_lut_4_lut_4_lut( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40807 temp2_8__I_0_i185_3_lut_4_lut_3_lut_4_lut_4_lut( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40806 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h451A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40807 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA02C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1021 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40808 i1_2_lut_rep_573_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40809 i1_2_lut_rep_551_3_lut_4_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40808 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2400) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40809 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0FB4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1022 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40305 div_273_i610_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40351 i6_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1023 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40301 div_273_i612_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40509 i2_2_lut_4_lut_adj_188( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1024 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40810 i24116_2_lut_rep_612( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40811 temp2_8__I_0_i209_3_lut_rep_545_4_lut( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40810 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0505) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40811 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD1E2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1025 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40343 div_273_i609_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40414 div_273_i648_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1026 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40296 div_273_i613_3_lut_rep_356_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40303 div_273_i652_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1027 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40313 div_273_i608_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40337 div_273_i647_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1028 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40812 i1_3_lut_adj_205( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40813 i28_3_lut_adj_204( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40812 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC88) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40813 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF5A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1029 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40814 tens_3__I_19_i167_3_lut_rep_187_4_lut_4_lut( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40815 i23900_3_lut_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40814 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5B4B) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40815 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1030 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40816 mod_271_i685_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40817 i23958_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40816 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3604) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40817 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFC8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1031 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40818 i1_2_lut_rep_302_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40819 i1_2_lut_rep_301_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40818 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFBF8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40819 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4B78) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1032 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40820 i1_2_lut_rep_495_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40821 i23892_3_lut_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40820 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE1E5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40821 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8880) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1033 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40820 i1_2_lut_rep_502_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40822 i23890_3_lut_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40822 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8880) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1034 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40823 i23906_3_lut_2_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40824 i1_2_lut_rep_213_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40823 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40824 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA9AD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1035 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40825 i1_2_lut_rep_335_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40826 i21306_1_lut_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40825 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h53A3) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40826 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAC5C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1036 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40827 n4_bdd_3_lut_4_lut_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40828 i20678_4_lut_rep_593_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40827 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h73FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40828 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8E8A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1037 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40829 n4_bdd_2_lut_rep_562_4_lut_3_lut_4_lut_4_lut( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40830 i1_2_lut_rep_576_4_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40829 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9DBB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40830 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h05A2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1038 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40164 i1_2_lut_rep_559_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40831 i23804_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40831 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1039 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40832 i20724_rep_147_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40833 zpone_3__I_21_i184_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40832 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFABA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40833 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF40B) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1040 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40834 i7401_2_lut_rep_298_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40835 i1_2_lut_rep_299_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40834 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3336) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40835 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h05FA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1041 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40836 i1_2_lut_4_lut_4_lut_adj_156( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40401 mod_274_i414_3_lut_rep_322( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40836 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEE4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1042 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40837 i20327_1_lut_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40838 zpone_3__I_17_mux_3_i5_3_lut_rep_529( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40837 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h505F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40838 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAFA0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1043 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40839 i20931_2_lut_rep_333( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40840 i20929_2_lut_rep_329_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40839 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40840 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5AAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1044 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40841 i2518_1_lut_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40473 tens_3__I_16_mux_3_i5_3_lut_rep_537( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40841 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1B1B) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1045 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40842 i24135_2_lut_rep_580_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40843 i1_2_lut_rep_590_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40842 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0C07) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40843 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0044) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1046 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40844 i1359_2_lut_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40845 i1361_2_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40844 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5AF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40845 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1047 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40846 i20691_2_lut_4_lut_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40847 i1_2_lut_rep_586_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40846 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC08) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40847 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5656) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1048 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40423 div_276_i734_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40848 i1_2_lut_rep_230( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40848 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1049 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40301 div_276_i731_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40301 div_276_i724_3_lut_rep_229_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1050 ( input D1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40401 Mux_61_i2_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40381 Mux_61_i5_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1051 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40298 div_273_i495_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40303 div_273_i487_3_lut_rep_370_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1052 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40303 div_276_i693_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40145 i1_2_lut_rep_232( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1053 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40849 i8220_1_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40403 div_276_i697_3_lut_rep_231_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40849 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4447) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1054 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40307 div_276_i657_3_lut_rep_233_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40850 i1_2_lut_rep_235( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40850 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1055 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40851 i1_3_lut_rep_568_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40852 i24199_2_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40851 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40852 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFDFD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1056 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40326 div_276_i569_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40145 i1_2_lut_rep_240( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1057 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40853 i25_4_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40854 i1_4_lut_adj_41( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40853 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0E00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40854 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3200) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1058 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40641 i141_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40643 i140_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1059 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40855 i24024_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40856 i17013_2_lut_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40855 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFACC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40856 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1060 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40857 i17719_2_lut_rep_414_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40147 i5015_2_lut_rep_415( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40857 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1061 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40858 i1_2_lut_rep_170_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40533 tens_3__I_19_i238_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40858 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFDF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1062 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40568 mod_271_i602_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40303 mod_271_i603_3_lut_rep_420_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1063 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40301 mod_271_i570_3_lut_rep_427_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40859 i1_2_lut_4_lut_adj_116( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40859 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFE4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1064 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40352 mod_271_i534_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40296 mod_271_i525_3_lut_rep_432_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1065 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40547 mod_271_i529_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40326 mod_271_i530_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1066 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40307 mod_271_i491_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40414 mod_271_i496_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1067 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40860 ones_3__I_18_i185_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40861 i1_2_lut_rep_199_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40860 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5A9A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40861 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE1E3) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1068 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40301 mod_271_i458_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40323 mod_271_i451_3_lut_rep_445_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1069 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40352 mod_271_i420_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40343 mod_271_i413_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1070 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40305 mod_274_i637_3_lut_rep_305_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40115 i1_2_lut_rep_306( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1071 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40435 mod_274_i604_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40403 mod_274_i597_3_lut_rep_307_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1072 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40336 mod_274_i487_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40145 i1_2_lut_rep_317( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1073 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40862 i9446_2_lut_4_lut_3_lut_4_lut_4_lut_3_lut_4_lut( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40143 i20922_2_lut_rep_331( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40862 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE2AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1074 ( input C1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40863 i17565_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40165 i17721_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40863 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5050) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1075 ( input D1, B1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40864 i1353_2_lut_rep_604( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40865 i1351_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40864 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40865 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h33CC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1076 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40343 div_273_i696_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40298 div_273_i692_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1077 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40512 div_273_i643_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40403 div_273_i649_3_lut_rep_350_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1078 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40343 div_273_i606_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40337 div_273_i611_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1079 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40866 div_273_i814_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40307 div_273_i605_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40866 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDDD8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1080 ( input D1, C1, B1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40867 i1_3_lut_rep_613( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40868 i1_2_lut_rep_602( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40867 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3330) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40868 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3C3C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1081 ( input D1, B1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40869 i1_2_lut_rep_614( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40642 i1_2_lut_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40869 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3300) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1082 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40870 i1_2_lut_rep_296_2_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40398 div_273_mux_3_i10_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40870 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD287) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1083 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40549 i17174_2_lut_rep_336_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40601 div_273_mux_3_i9_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1084 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40478 div_273_mux_3_i12_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40116 div_273_mux_3_i8_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1085 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40871 i20439_1_lut_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40838 div_273_mux_3_i7_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40871 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0F55) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1086 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40509 i1_2_lut_4_lut_adj_200( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40342 i6_4_lut_adj_22( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1087 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40586 div_273_mux_3_i15_3_lut_rep_417( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40601 div_273_mux_3_i6_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1088 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40746 i1_2_lut_rep_182_2_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40872 n396_bdd_4_lut_24279( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40872 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEF4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1089 ( input C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40873 i1_2_lut_3_lut_adj_139( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40504 i1217_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40873 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1090 ( input B1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40874 sub_265_inv_0_i1_1_lut( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40127 i20672_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40874 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3333) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1091 ( input D1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40875 i20582_1_lut_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40147 i4971_2_lut_rep_193( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40875 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h11DD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1092 ( input D1, B1, A1, A0, output F0, F1 );
  wire   GNDI;

  lut40876 i23640_1_lut_2_lut_2_lut_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40132 i8218_1_lut( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40876 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h11FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1093 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40877 i20887_2_lut_rep_200_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40546 ones_3__I_18_i182_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40877 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1094 ( input D1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40878 sub_262_inv_0_i1_1_lut( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40701 i20974_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40878 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1095 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40879 i17252_2_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40880 i20680_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40879 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC88C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40880 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0FF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1096 ( input D1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40878 i2_1_lut( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40881 i20498_2_lut_rep_511_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40881 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hED00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1097 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40882 i2_3_lut_adj_215( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40883 i24181_2_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40882 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0C00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40883 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0404) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1098 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40818 i4_2_lut_4_lut_adj_212( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40884 i5_3_lut_adj_201( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40884 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1099 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40475 i5_4_lut_adj_16( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40321 i6_4_lut_adj_24( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1100 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40352 div_273_i575_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40400 i6_4_lut_adj_199( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1101 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40885 i9087_2_lut_3_lut_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40886 n1128_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40885 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40886 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCC8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1102 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40388 div_273_i693_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40444 i23749_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1103 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40323 mod_271_i382_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40887 i15715_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40887 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCC5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1104 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40423 div_276_i646_3_lut_rep_234_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40421 i5_3_lut_adj_64( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1105 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40305 div_276_i533_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40513 i1_2_lut_4_lut_adj_44( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1106 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40792 i16734_2_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40888 ones_3__I_18_i184_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40888 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC63) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1107 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40889 i1_2_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40890 div_276_i375_3_lut_rep_271_4_lut_4_lut( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40889 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40890 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBF00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1108 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40398 zpone_3__I_21_mux_3_i2_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40891 i1_2_lut_rep_253_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40891 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFC13) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1109 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 i1_2_lut_rep_314( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40388 mod_274_i494_3_lut_rep_316_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1110 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40509 i3651_2_lut_rep_413_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40707 i7398_2_lut_rep_300_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1111 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40673 i15339_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40892 i1_2_lut_4_lut_adj_126( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40892 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCF8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1112 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40328 div_273_i493_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40336 div_273_i452_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1113 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40893 i2_4_lut_adj_66( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40894 i1_2_lut_rep_581_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40893 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2022) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40894 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1114 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40547 mod_271_i456_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40398 ones_3__I_18_i207_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1115 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40423 mod_274_i570_3_lut_rep_310_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40848 i23960_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1116 ( input D1, C1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40115 equal_554_i5_2_lut_rep_598( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40405 mod_274_i418_3_lut_rep_321( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1117 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40895 i1_2_lut_rep_538_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40471 temp2_8__I_0_i207_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40895 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAB99) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1118 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40612 tens_3__I_19_i259_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40401 temp1_8__I_0_i209_3_lut_rep_547( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1119 ( input D1, C1, B1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40398 i14894_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40642 i1_2_lut_rep_608( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1120 ( output F0 );
  wire   GNDI;

  lut40167 i2( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module rst ( output PADDI, input rst );

  xo2iobuf rst_pad( .Z(PADDI), .PAD(rst));

  specify
    (rst => PADDI) = (0:0:0,0:0:0);
    $width (posedge rst, 0:0:0);
    $width (negedge rst, 0:0:0);
  endspecify

endmodule

module xo2iobuf ( output Z, input PAD );

  IBPD INST1( .I(PAD), .O(Z));
endmodule

module clk ( output PADDI, input clk );

  xo2iobuf clk_pad( .Z(PADDI), .PAD(clk));

  specify
    (clk => PADDI) = (0:0:0,0:0:0);
    $width (posedge clk, 0:0:0);
    $width (negedge clk, 0:0:0);
  endspecify

endmodule

module led_0_ ( input PADDO, output led0 );
  wire   GNDI;

  xo2iobuf0896 led_pad_0( .I(PADDO), .T(GNDI), .PAD(led0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => led0) = (0:0:0,0:0:0);
  endspecify

endmodule

module xo2iobuf0896 ( input I, T, output PAD );

  OBZPD INST5( .I(I), .T(T), .O(PAD));
endmodule

module led_1_ ( input PADDO, output led1 );
  wire   GNDI;

  xo2iobuf0896 led_pad_1( .I(PADDO), .T(GNDI), .PAD(led1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => led1) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_2_ ( input PADDO, output led2 );
  wire   GNDI;

  xo2iobuf0896 led_pad_2( .I(PADDO), .T(GNDI), .PAD(led2));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => led2) = (0:0:0,0:0:0);
  endspecify

endmodule

module ser ( input PADDO, output ser );
  wire   GNDI;

  xo2iobuf0896 ser_pad( .I(PADDO), .T(GNDI), .PAD(ser));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => ser) = (0:0:0,0:0:0);
  endspecify

endmodule

module rck ( input PADDO, output rck );
  wire   GNDI;

  xo2iobuf0896 rck_pad( .I(PADDO), .T(GNDI), .PAD(rck));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => rck) = (0:0:0,0:0:0);
  endspecify

endmodule

module sck ( input PADDO, output sck );
  wire   GNDI;

  xo2iobuf0896 sck_pad( .I(PADDO), .T(GNDI), .PAD(sck));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => sck) = (0:0:0,0:0:0);
  endspecify

endmodule

module dq ( output PADDI, input PADDT, PADDO, inout dq );
  wire   PADDT_NOTIN;

  xo2iobuf0897 dq_pad( .I(PADDO), .T(PADDT_NOTIN), .Z(PADDI), .PAD(dq), 
    .PADI(dq));
  inverter PADDT_INVERTERIN( .I(PADDT), .Z(PADDT_NOTIN));

  specify
    (PADDT => dq) = (0:0:0,0:0:0,0:0:0,0:0:0,0:0:0,0:0:0);
    (PADDO => dq) = (0:0:0,0:0:0);
    (dq => PADDI) = (0:0:0,0:0:0);
    $width (posedge dq, 0:0:0);
    $width (negedge dq, 0:0:0);
  endspecify

endmodule

module xo2iobuf0897 ( input I, T, output Z, PAD, input PADI );

  IBPD INST1( .I(PADI), .O(Z));
  OBZPD INST2( .I(I), .T(T), .O(PAD));
endmodule
