$date
	Fri May 14 17:20:40 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dff_tb $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % reset $end
$scope module flipflop $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var reg 1 " q $end
$var reg 1 ! qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0$
0#
x"
x!
$end
#5
0!
1"
1$
1#
#10
0#
#15
1!
0"
0$
1#
#20
0#
#25
0!
1"
1$
1#
#30
0#
#35
1!
0"
0$
1#
#40
0#
#45
0!
1"
1$
1#
#50
0#
#55
1!
0"
0$
1#
#60
0#
#65
0!
1"
1$
1#
#70
0#
#75
1!
0"
0$
1#
#80
0#
#85
0!
1"
1$
1#
#90
0#
#95
1!
0"
0$
1#
#100
0#
#105
0!
1"
1$
1#
#110
0#
#115
1!
0"
0$
1#
#120
0#
#125
0!
1"
1$
1#
#130
0#
#135
1!
0"
0$
1#
#140
0#
#145
0!
1"
1$
1#
#150
0#
#155
1!
0"
0$
1#
#160
0#
#165
0!
1"
1$
1#
#170
0#
#175
1!
0"
0$
1#
#180
0#
#185
0!
1"
1$
1#
#190
0#
#195
1!
0"
0$
1#
#200
0#
