#! /usr/local/Cellar/icarus-verilog/10.2/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fcf95200480 .scope module, "test" "test" 2 4;
 .timescale -9 -12;
v0x7fcf952134d0_0 .var "clk", 0 0;
v0x7fcf95213560_0 .var "rst_n", 0 0;
E_0x7fcf952001e0 .event posedge, v0x7fcf95211570_0;
S_0x7fcf952005e0 .scope module, "uut" "top" 2 7, 3 6 0, S_0x7fcf95200480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
v0x7fcf95212d10_0 .net "a", 31 0, v0x7fcf95211400_0;  1 drivers
v0x7fcf95212dc0_0 .net "b", 31 0, v0x7fcf952114c0_0;  1 drivers
v0x7fcf95212ea0_0 .net "c", 31 0, v0x7fcf95211000_0;  1 drivers
v0x7fcf95212f70_0 .net "clk", 0 0, v0x7fcf952134d0_0;  1 drivers
v0x7fcf95213040_0 .net "r0", 31 0, v0x7fcf952128c0_0;  1 drivers
v0x7fcf95213150_0 .net "rAddr", 5 0, v0x7fcf952117b0_0;  1 drivers
v0x7fcf95213220_0 .net "rst_n", 0 0, v0x7fcf95213560_0;  1 drivers
v0x7fcf952132f0_0 .net "wAddr", 5 0, v0x7fcf95211900_0;  1 drivers
v0x7fcf952133c0_0 .net "wEna", 0 0, v0x7fcf952119b0_0;  1 drivers
S_0x7fcf95200770 .scope module, "alu1" "alu" 3 17, 4 3 0, S_0x7fcf952005e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "alu_a"
    .port_info 1 /INPUT 32 "alu_b"
    .port_info 2 /INPUT 5 "alu_op"
    .port_info 3 /OUTPUT 32 "alu_out"
P_0x7fcf95200920 .param/l "A_ADD" 0 4 11, C4<00001>;
P_0x7fcf95200960 .param/l "A_AND" 0 4 13, C4<00011>;
P_0x7fcf952009a0 .param/l "A_NOP" 0 4 10, C4<00000>;
P_0x7fcf952009e0 .param/l "A_NOR" 0 4 16, C4<00110>;
P_0x7fcf95200a20 .param/l "A_OR" 0 4 14, C4<00100>;
P_0x7fcf95200a60 .param/l "A_SUB" 0 4 12, C4<00010>;
P_0x7fcf95200aa0 .param/l "A_XOR" 0 4 15, C4<00101>;
v0x7fcf95200dd0_0 .net/s "alu_a", 31 0, v0x7fcf95211400_0;  alias, 1 drivers
v0x7fcf95210e90_0 .net/s "alu_b", 31 0, v0x7fcf952114c0_0;  alias, 1 drivers
L_0x10d0a5008 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x7fcf95210f40_0 .net "alu_op", 4 0, L_0x10d0a5008;  1 drivers
v0x7fcf95211000_0 .var/s "alu_out", 31 0;
E_0x7fcf95200d70 .event edge, v0x7fcf95210f40_0, v0x7fcf95200dd0_0, v0x7fcf95210e90_0;
S_0x7fcf95211110 .scope module, "con" "control" 3 15, 5 3 0, S_0x7fcf952005e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 32 "r0"
    .port_info 3 /OUTPUT 6 "rAddr"
    .port_info 4 /OUTPUT 6 "wAddr"
    .port_info 5 /OUTPUT 32 "a"
    .port_info 6 /OUTPUT 32 "b"
    .port_info 7 /OUTPUT 1 "wEna"
v0x7fcf95211400_0 .var "a", 31 0;
v0x7fcf952114c0_0 .var "b", 31 0;
v0x7fcf95211570_0 .net "clk", 0 0, v0x7fcf952134d0_0;  alias, 1 drivers
v0x7fcf95211620_0 .var "num", 2 0;
v0x7fcf952116c0_0 .net "r0", 31 0, v0x7fcf952128c0_0;  alias, 1 drivers
v0x7fcf952117b0_0 .var "rAddr", 5 0;
v0x7fcf95211860_0 .net "rst_n", 0 0, v0x7fcf95213560_0;  alias, 1 drivers
v0x7fcf95211900_0 .var "wAddr", 5 0;
v0x7fcf952119b0_0 .var "wEna", 0 0;
E_0x7fcf952113d0/0 .event negedge, v0x7fcf95211860_0;
E_0x7fcf952113d0/1 .event posedge, v0x7fcf95211570_0;
E_0x7fcf952113d0 .event/or E_0x7fcf952113d0/0, E_0x7fcf952113d0/1;
S_0x7fcf95211b30 .scope module, "r" "regfile" 3 16, 6 3 0, S_0x7fcf952005e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 6 "rAddr"
    .port_info 3 /OUTPUT 32 "rDout"
    .port_info 4 /INPUT 6 "wAddr"
    .port_info 5 /INPUT 32 "wDin"
    .port_info 6 /INPUT 1 "wEna"
v0x7fcf95211ff0_0 .net "clk", 0 0, v0x7fcf952134d0_0;  alias, 1 drivers
v0x7fcf952120b0 .array "data", 63 0, 31 0;
v0x7fcf95212740_0 .var/i "i", 31 0;
v0x7fcf95212800_0 .net "rAddr", 5 0, v0x7fcf952117b0_0;  alias, 1 drivers
v0x7fcf952128c0_0 .var "rDout", 31 0;
v0x7fcf95212990_0 .net "rst_n", 0 0, v0x7fcf95213560_0;  alias, 1 drivers
v0x7fcf95212a40_0 .net "wAddr", 5 0, v0x7fcf95211900_0;  alias, 1 drivers
v0x7fcf95212af0_0 .net "wDin", 31 0, v0x7fcf95211000_0;  alias, 1 drivers
v0x7fcf95212ba0_0 .net "wEna", 0 0, v0x7fcf952119b0_0;  alias, 1 drivers
v0x7fcf952120b0_0 .array/port v0x7fcf952120b0, 0;
v0x7fcf952120b0_1 .array/port v0x7fcf952120b0, 1;
E_0x7fcf95211db0/0 .event edge, v0x7fcf952119b0_0, v0x7fcf952117b0_0, v0x7fcf952120b0_0, v0x7fcf952120b0_1;
v0x7fcf952120b0_2 .array/port v0x7fcf952120b0, 2;
v0x7fcf952120b0_3 .array/port v0x7fcf952120b0, 3;
v0x7fcf952120b0_4 .array/port v0x7fcf952120b0, 4;
v0x7fcf952120b0_5 .array/port v0x7fcf952120b0, 5;
E_0x7fcf95211db0/1 .event edge, v0x7fcf952120b0_2, v0x7fcf952120b0_3, v0x7fcf952120b0_4, v0x7fcf952120b0_5;
v0x7fcf952120b0_6 .array/port v0x7fcf952120b0, 6;
v0x7fcf952120b0_7 .array/port v0x7fcf952120b0, 7;
v0x7fcf952120b0_8 .array/port v0x7fcf952120b0, 8;
v0x7fcf952120b0_9 .array/port v0x7fcf952120b0, 9;
E_0x7fcf95211db0/2 .event edge, v0x7fcf952120b0_6, v0x7fcf952120b0_7, v0x7fcf952120b0_8, v0x7fcf952120b0_9;
v0x7fcf952120b0_10 .array/port v0x7fcf952120b0, 10;
v0x7fcf952120b0_11 .array/port v0x7fcf952120b0, 11;
v0x7fcf952120b0_12 .array/port v0x7fcf952120b0, 12;
v0x7fcf952120b0_13 .array/port v0x7fcf952120b0, 13;
E_0x7fcf95211db0/3 .event edge, v0x7fcf952120b0_10, v0x7fcf952120b0_11, v0x7fcf952120b0_12, v0x7fcf952120b0_13;
v0x7fcf952120b0_14 .array/port v0x7fcf952120b0, 14;
v0x7fcf952120b0_15 .array/port v0x7fcf952120b0, 15;
v0x7fcf952120b0_16 .array/port v0x7fcf952120b0, 16;
v0x7fcf952120b0_17 .array/port v0x7fcf952120b0, 17;
E_0x7fcf95211db0/4 .event edge, v0x7fcf952120b0_14, v0x7fcf952120b0_15, v0x7fcf952120b0_16, v0x7fcf952120b0_17;
v0x7fcf952120b0_18 .array/port v0x7fcf952120b0, 18;
v0x7fcf952120b0_19 .array/port v0x7fcf952120b0, 19;
v0x7fcf952120b0_20 .array/port v0x7fcf952120b0, 20;
v0x7fcf952120b0_21 .array/port v0x7fcf952120b0, 21;
E_0x7fcf95211db0/5 .event edge, v0x7fcf952120b0_18, v0x7fcf952120b0_19, v0x7fcf952120b0_20, v0x7fcf952120b0_21;
v0x7fcf952120b0_22 .array/port v0x7fcf952120b0, 22;
v0x7fcf952120b0_23 .array/port v0x7fcf952120b0, 23;
v0x7fcf952120b0_24 .array/port v0x7fcf952120b0, 24;
v0x7fcf952120b0_25 .array/port v0x7fcf952120b0, 25;
E_0x7fcf95211db0/6 .event edge, v0x7fcf952120b0_22, v0x7fcf952120b0_23, v0x7fcf952120b0_24, v0x7fcf952120b0_25;
v0x7fcf952120b0_26 .array/port v0x7fcf952120b0, 26;
v0x7fcf952120b0_27 .array/port v0x7fcf952120b0, 27;
v0x7fcf952120b0_28 .array/port v0x7fcf952120b0, 28;
v0x7fcf952120b0_29 .array/port v0x7fcf952120b0, 29;
E_0x7fcf95211db0/7 .event edge, v0x7fcf952120b0_26, v0x7fcf952120b0_27, v0x7fcf952120b0_28, v0x7fcf952120b0_29;
v0x7fcf952120b0_30 .array/port v0x7fcf952120b0, 30;
v0x7fcf952120b0_31 .array/port v0x7fcf952120b0, 31;
v0x7fcf952120b0_32 .array/port v0x7fcf952120b0, 32;
v0x7fcf952120b0_33 .array/port v0x7fcf952120b0, 33;
E_0x7fcf95211db0/8 .event edge, v0x7fcf952120b0_30, v0x7fcf952120b0_31, v0x7fcf952120b0_32, v0x7fcf952120b0_33;
v0x7fcf952120b0_34 .array/port v0x7fcf952120b0, 34;
v0x7fcf952120b0_35 .array/port v0x7fcf952120b0, 35;
v0x7fcf952120b0_36 .array/port v0x7fcf952120b0, 36;
v0x7fcf952120b0_37 .array/port v0x7fcf952120b0, 37;
E_0x7fcf95211db0/9 .event edge, v0x7fcf952120b0_34, v0x7fcf952120b0_35, v0x7fcf952120b0_36, v0x7fcf952120b0_37;
v0x7fcf952120b0_38 .array/port v0x7fcf952120b0, 38;
v0x7fcf952120b0_39 .array/port v0x7fcf952120b0, 39;
v0x7fcf952120b0_40 .array/port v0x7fcf952120b0, 40;
v0x7fcf952120b0_41 .array/port v0x7fcf952120b0, 41;
E_0x7fcf95211db0/10 .event edge, v0x7fcf952120b0_38, v0x7fcf952120b0_39, v0x7fcf952120b0_40, v0x7fcf952120b0_41;
v0x7fcf952120b0_42 .array/port v0x7fcf952120b0, 42;
v0x7fcf952120b0_43 .array/port v0x7fcf952120b0, 43;
v0x7fcf952120b0_44 .array/port v0x7fcf952120b0, 44;
v0x7fcf952120b0_45 .array/port v0x7fcf952120b0, 45;
E_0x7fcf95211db0/11 .event edge, v0x7fcf952120b0_42, v0x7fcf952120b0_43, v0x7fcf952120b0_44, v0x7fcf952120b0_45;
v0x7fcf952120b0_46 .array/port v0x7fcf952120b0, 46;
v0x7fcf952120b0_47 .array/port v0x7fcf952120b0, 47;
v0x7fcf952120b0_48 .array/port v0x7fcf952120b0, 48;
v0x7fcf952120b0_49 .array/port v0x7fcf952120b0, 49;
E_0x7fcf95211db0/12 .event edge, v0x7fcf952120b0_46, v0x7fcf952120b0_47, v0x7fcf952120b0_48, v0x7fcf952120b0_49;
v0x7fcf952120b0_50 .array/port v0x7fcf952120b0, 50;
v0x7fcf952120b0_51 .array/port v0x7fcf952120b0, 51;
v0x7fcf952120b0_52 .array/port v0x7fcf952120b0, 52;
v0x7fcf952120b0_53 .array/port v0x7fcf952120b0, 53;
E_0x7fcf95211db0/13 .event edge, v0x7fcf952120b0_50, v0x7fcf952120b0_51, v0x7fcf952120b0_52, v0x7fcf952120b0_53;
v0x7fcf952120b0_54 .array/port v0x7fcf952120b0, 54;
v0x7fcf952120b0_55 .array/port v0x7fcf952120b0, 55;
v0x7fcf952120b0_56 .array/port v0x7fcf952120b0, 56;
v0x7fcf952120b0_57 .array/port v0x7fcf952120b0, 57;
E_0x7fcf95211db0/14 .event edge, v0x7fcf952120b0_54, v0x7fcf952120b0_55, v0x7fcf952120b0_56, v0x7fcf952120b0_57;
v0x7fcf952120b0_58 .array/port v0x7fcf952120b0, 58;
v0x7fcf952120b0_59 .array/port v0x7fcf952120b0, 59;
v0x7fcf952120b0_60 .array/port v0x7fcf952120b0, 60;
v0x7fcf952120b0_61 .array/port v0x7fcf952120b0, 61;
E_0x7fcf95211db0/15 .event edge, v0x7fcf952120b0_58, v0x7fcf952120b0_59, v0x7fcf952120b0_60, v0x7fcf952120b0_61;
v0x7fcf952120b0_62 .array/port v0x7fcf952120b0, 62;
v0x7fcf952120b0_63 .array/port v0x7fcf952120b0, 63;
E_0x7fcf95211db0/16 .event edge, v0x7fcf952120b0_62, v0x7fcf952120b0_63;
E_0x7fcf95211db0 .event/or E_0x7fcf95211db0/0, E_0x7fcf95211db0/1, E_0x7fcf95211db0/2, E_0x7fcf95211db0/3, E_0x7fcf95211db0/4, E_0x7fcf95211db0/5, E_0x7fcf95211db0/6, E_0x7fcf95211db0/7, E_0x7fcf95211db0/8, E_0x7fcf95211db0/9, E_0x7fcf95211db0/10, E_0x7fcf95211db0/11, E_0x7fcf95211db0/12, E_0x7fcf95211db0/13, E_0x7fcf95211db0/14, E_0x7fcf95211db0/15, E_0x7fcf95211db0/16;
    .scope S_0x7fcf95211110;
T_0 ;
    %wait E_0x7fcf952113d0;
    %load/vec4 v0x7fcf95211860_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fcf952117b0_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x7fcf95211900_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fcf95211620_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x7fcf95211400_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fcf95211620_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcf952119b0_0, 0;
    %load/vec4 v0x7fcf952117b0_0;
    %assign/vec4 v0x7fcf952117b0_0, 0;
    %load/vec4 v0x7fcf95211620_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fcf95211620_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fcf95211620_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x7fcf952116c0_0;
    %assign/vec4 v0x7fcf95211400_0, 0;
    %load/vec4 v0x7fcf95211620_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fcf95211620_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x7fcf95211620_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x7fcf95211620_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fcf95211620_0, 0;
    %load/vec4 v0x7fcf952117b0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x7fcf952117b0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x7fcf95211620_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v0x7fcf95211620_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fcf95211620_0, 0;
    %load/vec4 v0x7fcf952116c0_0;
    %assign/vec4 v0x7fcf952114c0_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x7fcf95211620_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fcf952119b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fcf95211620_0, 0;
    %load/vec4 v0x7fcf95211900_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x7fcf95211900_0, 0;
T_0.10 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fcf95211b30;
T_1 ;
    %wait E_0x7fcf95211db0;
    %load/vec4 v0x7fcf95212ba0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fcf95212800_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x7fcf952120b0, 4;
    %store/vec4 v0x7fcf952128c0_0, 0, 32;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fcf95211b30;
T_2 ;
    %wait E_0x7fcf952113d0;
    %load/vec4 v0x7fcf95212990_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf952120b0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf952120b0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fcf95212740_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fcf95212740_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fcf95212740_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf952120b0, 0, 4;
    %load/vec4 v0x7fcf95212740_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fcf95212740_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %load/vec4 v0x7fcf95212ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x7fcf95212af0_0;
    %load/vec4 v0x7fcf95212a40_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v0x7fcf952120b0, 4, 0;
T_2.4 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fcf95200770;
T_3 ;
    %wait E_0x7fcf95200d70;
    %load/vec4 v0x7fcf95210f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %load/vec4 v0x7fcf95200dd0_0;
    %store/vec4 v0x7fcf95211000_0, 0, 32;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v0x7fcf95200dd0_0;
    %store/vec4 v0x7fcf95211000_0, 0, 32;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v0x7fcf95200dd0_0;
    %load/vec4 v0x7fcf95210e90_0;
    %add;
    %store/vec4 v0x7fcf95211000_0, 0, 32;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0x7fcf95200dd0_0;
    %load/vec4 v0x7fcf95210e90_0;
    %sub;
    %store/vec4 v0x7fcf95211000_0, 0, 32;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0x7fcf95200dd0_0;
    %load/vec4 v0x7fcf95210e90_0;
    %and;
    %store/vec4 v0x7fcf95211000_0, 0, 32;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0x7fcf95200dd0_0;
    %load/vec4 v0x7fcf95210e90_0;
    %or;
    %store/vec4 v0x7fcf95211000_0, 0, 32;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0x7fcf95200dd0_0;
    %load/vec4 v0x7fcf95210e90_0;
    %xor;
    %store/vec4 v0x7fcf95211000_0, 0, 32;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0x7fcf95200dd0_0;
    %load/vec4 v0x7fcf95210e90_0;
    %or;
    %inv;
    %store/vec4 v0x7fcf95211000_0, 0, 32;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fcf95200480;
T_4 ;
    %delay 1000, 0;
    %load/vec4 v0x7fcf952134d0_0;
    %inv;
    %store/vec4 v0x7fcf952134d0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fcf95200480;
T_5 ;
    %vpi_call 2 13 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf952134d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf95213560_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcf95213560_0, 0, 1;
    %pushi/vec4 500, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fcf952001e0;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "test.v";
    "./top.v";
    "./alu.v";
    "./control.v";
    "./regfile.v";
