#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Jun 04 23:24:23 2016
# Process ID: 6924
# Log file: C:/sysclassfiles/orgnization/Ex_9/backup/ram16x8/vivado.log
# Journal file: C:/sysclassfiles/orgnization/Ex_9/backup/ram16x8\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/sysclassfiles/orgnization/Ex_9/backup/ram16x8/ram16x8.xpr
INFO: [Project 1-313] Project file moved from 'C:/sysclassfiles/orgnization/Ex_9/ram16x8' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/sysclassfiles/orgnization/Ex_9/backup/ram16x8'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 804.348 ; gain = 164.777
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ram16x8_sim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'c:/sysclassfiles/orgnization/Ex_9/backup/ram16x8/ram16x8.srcs/sources_1/ip/ram16x2_2/ram16x2_2.mif'
INFO: [USF-XSim-66] Exported 'c:/sysclassfiles/orgnization/Ex_9/backup/ram16x8/ram16x2-2.coe'
INFO: [USF-XSim-66] Exported 'c:/sysclassfiles/orgnization/Ex_9/backup/ram16x8/ram16x8.srcs/sources_1/ip/ram16x2_1/ram16x2_1.mif'
INFO: [USF-XSim-66] Exported 'c:/sysclassfiles/orgnization/Ex_9/backup/ram16x8/ram16x2-1.coe'
INFO: [USF-XSim-66] Exported 'c:/sysclassfiles/orgnization/Ex_9/backup/ram16x8/ram16x8.srcs/sources_1/ip/ram16x2_3/ram16x2_3.mif'
INFO: [USF-XSim-66] Exported 'c:/sysclassfiles/orgnization/Ex_9/backup/ram16x8/ram16x2-3.coe'
INFO: [USF-XSim-66] Exported 'c:/sysclassfiles/orgnization/Ex_9/backup/ram16x8/ram16x8.srcs/sources_1/ip/ram16x2_4/ram16x2_4.mif'
INFO: [USF-XSim-66] Exported 'c:/sysclassfiles/orgnization/Ex_9/backup/ram16x8/ram16x2-4.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/sysclassfiles/orgnization/Ex_9/backup/ram16x8/ram16x8.sim/sim_1/behav'
"xvlog -m64 --relax -prj ram16x8_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/sysclassfiles/orgnization/Ex_9/backup/ram16x8/ram16x8.srcs/sources_1/ip/ram16x2_4/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/sysclassfiles/orgnization/Ex_9/backup/ram16x8/ram16x8.srcs/sources_1/ip/ram16x2_4/sim/ram16x2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram16x2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/sysclassfiles/orgnization/Ex_9/backup/ram16x8/ram16x8.srcs/sources_1/ip/ram16x2_3/sim/ram16x2_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram16x2_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/sysclassfiles/orgnization/Ex_9/backup/ram16x8/ram16x8.srcs/sources_1/ip/ram16x2_2/sim/ram16x2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram16x2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/sysclassfiles/orgnization/Ex_9/backup/ram16x8/ram16x8.srcs/sources_1/ip/ram16x2_1/sim/ram16x2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram16x2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/sysclassfiles/orgnization/Ex_9/backup/ram16x8/ram16x8.srcs/sources_1/new/ram16x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram16x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/sysclassfiles/orgnization/Ex_9/backup/ram16x8/ram16x8.srcs/sim_1/new/ram16x8_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram16x8_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/sysclassfiles/orgnization/Ex_9/backup/ram16x8/ram16x8.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sysclassfiles/orgnization/Ex_9/backup/ram16x8/ram16x8.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto dc2166bd90674a87be166aff12115364 --debug typical --relax --mt 2 -L blk_mem_gen_v8_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram16x8_sim_behav xil_defaultlib.ram16x8_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="artix...
Compiling module xil_defaultlib.ram16x2_1
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="artix...
Compiling module xil_defaultlib.ram16x2_2
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="artix...
Compiling module xil_defaultlib.ram16x2_3
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="artix...
Compiling module xil_defaultlib.ram16x2_4
Compiling module xil_defaultlib.ram16x8
Compiling module xil_defaultlib.ram16x8_sim
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ram16x8_sim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/sysclassfiles/orgnization/Ex_9/backup/ram16x8/ram16x8.sim/sim_1/behav/xsim.dir/ram16x8_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/sysclassfiles/orgnization/Ex_9/backup/ram16x8/ram16x8.sim/sim_1/behav/xsim.dir/ram16x8_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Jun 04 23:55:36 2016. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 81.156 ; gain = 0.016
INFO: [Common 17-206] Exiting Webtalk at Sat Jun 04 23:55:36 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 804.348 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/sysclassfiles/orgnization/Ex_9/backup/ram16x8/ram16x8.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ram16x8_sim_behav -key {Behavioral:sim_1:Functional:ram16x8_sim} -tclbatch {ram16x8_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source ram16x8_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ram16x8_sim.ut.U1.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ram16x8_sim.ut.U2.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ram16x8_sim.ut.U3.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ram16x8_sim.ut.U4.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ram16x8_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 807.422 ; gain = 3.074
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ram16x8_sim.ut.U1.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ram16x8_sim.ut.U2.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ram16x8_sim.ut.U3.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ram16x8_sim.ut.U4.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 857.742 ; gain = 24.695
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 05 00:26:05 2016...
