Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Feb 13 16:06:49 2022
| Host         : DESKTOP-A6N5RC6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_vhdl_timing_summary_routed.rpt -pb top_vhdl_timing_summary_routed.pb -rpx top_vhdl_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vhdl
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 754 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.529        0.000                      0                 1894        0.007        0.000                      0                 1894        3.000        0.000                       0                   759  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  axis_clk_clk_wiz_0    {0.000 22.134}     44.267          22.590          
  clkfbout_clk_wiz_0    {0.000 30.000}     60.000          16.667          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  axis_clk_clk_wiz_0_1  {0.000 22.134}     44.267          22.590          
  clkfbout_clk_wiz_0_1  {0.000 30.000}     60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  axis_clk_clk_wiz_0         36.529        0.000                      0                 1894        0.220        0.000                      0                 1894       21.634        0.000                       0                   755  
  clkfbout_clk_wiz_0                                                                                                                                                     40.000        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  axis_clk_clk_wiz_0_1       36.537        0.000                      0                 1894        0.220        0.000                      0                 1894       21.634        0.000                       0                   755  
  clkfbout_clk_wiz_0_1                                                                                                                                                   40.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
axis_clk_clk_wiz_0_1  axis_clk_clk_wiz_0         36.529        0.000                      0                 1894        0.007        0.000                      0                 1894  
axis_clk_clk_wiz_0    axis_clk_clk_wiz_0_1       36.529        0.000                      0                 1894        0.007        0.000                      0                 1894  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0
  To Clock:  axis_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.529ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.493ns  (logic 4.098ns (54.689%)  route 3.395ns (45.311%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.748 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.159 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.159    m_fir/s_mult_reg[4]0_inferred__0/i__carry__3_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.276 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.276    m_fir/s_mult_reg[4]0_inferred__0/i__carry__4_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.599 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__5/O[1]
                         net (fo=1, routed)           0.000     6.599    m_fir/s_mult_reg[4]00_out[25]
    SLICE_X12Y63         FDRE                                         r  m_fir/s_mult_reg[4][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.432    42.748    m_fir/axis_clk
    SLICE_X12Y63         FDRE                                         r  m_fir/s_mult_reg[4][25]/C
                         clock pessimism              0.485    43.232    
                         clock uncertainty           -0.213    43.019    
    SLICE_X12Y63         FDRE (Setup_fdre_C_D)        0.109    43.128    m_fir/s_mult_reg[4][25]
  -------------------------------------------------------------------
                         required time                         43.128    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                 36.529    

Slack (MET) :             36.537ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.485ns  (logic 4.090ns (54.640%)  route 3.395ns (45.360%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.748 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.159 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.159    m_fir/s_mult_reg[4]0_inferred__0/i__carry__3_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.276 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.276    m_fir/s_mult_reg[4]0_inferred__0/i__carry__4_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.591 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           0.000     6.591    m_fir/s_mult_reg[4]00_out[27]
    SLICE_X12Y63         FDRE                                         r  m_fir/s_mult_reg[4][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.432    42.748    m_fir/axis_clk
    SLICE_X12Y63         FDRE                                         r  m_fir/s_mult_reg[4][27]/C
                         clock pessimism              0.485    43.232    
                         clock uncertainty           -0.213    43.019    
    SLICE_X12Y63         FDRE (Setup_fdre_C_D)        0.109    43.128    m_fir/s_mult_reg[4][27]
  -------------------------------------------------------------------
                         required time                         43.128    
                         arrival time                          -6.591    
  -------------------------------------------------------------------
                         slack                                 36.537    

Slack (MET) :             36.613ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][26]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 4.014ns (54.175%)  route 3.395ns (45.825%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.748 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.159 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.159    m_fir/s_mult_reg[4]0_inferred__0/i__carry__3_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.276 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.276    m_fir/s_mult_reg[4]0_inferred__0/i__carry__4_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.515 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__5/O[2]
                         net (fo=1, routed)           0.000     6.515    m_fir/s_mult_reg[4]00_out[26]
    SLICE_X12Y63         FDRE                                         r  m_fir/s_mult_reg[4][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.432    42.748    m_fir/axis_clk
    SLICE_X12Y63         FDRE                                         r  m_fir/s_mult_reg[4][26]/C
                         clock pessimism              0.485    43.232    
                         clock uncertainty           -0.213    43.019    
    SLICE_X12Y63         FDRE (Setup_fdre_C_D)        0.109    43.128    m_fir/s_mult_reg[4][26]
  -------------------------------------------------------------------
                         required time                         43.128    
                         arrival time                          -6.515    
  -------------------------------------------------------------------
                         slack                                 36.613    

Slack (MET) :             36.633ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][24]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.389ns  (logic 3.994ns (54.051%)  route 3.395ns (45.949%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.748 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.159 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.159    m_fir/s_mult_reg[4]0_inferred__0/i__carry__3_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.276 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.276    m_fir/s_mult_reg[4]0_inferred__0/i__carry__4_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.495 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__5/O[0]
                         net (fo=1, routed)           0.000     6.495    m_fir/s_mult_reg[4]00_out[24]
    SLICE_X12Y63         FDRE                                         r  m_fir/s_mult_reg[4][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.432    42.748    m_fir/axis_clk
    SLICE_X12Y63         FDRE                                         r  m_fir/s_mult_reg[4][24]/C
                         clock pessimism              0.485    43.232    
                         clock uncertainty           -0.213    43.019    
    SLICE_X12Y63         FDRE (Setup_fdre_C_D)        0.109    43.128    m_fir/s_mult_reg[4][24]
  -------------------------------------------------------------------
                         required time                         43.128    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                 36.633    

Slack (MET) :             36.647ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.376ns  (logic 3.981ns (53.970%)  route 3.395ns (46.030%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 42.749 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.159 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.159    m_fir/s_mult_reg[4]0_inferred__0/i__carry__3_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.482 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__4/O[1]
                         net (fo=1, routed)           0.000     6.482    m_fir/s_mult_reg[4]00_out[21]
    SLICE_X12Y62         FDRE                                         r  m_fir/s_mult_reg[4][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.433    42.749    m_fir/axis_clk
    SLICE_X12Y62         FDRE                                         r  m_fir/s_mult_reg[4][21]/C
                         clock pessimism              0.485    43.233    
                         clock uncertainty           -0.213    43.020    
    SLICE_X12Y62         FDRE (Setup_fdre_C_D)        0.109    43.129    m_fir/s_mult_reg[4][21]
  -------------------------------------------------------------------
                         required time                         43.129    
                         arrival time                          -6.482    
  -------------------------------------------------------------------
                         slack                                 36.647    

Slack (MET) :             36.655ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.368ns  (logic 3.973ns (53.920%)  route 3.395ns (46.080%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 42.749 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.159 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.159    m_fir/s_mult_reg[4]0_inferred__0/i__carry__3_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.474 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__4/O[3]
                         net (fo=1, routed)           0.000     6.474    m_fir/s_mult_reg[4]00_out[23]
    SLICE_X12Y62         FDRE                                         r  m_fir/s_mult_reg[4][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.433    42.749    m_fir/axis_clk
    SLICE_X12Y62         FDRE                                         r  m_fir/s_mult_reg[4][23]/C
                         clock pessimism              0.485    43.233    
                         clock uncertainty           -0.213    43.020    
    SLICE_X12Y62         FDRE (Setup_fdre_C_D)        0.109    43.129    m_fir/s_mult_reg[4][23]
  -------------------------------------------------------------------
                         required time                         43.129    
                         arrival time                          -6.474    
  -------------------------------------------------------------------
                         slack                                 36.655    

Slack (MET) :             36.731ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.292ns  (logic 3.897ns (53.440%)  route 3.395ns (46.560%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 42.749 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.159 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.159    m_fir/s_mult_reg[4]0_inferred__0/i__carry__3_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.398 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__4/O[2]
                         net (fo=1, routed)           0.000     6.398    m_fir/s_mult_reg[4]00_out[22]
    SLICE_X12Y62         FDRE                                         r  m_fir/s_mult_reg[4][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.433    42.749    m_fir/axis_clk
    SLICE_X12Y62         FDRE                                         r  m_fir/s_mult_reg[4][22]/C
                         clock pessimism              0.485    43.233    
                         clock uncertainty           -0.213    43.020    
    SLICE_X12Y62         FDRE (Setup_fdre_C_D)        0.109    43.129    m_fir/s_mult_reg[4][22]
  -------------------------------------------------------------------
                         required time                         43.129    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                 36.731    

Slack (MET) :             36.751ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][20]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.272ns  (logic 3.877ns (53.312%)  route 3.395ns (46.688%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 42.749 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.159 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.159    m_fir/s_mult_reg[4]0_inferred__0/i__carry__3_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.378 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__4/O[0]
                         net (fo=1, routed)           0.000     6.378    m_fir/s_mult_reg[4]00_out[20]
    SLICE_X12Y62         FDRE                                         r  m_fir/s_mult_reg[4][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.433    42.749    m_fir/axis_clk
    SLICE_X12Y62         FDRE                                         r  m_fir/s_mult_reg[4][20]/C
                         clock pessimism              0.485    43.233    
                         clock uncertainty           -0.213    43.020    
    SLICE_X12Y62         FDRE (Setup_fdre_C_D)        0.109    43.129    m_fir/s_mult_reg[4][20]
  -------------------------------------------------------------------
                         required time                         43.129    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                 36.751    

Slack (MET) :             36.765ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.259ns  (logic 3.864ns (53.228%)  route 3.395ns (46.772%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 42.750 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.365 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/O[1]
                         net (fo=1, routed)           0.000     6.365    m_fir/s_mult_reg[4]00_out[17]
    SLICE_X12Y61         FDRE                                         r  m_fir/s_mult_reg[4][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.434    42.750    m_fir/axis_clk
    SLICE_X12Y61         FDRE                                         r  m_fir/s_mult_reg[4][17]/C
                         clock pessimism              0.485    43.234    
                         clock uncertainty           -0.213    43.021    
    SLICE_X12Y61         FDRE (Setup_fdre_C_D)        0.109    43.130    m_fir/s_mult_reg[4][17]
  -------------------------------------------------------------------
                         required time                         43.130    
                         arrival time                          -6.365    
  -------------------------------------------------------------------
                         slack                                 36.765    

Slack (MET) :             36.773ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.251ns  (logic 3.856ns (53.176%)  route 3.395ns (46.824%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 42.750 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.357 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/O[3]
                         net (fo=1, routed)           0.000     6.357    m_fir/s_mult_reg[4]00_out[19]
    SLICE_X12Y61         FDRE                                         r  m_fir/s_mult_reg[4][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.434    42.750    m_fir/axis_clk
    SLICE_X12Y61         FDRE                                         r  m_fir/s_mult_reg[4][19]/C
                         clock pessimism              0.485    43.234    
                         clock uncertainty           -0.213    43.021    
    SLICE_X12Y61         FDRE (Setup_fdre_C_D)        0.109    43.130    m_fir/s_mult_reg[4][19]
  -------------------------------------------------------------------
                         required time                         43.130    
                         arrival time                          -6.357    
  -------------------------------------------------------------------
                         slack                                 36.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.892%)  route 0.141ns (43.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.589    -0.558    m_i2s2/axis_clk
    SLICE_X7Y55          FDRE                                         r  m_i2s2/tx_data_l_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  m_i2s2/tx_data_l_reg[15]/Q
                         net (fo=1, routed)           0.141    -0.276    m_i2s2/tx_data_l_reg_n_0_[15]
    SLICE_X4Y55          LUT6 (Prop_lut6_I4_O)        0.045    -0.231 r  m_i2s2/tx_data_l_shift[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    m_i2s2/p_1_in[15]
    SLICE_X4Y55          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.860    -0.795    m_i2s2/axis_clk
    SLICE_X4Y55          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[15]/C
                         clock pessimism              0.253    -0.542    
    SLICE_X4Y55          FDRE (Hold_fdre_C_D)         0.091    -0.451    m_i2s2/tx_data_l_shift_reg[15]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 m_fir/s_data_reg[2][22]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_data_reg[3][22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.569    -0.578    m_fir/axis_clk
    SLICE_X15Y47         FDRE                                         r  m_fir/s_data_reg[2][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  m_fir/s_data_reg[2][22]/Q
                         net (fo=1, routed)           0.170    -0.267    m_fir/s_data_reg[2]__0[22]
    SLICE_X15Y47         FDRE                                         r  m_fir/s_data_reg[3][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.839    -0.816    m_fir/axis_clk
    SLICE_X15Y47         FDRE                                         r  m_fir/s_data_reg[3][22]/C
                         clock pessimism              0.238    -0.578    
    SLICE_X15Y47         FDRE (Hold_fdre_C_D)         0.070    -0.508    m_fir/s_data_reg[3][22]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 m_fir/s_data_reg[5][11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[5][14]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.256ns (70.417%)  route 0.108ns (29.583%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.562    -0.585    m_fir/axis_clk
    SLICE_X13Y54         FDRE                                         r  m_fir/s_data_reg[5][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  m_fir/s_data_reg[5][11]/Q
                         net (fo=3, routed)           0.108    -0.337    m_fir/s_data_reg[5]__0[11]
    SLICE_X15Y53         LUT2 (Prop_lut2_I1_O)        0.045    -0.292 r  m_fir/s_mult[5][17]_i_5/O
                         net (fo=1, routed)           0.000    -0.292    m_fir/s_mult[5][17]_i_5_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.222 r  m_fir/s_mult_reg[5][17]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.222    m_fir/s_mult_reg[5]00_out[14]
    SLICE_X15Y53         FDRE                                         r  m_fir/s_mult_reg[5][14]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.831    -0.823    m_fir/axis_clk
    SLICE_X15Y53         FDRE                                         r  m_fir/s_mult_reg[5][14]__0/C
                         clock pessimism              0.254    -0.569    
    SLICE_X15Y53         FDRE (Hold_fdre_C_D)         0.105    -0.464    m_fir/s_mult_reg[5][14]__0
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 m_i2s2/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.590    -0.557    m_i2s2/axis_clk
    SLICE_X3Y58          FDRE                                         r  m_i2s2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  m_i2s2/count_reg[1]/Q
                         net (fo=59, routed)          0.168    -0.248    m_i2s2/count_reg__0[1]
    SLICE_X3Y58          LUT3 (Prop_lut3_I1_O)        0.042    -0.206 r  m_i2s2/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    m_i2s2/p_0_in[2]
    SLICE_X3Y58          FDRE                                         r  m_i2s2/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.860    -0.794    m_i2s2/axis_clk
    SLICE_X3Y58          FDRE                                         r  m_i2s2/count_reg[2]/C
                         clock pessimism              0.237    -0.557    
    SLICE_X3Y58          FDRE (Hold_fdre_C_D)         0.107    -0.450    m_i2s2/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 m_fir/filtered_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_axis_tdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.148ns (58.268%)  route 0.106ns (41.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.590    -0.557    m_fir/axis_clk
    SLICE_X6Y51          FDRE                                         r  m_fir/filtered_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.148    -0.409 r  m_fir/filtered_data_reg[15]/Q
                         net (fo=1, routed)           0.106    -0.303    m_fir/p_2_in[16]
    SLICE_X4Y51          FDRE                                         r  m_fir/m_axis_tdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.861    -0.794    m_fir/axis_clk
    SLICE_X4Y51          FDRE                                         r  m_fir/m_axis_tdata_reg[16]/C
                         clock pessimism              0.253    -0.541    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)        -0.007    -0.548    m_fir/m_axis_tdata_reg[16]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 m_fir/s_data_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_data_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.905%)  route 0.180ns (56.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.568    -0.579    m_fir/axis_clk
    SLICE_X13Y43         FDRE                                         r  m_fir/s_data_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  m_fir/s_data_reg[1][0]/Q
                         net (fo=3, routed)           0.180    -0.258    m_fir/s_data_reg_n_0_[1][0]
    SLICE_X12Y43         FDRE                                         r  m_fir/s_data_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.838    -0.817    m_fir/axis_clk
    SLICE_X12Y43         FDRE                                         r  m_fir/s_data_reg[2][0]/C
                         clock pessimism              0.251    -0.566    
    SLICE_X12Y43         FDRE (Hold_fdre_C_D)         0.063    -0.503    m_fir/s_data_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 m_fir/s_data_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_data_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.468%)  route 0.176ns (55.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.569    -0.578    m_fir/axis_clk
    SLICE_X15Y47         FDRE                                         r  m_fir/s_data_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  m_fir/s_data_reg[3][2]/Q
                         net (fo=8, routed)           0.176    -0.261    m_fir/s_data_reg[3]__0[2]
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.839    -0.816    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][2]/C
                         clock pessimism              0.254    -0.562    
    SLICE_X14Y49         FDRE (Hold_fdre_C_D)         0.053    -0.509    m_fir/s_data_reg[4][2]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.583%)  route 0.167ns (50.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.596    -0.551    m_i2s2/axis_clk
    SLICE_X6Y47          FDRE                                         r  m_i2s2/rx_data_r_shift_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  m_i2s2/rx_data_r_shift_reg[15]/Q
                         net (fo=2, routed)           0.167    -0.220    m_i2s2/rx_data_r_shift[15]
    SLICE_X5Y48          FDRE                                         r  m_i2s2/rx_data_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.867    -0.788    m_i2s2/axis_clk
    SLICE_X5Y48          FDRE                                         r  m_i2s2/rx_data_r_reg[15]/C
                         clock pessimism              0.253    -0.535    
    SLICE_X5Y48          FDRE (Hold_fdre_C_D)         0.066    -0.469    m_i2s2/rx_data_r_reg[15]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 m_fir/s_data_reg[5][23]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_data_reg[6][23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.562    -0.585    m_fir/axis_clk
    SLICE_X13Y56         FDRE                                         r  m_fir/s_data_reg[5][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  m_fir/s_data_reg[5][23]/Q
                         net (fo=12, routed)          0.206    -0.238    m_fir/s_data_reg[5]__0[23]
    SLICE_X12Y56         FDRE                                         r  m_fir/s_data_reg[6][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.831    -0.823    m_fir/axis_clk
    SLICE_X12Y56         FDRE                                         r  m_fir/s_data_reg[6][23]/C
                         clock pessimism              0.251    -0.572    
    SLICE_X12Y56         FDRE (Hold_fdre_C_D)         0.085    -0.487    m_fir/s_data_reg[6][23]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.592    -0.555    m_i2s2/axis_clk
    SLICE_X2Y51          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.164    -0.391 r  m_i2s2/tx_data_l_shift_reg[2]/Q
                         net (fo=1, routed)           0.163    -0.228    m_i2s2/tx_data_l_shift[2]
    SLICE_X2Y51          LUT6 (Prop_lut6_I5_O)        0.045    -0.183 r  m_i2s2/tx_data_l_shift[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    m_i2s2/p_1_in[3]
    SLICE_X2Y51          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.863    -0.792    m_i2s2/axis_clk
    SLICE_X2Y51          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[3]/C
                         clock pessimism              0.237    -0.555    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.121    -0.434    m_i2s2/tx_data_l_shift_reg[3]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk_clk_wiz_0
Waveform(ns):       { 0.000 22.134 }
Period(ns):         44.267
Sources:            { m_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         44.267      40.383     DSP48_X0Y25      m_fir/s_mult_reg[2]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         44.267      40.383     DSP48_X0Y16      m_fir/s_mult_reg[9]0/CLK
Min Period        n/a     BUFG/I              n/a            2.155         44.267      42.112     BUFGCTRL_X0Y16   m_clk/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         44.267      42.113     DSP48_X0Y15      m_fir/s_mult_reg[3]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         44.267      42.113     DSP48_X0Y23      m_fir/s_mult_reg[6]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         44.267      42.113     DSP48_X0Y21      m_fir/s_mult_reg[7]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         44.267      42.113     DSP48_X0Y17      m_fir/s_add_0_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         44.267      42.113     DSP48_X0Y19      m_fir/s_add_1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         44.267      42.113     DSP48_X0Y26      m_fir/s_mult_reg[4]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         44.267      42.113     DSP48_X0Y20      m_fir/s_mult_reg[5]0/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       44.267      169.093    MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y57      m_fir/s_mult_reg[7][24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y57      m_fir/s_mult_reg[7][25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y57      m_fir/s_mult_reg[7][26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y57      m_fir/s_mult_reg[7][27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X4Y58      m_i2s2/tx_data_l_shift_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X4Y58      m_i2s2/tx_data_l_shift_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X4Y58      m_i2s2/tx_data_l_shift_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X4Y58      m_i2s2/tx_data_l_shift_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X5Y57      m_i2s2/tx_data_r_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X5Y57      m_i2s2/tx_data_r_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X2Y45      m_fir/filtered_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X12Y47     m_fir/s_mult_reg[5][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X13Y49     m_fir/s_mult_reg[5][0]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X13Y47     m_fir/s_mult_reg[5][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X15Y52     m_fir/s_mult_reg[5][10]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X13Y47     m_fir/s_mult_reg[5][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X15Y52     m_fir/s_mult_reg[5][11]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X13Y49     m_fir/s_mult_reg[5][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X15Y52     m_fir/s_mult_reg[5][12]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X13Y48     m_fir/s_mult_reg[5][13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { m_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y17   m_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0_1
  To Clock:  axis_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.537ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.493ns  (logic 4.098ns (54.689%)  route 3.395ns (45.311%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.748 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.159 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.159    m_fir/s_mult_reg[4]0_inferred__0/i__carry__3_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.276 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.276    m_fir/s_mult_reg[4]0_inferred__0/i__carry__4_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.599 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__5/O[1]
                         net (fo=1, routed)           0.000     6.599    m_fir/s_mult_reg[4]00_out[25]
    SLICE_X12Y63         FDRE                                         r  m_fir/s_mult_reg[4][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.432    42.748    m_fir/axis_clk
    SLICE_X12Y63         FDRE                                         r  m_fir/s_mult_reg[4][25]/C
                         clock pessimism              0.485    43.232    
                         clock uncertainty           -0.205    43.027    
    SLICE_X12Y63         FDRE (Setup_fdre_C_D)        0.109    43.136    m_fir/s_mult_reg[4][25]
  -------------------------------------------------------------------
                         required time                         43.136    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                 36.537    

Slack (MET) :             36.545ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.485ns  (logic 4.090ns (54.640%)  route 3.395ns (45.360%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.748 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.159 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.159    m_fir/s_mult_reg[4]0_inferred__0/i__carry__3_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.276 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.276    m_fir/s_mult_reg[4]0_inferred__0/i__carry__4_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.591 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           0.000     6.591    m_fir/s_mult_reg[4]00_out[27]
    SLICE_X12Y63         FDRE                                         r  m_fir/s_mult_reg[4][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.432    42.748    m_fir/axis_clk
    SLICE_X12Y63         FDRE                                         r  m_fir/s_mult_reg[4][27]/C
                         clock pessimism              0.485    43.232    
                         clock uncertainty           -0.205    43.027    
    SLICE_X12Y63         FDRE (Setup_fdre_C_D)        0.109    43.136    m_fir/s_mult_reg[4][27]
  -------------------------------------------------------------------
                         required time                         43.136    
                         arrival time                          -6.591    
  -------------------------------------------------------------------
                         slack                                 36.545    

Slack (MET) :             36.621ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][26]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 4.014ns (54.175%)  route 3.395ns (45.825%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.748 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.159 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.159    m_fir/s_mult_reg[4]0_inferred__0/i__carry__3_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.276 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.276    m_fir/s_mult_reg[4]0_inferred__0/i__carry__4_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.515 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__5/O[2]
                         net (fo=1, routed)           0.000     6.515    m_fir/s_mult_reg[4]00_out[26]
    SLICE_X12Y63         FDRE                                         r  m_fir/s_mult_reg[4][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.432    42.748    m_fir/axis_clk
    SLICE_X12Y63         FDRE                                         r  m_fir/s_mult_reg[4][26]/C
                         clock pessimism              0.485    43.232    
                         clock uncertainty           -0.205    43.027    
    SLICE_X12Y63         FDRE (Setup_fdre_C_D)        0.109    43.136    m_fir/s_mult_reg[4][26]
  -------------------------------------------------------------------
                         required time                         43.136    
                         arrival time                          -6.515    
  -------------------------------------------------------------------
                         slack                                 36.621    

Slack (MET) :             36.641ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][24]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.389ns  (logic 3.994ns (54.051%)  route 3.395ns (45.949%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.748 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.159 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.159    m_fir/s_mult_reg[4]0_inferred__0/i__carry__3_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.276 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.276    m_fir/s_mult_reg[4]0_inferred__0/i__carry__4_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.495 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__5/O[0]
                         net (fo=1, routed)           0.000     6.495    m_fir/s_mult_reg[4]00_out[24]
    SLICE_X12Y63         FDRE                                         r  m_fir/s_mult_reg[4][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.432    42.748    m_fir/axis_clk
    SLICE_X12Y63         FDRE                                         r  m_fir/s_mult_reg[4][24]/C
                         clock pessimism              0.485    43.232    
                         clock uncertainty           -0.205    43.027    
    SLICE_X12Y63         FDRE (Setup_fdre_C_D)        0.109    43.136    m_fir/s_mult_reg[4][24]
  -------------------------------------------------------------------
                         required time                         43.136    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                 36.641    

Slack (MET) :             36.655ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.376ns  (logic 3.981ns (53.970%)  route 3.395ns (46.030%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 42.749 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.159 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.159    m_fir/s_mult_reg[4]0_inferred__0/i__carry__3_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.482 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__4/O[1]
                         net (fo=1, routed)           0.000     6.482    m_fir/s_mult_reg[4]00_out[21]
    SLICE_X12Y62         FDRE                                         r  m_fir/s_mult_reg[4][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.433    42.749    m_fir/axis_clk
    SLICE_X12Y62         FDRE                                         r  m_fir/s_mult_reg[4][21]/C
                         clock pessimism              0.485    43.233    
                         clock uncertainty           -0.205    43.028    
    SLICE_X12Y62         FDRE (Setup_fdre_C_D)        0.109    43.137    m_fir/s_mult_reg[4][21]
  -------------------------------------------------------------------
                         required time                         43.137    
                         arrival time                          -6.482    
  -------------------------------------------------------------------
                         slack                                 36.655    

Slack (MET) :             36.663ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.368ns  (logic 3.973ns (53.920%)  route 3.395ns (46.080%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 42.749 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.159 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.159    m_fir/s_mult_reg[4]0_inferred__0/i__carry__3_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.474 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__4/O[3]
                         net (fo=1, routed)           0.000     6.474    m_fir/s_mult_reg[4]00_out[23]
    SLICE_X12Y62         FDRE                                         r  m_fir/s_mult_reg[4][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.433    42.749    m_fir/axis_clk
    SLICE_X12Y62         FDRE                                         r  m_fir/s_mult_reg[4][23]/C
                         clock pessimism              0.485    43.233    
                         clock uncertainty           -0.205    43.028    
    SLICE_X12Y62         FDRE (Setup_fdre_C_D)        0.109    43.137    m_fir/s_mult_reg[4][23]
  -------------------------------------------------------------------
                         required time                         43.137    
                         arrival time                          -6.474    
  -------------------------------------------------------------------
                         slack                                 36.663    

Slack (MET) :             36.739ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.292ns  (logic 3.897ns (53.440%)  route 3.395ns (46.560%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 42.749 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.159 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.159    m_fir/s_mult_reg[4]0_inferred__0/i__carry__3_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.398 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__4/O[2]
                         net (fo=1, routed)           0.000     6.398    m_fir/s_mult_reg[4]00_out[22]
    SLICE_X12Y62         FDRE                                         r  m_fir/s_mult_reg[4][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.433    42.749    m_fir/axis_clk
    SLICE_X12Y62         FDRE                                         r  m_fir/s_mult_reg[4][22]/C
                         clock pessimism              0.485    43.233    
                         clock uncertainty           -0.205    43.028    
    SLICE_X12Y62         FDRE (Setup_fdre_C_D)        0.109    43.137    m_fir/s_mult_reg[4][22]
  -------------------------------------------------------------------
                         required time                         43.137    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                 36.739    

Slack (MET) :             36.759ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][20]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.272ns  (logic 3.877ns (53.312%)  route 3.395ns (46.688%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 42.749 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.159 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.159    m_fir/s_mult_reg[4]0_inferred__0/i__carry__3_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.378 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__4/O[0]
                         net (fo=1, routed)           0.000     6.378    m_fir/s_mult_reg[4]00_out[20]
    SLICE_X12Y62         FDRE                                         r  m_fir/s_mult_reg[4][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.433    42.749    m_fir/axis_clk
    SLICE_X12Y62         FDRE                                         r  m_fir/s_mult_reg[4][20]/C
                         clock pessimism              0.485    43.233    
                         clock uncertainty           -0.205    43.028    
    SLICE_X12Y62         FDRE (Setup_fdre_C_D)        0.109    43.137    m_fir/s_mult_reg[4][20]
  -------------------------------------------------------------------
                         required time                         43.137    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                 36.759    

Slack (MET) :             36.773ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.259ns  (logic 3.864ns (53.228%)  route 3.395ns (46.772%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 42.750 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.365 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/O[1]
                         net (fo=1, routed)           0.000     6.365    m_fir/s_mult_reg[4]00_out[17]
    SLICE_X12Y61         FDRE                                         r  m_fir/s_mult_reg[4][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.434    42.750    m_fir/axis_clk
    SLICE_X12Y61         FDRE                                         r  m_fir/s_mult_reg[4][17]/C
                         clock pessimism              0.485    43.234    
                         clock uncertainty           -0.205    43.029    
    SLICE_X12Y61         FDRE (Setup_fdre_C_D)        0.109    43.138    m_fir/s_mult_reg[4][17]
  -------------------------------------------------------------------
                         required time                         43.138    
                         arrival time                          -6.365    
  -------------------------------------------------------------------
                         slack                                 36.773    

Slack (MET) :             36.781ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.251ns  (logic 3.856ns (53.176%)  route 3.395ns (46.824%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 42.750 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.357 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/O[3]
                         net (fo=1, routed)           0.000     6.357    m_fir/s_mult_reg[4]00_out[19]
    SLICE_X12Y61         FDRE                                         r  m_fir/s_mult_reg[4][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.434    42.750    m_fir/axis_clk
    SLICE_X12Y61         FDRE                                         r  m_fir/s_mult_reg[4][19]/C
                         clock pessimism              0.485    43.234    
                         clock uncertainty           -0.205    43.029    
    SLICE_X12Y61         FDRE (Setup_fdre_C_D)        0.109    43.138    m_fir/s_mult_reg[4][19]
  -------------------------------------------------------------------
                         required time                         43.138    
                         arrival time                          -6.357    
  -------------------------------------------------------------------
                         slack                                 36.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.892%)  route 0.141ns (43.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.589    -0.558    m_i2s2/axis_clk
    SLICE_X7Y55          FDRE                                         r  m_i2s2/tx_data_l_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  m_i2s2/tx_data_l_reg[15]/Q
                         net (fo=1, routed)           0.141    -0.276    m_i2s2/tx_data_l_reg_n_0_[15]
    SLICE_X4Y55          LUT6 (Prop_lut6_I4_O)        0.045    -0.231 r  m_i2s2/tx_data_l_shift[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    m_i2s2/p_1_in[15]
    SLICE_X4Y55          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.860    -0.795    m_i2s2/axis_clk
    SLICE_X4Y55          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[15]/C
                         clock pessimism              0.253    -0.542    
    SLICE_X4Y55          FDRE (Hold_fdre_C_D)         0.091    -0.451    m_i2s2/tx_data_l_shift_reg[15]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 m_fir/s_data_reg[2][22]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_data_reg[3][22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.569    -0.578    m_fir/axis_clk
    SLICE_X15Y47         FDRE                                         r  m_fir/s_data_reg[2][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  m_fir/s_data_reg[2][22]/Q
                         net (fo=1, routed)           0.170    -0.267    m_fir/s_data_reg[2]__0[22]
    SLICE_X15Y47         FDRE                                         r  m_fir/s_data_reg[3][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.839    -0.816    m_fir/axis_clk
    SLICE_X15Y47         FDRE                                         r  m_fir/s_data_reg[3][22]/C
                         clock pessimism              0.238    -0.578    
    SLICE_X15Y47         FDRE (Hold_fdre_C_D)         0.070    -0.508    m_fir/s_data_reg[3][22]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 m_fir/s_data_reg[5][11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[5][14]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.256ns (70.417%)  route 0.108ns (29.583%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.562    -0.585    m_fir/axis_clk
    SLICE_X13Y54         FDRE                                         r  m_fir/s_data_reg[5][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  m_fir/s_data_reg[5][11]/Q
                         net (fo=3, routed)           0.108    -0.337    m_fir/s_data_reg[5]__0[11]
    SLICE_X15Y53         LUT2 (Prop_lut2_I1_O)        0.045    -0.292 r  m_fir/s_mult[5][17]_i_5/O
                         net (fo=1, routed)           0.000    -0.292    m_fir/s_mult[5][17]_i_5_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.222 r  m_fir/s_mult_reg[5][17]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.222    m_fir/s_mult_reg[5]00_out[14]
    SLICE_X15Y53         FDRE                                         r  m_fir/s_mult_reg[5][14]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.831    -0.823    m_fir/axis_clk
    SLICE_X15Y53         FDRE                                         r  m_fir/s_mult_reg[5][14]__0/C
                         clock pessimism              0.254    -0.569    
    SLICE_X15Y53         FDRE (Hold_fdre_C_D)         0.105    -0.464    m_fir/s_mult_reg[5][14]__0
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 m_i2s2/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.590    -0.557    m_i2s2/axis_clk
    SLICE_X3Y58          FDRE                                         r  m_i2s2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  m_i2s2/count_reg[1]/Q
                         net (fo=59, routed)          0.168    -0.248    m_i2s2/count_reg__0[1]
    SLICE_X3Y58          LUT3 (Prop_lut3_I1_O)        0.042    -0.206 r  m_i2s2/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    m_i2s2/p_0_in[2]
    SLICE_X3Y58          FDRE                                         r  m_i2s2/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.860    -0.794    m_i2s2/axis_clk
    SLICE_X3Y58          FDRE                                         r  m_i2s2/count_reg[2]/C
                         clock pessimism              0.237    -0.557    
    SLICE_X3Y58          FDRE (Hold_fdre_C_D)         0.107    -0.450    m_i2s2/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 m_fir/filtered_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_axis_tdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.148ns (58.268%)  route 0.106ns (41.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.590    -0.557    m_fir/axis_clk
    SLICE_X6Y51          FDRE                                         r  m_fir/filtered_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.148    -0.409 r  m_fir/filtered_data_reg[15]/Q
                         net (fo=1, routed)           0.106    -0.303    m_fir/p_2_in[16]
    SLICE_X4Y51          FDRE                                         r  m_fir/m_axis_tdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.861    -0.794    m_fir/axis_clk
    SLICE_X4Y51          FDRE                                         r  m_fir/m_axis_tdata_reg[16]/C
                         clock pessimism              0.253    -0.541    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)        -0.007    -0.548    m_fir/m_axis_tdata_reg[16]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 m_fir/s_data_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_data_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.905%)  route 0.180ns (56.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.568    -0.579    m_fir/axis_clk
    SLICE_X13Y43         FDRE                                         r  m_fir/s_data_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  m_fir/s_data_reg[1][0]/Q
                         net (fo=3, routed)           0.180    -0.258    m_fir/s_data_reg_n_0_[1][0]
    SLICE_X12Y43         FDRE                                         r  m_fir/s_data_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.838    -0.817    m_fir/axis_clk
    SLICE_X12Y43         FDRE                                         r  m_fir/s_data_reg[2][0]/C
                         clock pessimism              0.251    -0.566    
    SLICE_X12Y43         FDRE (Hold_fdre_C_D)         0.063    -0.503    m_fir/s_data_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 m_fir/s_data_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_data_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.468%)  route 0.176ns (55.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.569    -0.578    m_fir/axis_clk
    SLICE_X15Y47         FDRE                                         r  m_fir/s_data_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  m_fir/s_data_reg[3][2]/Q
                         net (fo=8, routed)           0.176    -0.261    m_fir/s_data_reg[3]__0[2]
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.839    -0.816    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][2]/C
                         clock pessimism              0.254    -0.562    
    SLICE_X14Y49         FDRE (Hold_fdre_C_D)         0.053    -0.509    m_fir/s_data_reg[4][2]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.583%)  route 0.167ns (50.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.596    -0.551    m_i2s2/axis_clk
    SLICE_X6Y47          FDRE                                         r  m_i2s2/rx_data_r_shift_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  m_i2s2/rx_data_r_shift_reg[15]/Q
                         net (fo=2, routed)           0.167    -0.220    m_i2s2/rx_data_r_shift[15]
    SLICE_X5Y48          FDRE                                         r  m_i2s2/rx_data_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.867    -0.788    m_i2s2/axis_clk
    SLICE_X5Y48          FDRE                                         r  m_i2s2/rx_data_r_reg[15]/C
                         clock pessimism              0.253    -0.535    
    SLICE_X5Y48          FDRE (Hold_fdre_C_D)         0.066    -0.469    m_i2s2/rx_data_r_reg[15]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 m_fir/s_data_reg[5][23]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_data_reg[6][23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.562    -0.585    m_fir/axis_clk
    SLICE_X13Y56         FDRE                                         r  m_fir/s_data_reg[5][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  m_fir/s_data_reg[5][23]/Q
                         net (fo=12, routed)          0.206    -0.238    m_fir/s_data_reg[5]__0[23]
    SLICE_X12Y56         FDRE                                         r  m_fir/s_data_reg[6][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.831    -0.823    m_fir/axis_clk
    SLICE_X12Y56         FDRE                                         r  m_fir/s_data_reg[6][23]/C
                         clock pessimism              0.251    -0.572    
    SLICE_X12Y56         FDRE (Hold_fdre_C_D)         0.085    -0.487    m_fir/s_data_reg[6][23]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.592    -0.555    m_i2s2/axis_clk
    SLICE_X2Y51          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.164    -0.391 r  m_i2s2/tx_data_l_shift_reg[2]/Q
                         net (fo=1, routed)           0.163    -0.228    m_i2s2/tx_data_l_shift[2]
    SLICE_X2Y51          LUT6 (Prop_lut6_I5_O)        0.045    -0.183 r  m_i2s2/tx_data_l_shift[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    m_i2s2/p_1_in[3]
    SLICE_X2Y51          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.863    -0.792    m_i2s2/axis_clk
    SLICE_X2Y51          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[3]/C
                         clock pessimism              0.237    -0.555    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.121    -0.434    m_i2s2/tx_data_l_shift_reg[3]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 22.134 }
Period(ns):         44.267
Sources:            { m_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         44.267      40.383     DSP48_X0Y25      m_fir/s_mult_reg[2]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         44.267      40.383     DSP48_X0Y16      m_fir/s_mult_reg[9]0/CLK
Min Period        n/a     BUFG/I              n/a            2.155         44.267      42.112     BUFGCTRL_X0Y16   m_clk/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         44.267      42.113     DSP48_X0Y15      m_fir/s_mult_reg[3]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         44.267      42.113     DSP48_X0Y23      m_fir/s_mult_reg[6]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         44.267      42.113     DSP48_X0Y21      m_fir/s_mult_reg[7]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         44.267      42.113     DSP48_X0Y17      m_fir/s_add_0_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         44.267      42.113     DSP48_X0Y19      m_fir/s_add_1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         44.267      42.113     DSP48_X0Y26      m_fir/s_mult_reg[4]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         44.267      42.113     DSP48_X0Y20      m_fir/s_mult_reg[5]0/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       44.267      169.093    MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y57      m_fir/s_mult_reg[7][24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y57      m_fir/s_mult_reg[7][25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y57      m_fir/s_mult_reg[7][26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y57      m_fir/s_mult_reg[7][27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X4Y58      m_i2s2/tx_data_l_shift_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X4Y58      m_i2s2/tx_data_l_shift_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X4Y58      m_i2s2/tx_data_l_shift_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X4Y58      m_i2s2/tx_data_l_shift_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X5Y57      m_i2s2/tx_data_r_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X5Y57      m_i2s2/tx_data_r_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X2Y45      m_fir/filtered_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X12Y47     m_fir/s_mult_reg[5][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X13Y49     m_fir/s_mult_reg[5][0]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X13Y47     m_fir/s_mult_reg[5][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X15Y52     m_fir/s_mult_reg[5][10]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X13Y47     m_fir/s_mult_reg[5][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X15Y52     m_fir/s_mult_reg[5][11]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X13Y49     m_fir/s_mult_reg[5][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X15Y52     m_fir/s_mult_reg[5][12]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X13Y48     m_fir/s_mult_reg[5][13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { m_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y17   m_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0_1
  To Clock:  axis_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.529ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.493ns  (logic 4.098ns (54.689%)  route 3.395ns (45.311%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.748 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.159 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.159    m_fir/s_mult_reg[4]0_inferred__0/i__carry__3_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.276 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.276    m_fir/s_mult_reg[4]0_inferred__0/i__carry__4_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.599 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__5/O[1]
                         net (fo=1, routed)           0.000     6.599    m_fir/s_mult_reg[4]00_out[25]
    SLICE_X12Y63         FDRE                                         r  m_fir/s_mult_reg[4][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.432    42.748    m_fir/axis_clk
    SLICE_X12Y63         FDRE                                         r  m_fir/s_mult_reg[4][25]/C
                         clock pessimism              0.485    43.232    
                         clock uncertainty           -0.213    43.019    
    SLICE_X12Y63         FDRE (Setup_fdre_C_D)        0.109    43.128    m_fir/s_mult_reg[4][25]
  -------------------------------------------------------------------
                         required time                         43.128    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                 36.529    

Slack (MET) :             36.537ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.485ns  (logic 4.090ns (54.640%)  route 3.395ns (45.360%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.748 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.159 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.159    m_fir/s_mult_reg[4]0_inferred__0/i__carry__3_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.276 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.276    m_fir/s_mult_reg[4]0_inferred__0/i__carry__4_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.591 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           0.000     6.591    m_fir/s_mult_reg[4]00_out[27]
    SLICE_X12Y63         FDRE                                         r  m_fir/s_mult_reg[4][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.432    42.748    m_fir/axis_clk
    SLICE_X12Y63         FDRE                                         r  m_fir/s_mult_reg[4][27]/C
                         clock pessimism              0.485    43.232    
                         clock uncertainty           -0.213    43.019    
    SLICE_X12Y63         FDRE (Setup_fdre_C_D)        0.109    43.128    m_fir/s_mult_reg[4][27]
  -------------------------------------------------------------------
                         required time                         43.128    
                         arrival time                          -6.591    
  -------------------------------------------------------------------
                         slack                                 36.537    

Slack (MET) :             36.613ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][26]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 4.014ns (54.175%)  route 3.395ns (45.825%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.748 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.159 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.159    m_fir/s_mult_reg[4]0_inferred__0/i__carry__3_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.276 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.276    m_fir/s_mult_reg[4]0_inferred__0/i__carry__4_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.515 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__5/O[2]
                         net (fo=1, routed)           0.000     6.515    m_fir/s_mult_reg[4]00_out[26]
    SLICE_X12Y63         FDRE                                         r  m_fir/s_mult_reg[4][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.432    42.748    m_fir/axis_clk
    SLICE_X12Y63         FDRE                                         r  m_fir/s_mult_reg[4][26]/C
                         clock pessimism              0.485    43.232    
                         clock uncertainty           -0.213    43.019    
    SLICE_X12Y63         FDRE (Setup_fdre_C_D)        0.109    43.128    m_fir/s_mult_reg[4][26]
  -------------------------------------------------------------------
                         required time                         43.128    
                         arrival time                          -6.515    
  -------------------------------------------------------------------
                         slack                                 36.613    

Slack (MET) :             36.633ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][24]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.389ns  (logic 3.994ns (54.051%)  route 3.395ns (45.949%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.748 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.159 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.159    m_fir/s_mult_reg[4]0_inferred__0/i__carry__3_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.276 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.276    m_fir/s_mult_reg[4]0_inferred__0/i__carry__4_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.495 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__5/O[0]
                         net (fo=1, routed)           0.000     6.495    m_fir/s_mult_reg[4]00_out[24]
    SLICE_X12Y63         FDRE                                         r  m_fir/s_mult_reg[4][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.432    42.748    m_fir/axis_clk
    SLICE_X12Y63         FDRE                                         r  m_fir/s_mult_reg[4][24]/C
                         clock pessimism              0.485    43.232    
                         clock uncertainty           -0.213    43.019    
    SLICE_X12Y63         FDRE (Setup_fdre_C_D)        0.109    43.128    m_fir/s_mult_reg[4][24]
  -------------------------------------------------------------------
                         required time                         43.128    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                 36.633    

Slack (MET) :             36.647ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.376ns  (logic 3.981ns (53.970%)  route 3.395ns (46.030%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 42.749 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.159 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.159    m_fir/s_mult_reg[4]0_inferred__0/i__carry__3_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.482 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__4/O[1]
                         net (fo=1, routed)           0.000     6.482    m_fir/s_mult_reg[4]00_out[21]
    SLICE_X12Y62         FDRE                                         r  m_fir/s_mult_reg[4][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.433    42.749    m_fir/axis_clk
    SLICE_X12Y62         FDRE                                         r  m_fir/s_mult_reg[4][21]/C
                         clock pessimism              0.485    43.233    
                         clock uncertainty           -0.213    43.020    
    SLICE_X12Y62         FDRE (Setup_fdre_C_D)        0.109    43.129    m_fir/s_mult_reg[4][21]
  -------------------------------------------------------------------
                         required time                         43.129    
                         arrival time                          -6.482    
  -------------------------------------------------------------------
                         slack                                 36.647    

Slack (MET) :             36.655ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.368ns  (logic 3.973ns (53.920%)  route 3.395ns (46.080%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 42.749 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.159 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.159    m_fir/s_mult_reg[4]0_inferred__0/i__carry__3_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.474 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__4/O[3]
                         net (fo=1, routed)           0.000     6.474    m_fir/s_mult_reg[4]00_out[23]
    SLICE_X12Y62         FDRE                                         r  m_fir/s_mult_reg[4][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.433    42.749    m_fir/axis_clk
    SLICE_X12Y62         FDRE                                         r  m_fir/s_mult_reg[4][23]/C
                         clock pessimism              0.485    43.233    
                         clock uncertainty           -0.213    43.020    
    SLICE_X12Y62         FDRE (Setup_fdre_C_D)        0.109    43.129    m_fir/s_mult_reg[4][23]
  -------------------------------------------------------------------
                         required time                         43.129    
                         arrival time                          -6.474    
  -------------------------------------------------------------------
                         slack                                 36.655    

Slack (MET) :             36.731ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.292ns  (logic 3.897ns (53.440%)  route 3.395ns (46.560%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 42.749 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.159 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.159    m_fir/s_mult_reg[4]0_inferred__0/i__carry__3_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.398 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__4/O[2]
                         net (fo=1, routed)           0.000     6.398    m_fir/s_mult_reg[4]00_out[22]
    SLICE_X12Y62         FDRE                                         r  m_fir/s_mult_reg[4][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.433    42.749    m_fir/axis_clk
    SLICE_X12Y62         FDRE                                         r  m_fir/s_mult_reg[4][22]/C
                         clock pessimism              0.485    43.233    
                         clock uncertainty           -0.213    43.020    
    SLICE_X12Y62         FDRE (Setup_fdre_C_D)        0.109    43.129    m_fir/s_mult_reg[4][22]
  -------------------------------------------------------------------
                         required time                         43.129    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                 36.731    

Slack (MET) :             36.751ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][20]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.272ns  (logic 3.877ns (53.312%)  route 3.395ns (46.688%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 42.749 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.159 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.159    m_fir/s_mult_reg[4]0_inferred__0/i__carry__3_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.378 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__4/O[0]
                         net (fo=1, routed)           0.000     6.378    m_fir/s_mult_reg[4]00_out[20]
    SLICE_X12Y62         FDRE                                         r  m_fir/s_mult_reg[4][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.433    42.749    m_fir/axis_clk
    SLICE_X12Y62         FDRE                                         r  m_fir/s_mult_reg[4][20]/C
                         clock pessimism              0.485    43.233    
                         clock uncertainty           -0.213    43.020    
    SLICE_X12Y62         FDRE (Setup_fdre_C_D)        0.109    43.129    m_fir/s_mult_reg[4][20]
  -------------------------------------------------------------------
                         required time                         43.129    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                 36.751    

Slack (MET) :             36.765ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.259ns  (logic 3.864ns (53.228%)  route 3.395ns (46.772%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 42.750 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.365 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/O[1]
                         net (fo=1, routed)           0.000     6.365    m_fir/s_mult_reg[4]00_out[17]
    SLICE_X12Y61         FDRE                                         r  m_fir/s_mult_reg[4][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.434    42.750    m_fir/axis_clk
    SLICE_X12Y61         FDRE                                         r  m_fir/s_mult_reg[4][17]/C
                         clock pessimism              0.485    43.234    
                         clock uncertainty           -0.213    43.021    
    SLICE_X12Y61         FDRE (Setup_fdre_C_D)        0.109    43.130    m_fir/s_mult_reg[4][17]
  -------------------------------------------------------------------
                         required time                         43.130    
                         arrival time                          -6.365    
  -------------------------------------------------------------------
                         slack                                 36.765    

Slack (MET) :             36.773ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.251ns  (logic 3.856ns (53.176%)  route 3.395ns (46.824%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 42.750 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.357 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/O[3]
                         net (fo=1, routed)           0.000     6.357    m_fir/s_mult_reg[4]00_out[19]
    SLICE_X12Y61         FDRE                                         r  m_fir/s_mult_reg[4][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.434    42.750    m_fir/axis_clk
    SLICE_X12Y61         FDRE                                         r  m_fir/s_mult_reg[4][19]/C
                         clock pessimism              0.485    43.234    
                         clock uncertainty           -0.213    43.021    
    SLICE_X12Y61         FDRE (Setup_fdre_C_D)        0.109    43.130    m_fir/s_mult_reg[4][19]
  -------------------------------------------------------------------
                         required time                         43.130    
                         arrival time                          -6.357    
  -------------------------------------------------------------------
                         slack                                 36.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.892%)  route 0.141ns (43.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.589    -0.558    m_i2s2/axis_clk
    SLICE_X7Y55          FDRE                                         r  m_i2s2/tx_data_l_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  m_i2s2/tx_data_l_reg[15]/Q
                         net (fo=1, routed)           0.141    -0.276    m_i2s2/tx_data_l_reg_n_0_[15]
    SLICE_X4Y55          LUT6 (Prop_lut6_I4_O)        0.045    -0.231 r  m_i2s2/tx_data_l_shift[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    m_i2s2/p_1_in[15]
    SLICE_X4Y55          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.860    -0.795    m_i2s2/axis_clk
    SLICE_X4Y55          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[15]/C
                         clock pessimism              0.253    -0.542    
                         clock uncertainty            0.213    -0.329    
    SLICE_X4Y55          FDRE (Hold_fdre_C_D)         0.091    -0.238    m_i2s2/tx_data_l_shift_reg[15]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 m_fir/s_data_reg[2][22]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_data_reg[3][22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.569    -0.578    m_fir/axis_clk
    SLICE_X15Y47         FDRE                                         r  m_fir/s_data_reg[2][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  m_fir/s_data_reg[2][22]/Q
                         net (fo=1, routed)           0.170    -0.267    m_fir/s_data_reg[2]__0[22]
    SLICE_X15Y47         FDRE                                         r  m_fir/s_data_reg[3][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.839    -0.816    m_fir/axis_clk
    SLICE_X15Y47         FDRE                                         r  m_fir/s_data_reg[3][22]/C
                         clock pessimism              0.238    -0.578    
                         clock uncertainty            0.213    -0.365    
    SLICE_X15Y47         FDRE (Hold_fdre_C_D)         0.070    -0.295    m_fir/s_data_reg[3][22]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 m_fir/s_data_reg[5][11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[5][14]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.256ns (70.417%)  route 0.108ns (29.583%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.562    -0.585    m_fir/axis_clk
    SLICE_X13Y54         FDRE                                         r  m_fir/s_data_reg[5][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  m_fir/s_data_reg[5][11]/Q
                         net (fo=3, routed)           0.108    -0.337    m_fir/s_data_reg[5]__0[11]
    SLICE_X15Y53         LUT2 (Prop_lut2_I1_O)        0.045    -0.292 r  m_fir/s_mult[5][17]_i_5/O
                         net (fo=1, routed)           0.000    -0.292    m_fir/s_mult[5][17]_i_5_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.222 r  m_fir/s_mult_reg[5][17]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.222    m_fir/s_mult_reg[5]00_out[14]
    SLICE_X15Y53         FDRE                                         r  m_fir/s_mult_reg[5][14]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.831    -0.823    m_fir/axis_clk
    SLICE_X15Y53         FDRE                                         r  m_fir/s_mult_reg[5][14]__0/C
                         clock pessimism              0.254    -0.569    
                         clock uncertainty            0.213    -0.356    
    SLICE_X15Y53         FDRE (Hold_fdre_C_D)         0.105    -0.251    m_fir/s_mult_reg[5][14]__0
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 m_i2s2/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.590    -0.557    m_i2s2/axis_clk
    SLICE_X3Y58          FDRE                                         r  m_i2s2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  m_i2s2/count_reg[1]/Q
                         net (fo=59, routed)          0.168    -0.248    m_i2s2/count_reg__0[1]
    SLICE_X3Y58          LUT3 (Prop_lut3_I1_O)        0.042    -0.206 r  m_i2s2/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    m_i2s2/p_0_in[2]
    SLICE_X3Y58          FDRE                                         r  m_i2s2/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.860    -0.794    m_i2s2/axis_clk
    SLICE_X3Y58          FDRE                                         r  m_i2s2/count_reg[2]/C
                         clock pessimism              0.237    -0.557    
                         clock uncertainty            0.213    -0.344    
    SLICE_X3Y58          FDRE (Hold_fdre_C_D)         0.107    -0.237    m_i2s2/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 m_fir/filtered_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_axis_tdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.148ns (58.268%)  route 0.106ns (41.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.590    -0.557    m_fir/axis_clk
    SLICE_X6Y51          FDRE                                         r  m_fir/filtered_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.148    -0.409 r  m_fir/filtered_data_reg[15]/Q
                         net (fo=1, routed)           0.106    -0.303    m_fir/p_2_in[16]
    SLICE_X4Y51          FDRE                                         r  m_fir/m_axis_tdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.861    -0.794    m_fir/axis_clk
    SLICE_X4Y51          FDRE                                         r  m_fir/m_axis_tdata_reg[16]/C
                         clock pessimism              0.253    -0.541    
                         clock uncertainty            0.213    -0.328    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)        -0.007    -0.335    m_fir/m_axis_tdata_reg[16]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 m_fir/s_data_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_data_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.905%)  route 0.180ns (56.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.568    -0.579    m_fir/axis_clk
    SLICE_X13Y43         FDRE                                         r  m_fir/s_data_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  m_fir/s_data_reg[1][0]/Q
                         net (fo=3, routed)           0.180    -0.258    m_fir/s_data_reg_n_0_[1][0]
    SLICE_X12Y43         FDRE                                         r  m_fir/s_data_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.838    -0.817    m_fir/axis_clk
    SLICE_X12Y43         FDRE                                         r  m_fir/s_data_reg[2][0]/C
                         clock pessimism              0.251    -0.566    
                         clock uncertainty            0.213    -0.353    
    SLICE_X12Y43         FDRE (Hold_fdre_C_D)         0.063    -0.290    m_fir/s_data_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 m_fir/s_data_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_data_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.468%)  route 0.176ns (55.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.569    -0.578    m_fir/axis_clk
    SLICE_X15Y47         FDRE                                         r  m_fir/s_data_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  m_fir/s_data_reg[3][2]/Q
                         net (fo=8, routed)           0.176    -0.261    m_fir/s_data_reg[3]__0[2]
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.839    -0.816    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][2]/C
                         clock pessimism              0.254    -0.562    
                         clock uncertainty            0.213    -0.349    
    SLICE_X14Y49         FDRE (Hold_fdre_C_D)         0.053    -0.296    m_fir/s_data_reg[4][2]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.583%)  route 0.167ns (50.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.596    -0.551    m_i2s2/axis_clk
    SLICE_X6Y47          FDRE                                         r  m_i2s2/rx_data_r_shift_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  m_i2s2/rx_data_r_shift_reg[15]/Q
                         net (fo=2, routed)           0.167    -0.220    m_i2s2/rx_data_r_shift[15]
    SLICE_X5Y48          FDRE                                         r  m_i2s2/rx_data_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.867    -0.788    m_i2s2/axis_clk
    SLICE_X5Y48          FDRE                                         r  m_i2s2/rx_data_r_reg[15]/C
                         clock pessimism              0.253    -0.535    
                         clock uncertainty            0.213    -0.322    
    SLICE_X5Y48          FDRE (Hold_fdre_C_D)         0.066    -0.256    m_i2s2/rx_data_r_reg[15]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 m_fir/s_data_reg[5][23]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_data_reg[6][23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.562    -0.585    m_fir/axis_clk
    SLICE_X13Y56         FDRE                                         r  m_fir/s_data_reg[5][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  m_fir/s_data_reg[5][23]/Q
                         net (fo=12, routed)          0.206    -0.238    m_fir/s_data_reg[5]__0[23]
    SLICE_X12Y56         FDRE                                         r  m_fir/s_data_reg[6][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.831    -0.823    m_fir/axis_clk
    SLICE_X12Y56         FDRE                                         r  m_fir/s_data_reg[6][23]/C
                         clock pessimism              0.251    -0.572    
                         clock uncertainty            0.213    -0.359    
    SLICE_X12Y56         FDRE (Hold_fdre_C_D)         0.085    -0.274    m_fir/s_data_reg[6][23]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.592    -0.555    m_i2s2/axis_clk
    SLICE_X2Y51          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.164    -0.391 r  m_i2s2/tx_data_l_shift_reg[2]/Q
                         net (fo=1, routed)           0.163    -0.228    m_i2s2/tx_data_l_shift[2]
    SLICE_X2Y51          LUT6 (Prop_lut6_I5_O)        0.045    -0.183 r  m_i2s2/tx_data_l_shift[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    m_i2s2/p_1_in[3]
    SLICE_X2Y51          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.863    -0.792    m_i2s2/axis_clk
    SLICE_X2Y51          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[3]/C
                         clock pessimism              0.237    -0.555    
                         clock uncertainty            0.213    -0.342    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.121    -0.221    m_i2s2/tx_data_l_shift_reg[3]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.038    





---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0
  To Clock:  axis_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.529ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.493ns  (logic 4.098ns (54.689%)  route 3.395ns (45.311%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.748 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.159 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.159    m_fir/s_mult_reg[4]0_inferred__0/i__carry__3_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.276 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.276    m_fir/s_mult_reg[4]0_inferred__0/i__carry__4_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.599 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__5/O[1]
                         net (fo=1, routed)           0.000     6.599    m_fir/s_mult_reg[4]00_out[25]
    SLICE_X12Y63         FDRE                                         r  m_fir/s_mult_reg[4][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.432    42.748    m_fir/axis_clk
    SLICE_X12Y63         FDRE                                         r  m_fir/s_mult_reg[4][25]/C
                         clock pessimism              0.485    43.232    
                         clock uncertainty           -0.213    43.019    
    SLICE_X12Y63         FDRE (Setup_fdre_C_D)        0.109    43.128    m_fir/s_mult_reg[4][25]
  -------------------------------------------------------------------
                         required time                         43.128    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                 36.529    

Slack (MET) :             36.537ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.485ns  (logic 4.090ns (54.640%)  route 3.395ns (45.360%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.748 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.159 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.159    m_fir/s_mult_reg[4]0_inferred__0/i__carry__3_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.276 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.276    m_fir/s_mult_reg[4]0_inferred__0/i__carry__4_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.591 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           0.000     6.591    m_fir/s_mult_reg[4]00_out[27]
    SLICE_X12Y63         FDRE                                         r  m_fir/s_mult_reg[4][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.432    42.748    m_fir/axis_clk
    SLICE_X12Y63         FDRE                                         r  m_fir/s_mult_reg[4][27]/C
                         clock pessimism              0.485    43.232    
                         clock uncertainty           -0.213    43.019    
    SLICE_X12Y63         FDRE (Setup_fdre_C_D)        0.109    43.128    m_fir/s_mult_reg[4][27]
  -------------------------------------------------------------------
                         required time                         43.128    
                         arrival time                          -6.591    
  -------------------------------------------------------------------
                         slack                                 36.537    

Slack (MET) :             36.613ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][26]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 4.014ns (54.175%)  route 3.395ns (45.825%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.748 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.159 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.159    m_fir/s_mult_reg[4]0_inferred__0/i__carry__3_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.276 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.276    m_fir/s_mult_reg[4]0_inferred__0/i__carry__4_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.515 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__5/O[2]
                         net (fo=1, routed)           0.000     6.515    m_fir/s_mult_reg[4]00_out[26]
    SLICE_X12Y63         FDRE                                         r  m_fir/s_mult_reg[4][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.432    42.748    m_fir/axis_clk
    SLICE_X12Y63         FDRE                                         r  m_fir/s_mult_reg[4][26]/C
                         clock pessimism              0.485    43.232    
                         clock uncertainty           -0.213    43.019    
    SLICE_X12Y63         FDRE (Setup_fdre_C_D)        0.109    43.128    m_fir/s_mult_reg[4][26]
  -------------------------------------------------------------------
                         required time                         43.128    
                         arrival time                          -6.515    
  -------------------------------------------------------------------
                         slack                                 36.613    

Slack (MET) :             36.633ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][24]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.389ns  (logic 3.994ns (54.051%)  route 3.395ns (45.949%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.748 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.159 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.159    m_fir/s_mult_reg[4]0_inferred__0/i__carry__3_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.276 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.276    m_fir/s_mult_reg[4]0_inferred__0/i__carry__4_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.495 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__5/O[0]
                         net (fo=1, routed)           0.000     6.495    m_fir/s_mult_reg[4]00_out[24]
    SLICE_X12Y63         FDRE                                         r  m_fir/s_mult_reg[4][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.432    42.748    m_fir/axis_clk
    SLICE_X12Y63         FDRE                                         r  m_fir/s_mult_reg[4][24]/C
                         clock pessimism              0.485    43.232    
                         clock uncertainty           -0.213    43.019    
    SLICE_X12Y63         FDRE (Setup_fdre_C_D)        0.109    43.128    m_fir/s_mult_reg[4][24]
  -------------------------------------------------------------------
                         required time                         43.128    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                 36.633    

Slack (MET) :             36.647ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.376ns  (logic 3.981ns (53.970%)  route 3.395ns (46.030%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 42.749 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.159 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.159    m_fir/s_mult_reg[4]0_inferred__0/i__carry__3_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.482 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__4/O[1]
                         net (fo=1, routed)           0.000     6.482    m_fir/s_mult_reg[4]00_out[21]
    SLICE_X12Y62         FDRE                                         r  m_fir/s_mult_reg[4][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.433    42.749    m_fir/axis_clk
    SLICE_X12Y62         FDRE                                         r  m_fir/s_mult_reg[4][21]/C
                         clock pessimism              0.485    43.233    
                         clock uncertainty           -0.213    43.020    
    SLICE_X12Y62         FDRE (Setup_fdre_C_D)        0.109    43.129    m_fir/s_mult_reg[4][21]
  -------------------------------------------------------------------
                         required time                         43.129    
                         arrival time                          -6.482    
  -------------------------------------------------------------------
                         slack                                 36.647    

Slack (MET) :             36.655ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.368ns  (logic 3.973ns (53.920%)  route 3.395ns (46.080%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 42.749 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.159 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.159    m_fir/s_mult_reg[4]0_inferred__0/i__carry__3_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.474 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__4/O[3]
                         net (fo=1, routed)           0.000     6.474    m_fir/s_mult_reg[4]00_out[23]
    SLICE_X12Y62         FDRE                                         r  m_fir/s_mult_reg[4][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.433    42.749    m_fir/axis_clk
    SLICE_X12Y62         FDRE                                         r  m_fir/s_mult_reg[4][23]/C
                         clock pessimism              0.485    43.233    
                         clock uncertainty           -0.213    43.020    
    SLICE_X12Y62         FDRE (Setup_fdre_C_D)        0.109    43.129    m_fir/s_mult_reg[4][23]
  -------------------------------------------------------------------
                         required time                         43.129    
                         arrival time                          -6.474    
  -------------------------------------------------------------------
                         slack                                 36.655    

Slack (MET) :             36.731ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.292ns  (logic 3.897ns (53.440%)  route 3.395ns (46.560%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 42.749 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.159 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.159    m_fir/s_mult_reg[4]0_inferred__0/i__carry__3_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.398 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__4/O[2]
                         net (fo=1, routed)           0.000     6.398    m_fir/s_mult_reg[4]00_out[22]
    SLICE_X12Y62         FDRE                                         r  m_fir/s_mult_reg[4][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.433    42.749    m_fir/axis_clk
    SLICE_X12Y62         FDRE                                         r  m_fir/s_mult_reg[4][22]/C
                         clock pessimism              0.485    43.233    
                         clock uncertainty           -0.213    43.020    
    SLICE_X12Y62         FDRE (Setup_fdre_C_D)        0.109    43.129    m_fir/s_mult_reg[4][22]
  -------------------------------------------------------------------
                         required time                         43.129    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                 36.731    

Slack (MET) :             36.751ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][20]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.272ns  (logic 3.877ns (53.312%)  route 3.395ns (46.688%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 42.749 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.159 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.159    m_fir/s_mult_reg[4]0_inferred__0/i__carry__3_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.378 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__4/O[0]
                         net (fo=1, routed)           0.000     6.378    m_fir/s_mult_reg[4]00_out[20]
    SLICE_X12Y62         FDRE                                         r  m_fir/s_mult_reg[4][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.433    42.749    m_fir/axis_clk
    SLICE_X12Y62         FDRE                                         r  m_fir/s_mult_reg[4][20]/C
                         clock pessimism              0.485    43.233    
                         clock uncertainty           -0.213    43.020    
    SLICE_X12Y62         FDRE (Setup_fdre_C_D)        0.109    43.129    m_fir/s_mult_reg[4][20]
  -------------------------------------------------------------------
                         required time                         43.129    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                 36.751    

Slack (MET) :             36.765ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.259ns  (logic 3.864ns (53.228%)  route 3.395ns (46.772%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 42.750 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.365 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/O[1]
                         net (fo=1, routed)           0.000     6.365    m_fir/s_mult_reg[4]00_out[17]
    SLICE_X12Y61         FDRE                                         r  m_fir/s_mult_reg[4][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.434    42.750    m_fir/axis_clk
    SLICE_X12Y61         FDRE                                         r  m_fir/s_mult_reg[4][17]/C
                         clock pessimism              0.485    43.234    
                         clock uncertainty           -0.213    43.021    
    SLICE_X12Y61         FDRE (Setup_fdre_C_D)        0.109    43.130    m_fir/s_mult_reg[4][17]
  -------------------------------------------------------------------
                         required time                         43.130    
                         arrival time                          -6.365    
  -------------------------------------------------------------------
                         slack                                 36.765    

Slack (MET) :             36.773ns  (required time - arrival time)
  Source:                 m_fir/s_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[4][19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.251ns  (logic 3.856ns (53.176%)  route 3.395ns (46.824%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 42.750 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.572    -0.895    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.417 r  m_fir/s_data_reg[4][0]/Q
                         net (fo=8, routed)           1.386     0.969    m_fir/s_data_reg[4]__0[0]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     1.777 r  m_fir/s_mult_reg[4]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.777    m_fir/s_mult_reg[4]0_carry_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.894 r  m_fir/s_mult_reg[4]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    m_fir/s_mult_reg[4]0_carry__0_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.113 r  m_fir/s_mult_reg[4]0_carry__1/O[0]
                         net (fo=3, routed)           0.813     2.926    m_fir/s_mult_reg[4]0_carry__1_n_7
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.295     3.221 r  m_fir/s_mult_reg[4]0__75_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.221    m_fir/s_mult_reg[4]0__75_carry__0_i_7_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.771 r  m_fir/s_mult_reg[4]0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.771    m_fir/s_mult_reg[4]0__75_carry__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  m_fir/s_mult_reg[4]0__75_carry__1/O[2]
                         net (fo=1, routed)           1.197     5.207    m_fir/s_mult_reg[4]0__0[13]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.302     5.509 r  m_fir/i__carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     5.509    m_fir/i__carry__2_i_3__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.042 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.042    m_fir/s_mult_reg[4]0_inferred__0/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.357 r  m_fir/s_mult_reg[4]0_inferred__0/i__carry__3/O[3]
                         net (fo=1, routed)           0.000     6.357    m_fir/s_mult_reg[4]00_out[19]
    SLICE_X12Y61         FDRE                                         r  m_fir/s_mult_reg[4][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         1.434    42.750    m_fir/axis_clk
    SLICE_X12Y61         FDRE                                         r  m_fir/s_mult_reg[4][19]/C
                         clock pessimism              0.485    43.234    
                         clock uncertainty           -0.213    43.021    
    SLICE_X12Y61         FDRE (Setup_fdre_C_D)        0.109    43.130    m_fir/s_mult_reg[4][19]
  -------------------------------------------------------------------
                         required time                         43.130    
                         arrival time                          -6.357    
  -------------------------------------------------------------------
                         slack                                 36.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.892%)  route 0.141ns (43.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.589    -0.558    m_i2s2/axis_clk
    SLICE_X7Y55          FDRE                                         r  m_i2s2/tx_data_l_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  m_i2s2/tx_data_l_reg[15]/Q
                         net (fo=1, routed)           0.141    -0.276    m_i2s2/tx_data_l_reg_n_0_[15]
    SLICE_X4Y55          LUT6 (Prop_lut6_I4_O)        0.045    -0.231 r  m_i2s2/tx_data_l_shift[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    m_i2s2/p_1_in[15]
    SLICE_X4Y55          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.860    -0.795    m_i2s2/axis_clk
    SLICE_X4Y55          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[15]/C
                         clock pessimism              0.253    -0.542    
                         clock uncertainty            0.213    -0.329    
    SLICE_X4Y55          FDRE (Hold_fdre_C_D)         0.091    -0.238    m_i2s2/tx_data_l_shift_reg[15]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 m_fir/s_data_reg[2][22]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_data_reg[3][22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.569    -0.578    m_fir/axis_clk
    SLICE_X15Y47         FDRE                                         r  m_fir/s_data_reg[2][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  m_fir/s_data_reg[2][22]/Q
                         net (fo=1, routed)           0.170    -0.267    m_fir/s_data_reg[2]__0[22]
    SLICE_X15Y47         FDRE                                         r  m_fir/s_data_reg[3][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.839    -0.816    m_fir/axis_clk
    SLICE_X15Y47         FDRE                                         r  m_fir/s_data_reg[3][22]/C
                         clock pessimism              0.238    -0.578    
                         clock uncertainty            0.213    -0.365    
    SLICE_X15Y47         FDRE (Hold_fdre_C_D)         0.070    -0.295    m_fir/s_data_reg[3][22]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 m_fir/s_data_reg[5][11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_mult_reg[5][14]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.256ns (70.417%)  route 0.108ns (29.583%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.562    -0.585    m_fir/axis_clk
    SLICE_X13Y54         FDRE                                         r  m_fir/s_data_reg[5][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  m_fir/s_data_reg[5][11]/Q
                         net (fo=3, routed)           0.108    -0.337    m_fir/s_data_reg[5]__0[11]
    SLICE_X15Y53         LUT2 (Prop_lut2_I1_O)        0.045    -0.292 r  m_fir/s_mult[5][17]_i_5/O
                         net (fo=1, routed)           0.000    -0.292    m_fir/s_mult[5][17]_i_5_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.222 r  m_fir/s_mult_reg[5][17]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.222    m_fir/s_mult_reg[5]00_out[14]
    SLICE_X15Y53         FDRE                                         r  m_fir/s_mult_reg[5][14]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.831    -0.823    m_fir/axis_clk
    SLICE_X15Y53         FDRE                                         r  m_fir/s_mult_reg[5][14]__0/C
                         clock pessimism              0.254    -0.569    
                         clock uncertainty            0.213    -0.356    
    SLICE_X15Y53         FDRE (Hold_fdre_C_D)         0.105    -0.251    m_fir/s_mult_reg[5][14]__0
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 m_i2s2/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.590    -0.557    m_i2s2/axis_clk
    SLICE_X3Y58          FDRE                                         r  m_i2s2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  m_i2s2/count_reg[1]/Q
                         net (fo=59, routed)          0.168    -0.248    m_i2s2/count_reg__0[1]
    SLICE_X3Y58          LUT3 (Prop_lut3_I1_O)        0.042    -0.206 r  m_i2s2/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    m_i2s2/p_0_in[2]
    SLICE_X3Y58          FDRE                                         r  m_i2s2/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.860    -0.794    m_i2s2/axis_clk
    SLICE_X3Y58          FDRE                                         r  m_i2s2/count_reg[2]/C
                         clock pessimism              0.237    -0.557    
                         clock uncertainty            0.213    -0.344    
    SLICE_X3Y58          FDRE (Hold_fdre_C_D)         0.107    -0.237    m_i2s2/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 m_fir/filtered_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_axis_tdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.148ns (58.268%)  route 0.106ns (41.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.590    -0.557    m_fir/axis_clk
    SLICE_X6Y51          FDRE                                         r  m_fir/filtered_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.148    -0.409 r  m_fir/filtered_data_reg[15]/Q
                         net (fo=1, routed)           0.106    -0.303    m_fir/p_2_in[16]
    SLICE_X4Y51          FDRE                                         r  m_fir/m_axis_tdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.861    -0.794    m_fir/axis_clk
    SLICE_X4Y51          FDRE                                         r  m_fir/m_axis_tdata_reg[16]/C
                         clock pessimism              0.253    -0.541    
                         clock uncertainty            0.213    -0.328    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)        -0.007    -0.335    m_fir/m_axis_tdata_reg[16]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 m_fir/s_data_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_data_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.905%)  route 0.180ns (56.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.568    -0.579    m_fir/axis_clk
    SLICE_X13Y43         FDRE                                         r  m_fir/s_data_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  m_fir/s_data_reg[1][0]/Q
                         net (fo=3, routed)           0.180    -0.258    m_fir/s_data_reg_n_0_[1][0]
    SLICE_X12Y43         FDRE                                         r  m_fir/s_data_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.838    -0.817    m_fir/axis_clk
    SLICE_X12Y43         FDRE                                         r  m_fir/s_data_reg[2][0]/C
                         clock pessimism              0.251    -0.566    
                         clock uncertainty            0.213    -0.353    
    SLICE_X12Y43         FDRE (Hold_fdre_C_D)         0.063    -0.290    m_fir/s_data_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 m_fir/s_data_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_data_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.468%)  route 0.176ns (55.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.569    -0.578    m_fir/axis_clk
    SLICE_X15Y47         FDRE                                         r  m_fir/s_data_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  m_fir/s_data_reg[3][2]/Q
                         net (fo=8, routed)           0.176    -0.261    m_fir/s_data_reg[3]__0[2]
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.839    -0.816    m_fir/axis_clk
    SLICE_X14Y49         FDRE                                         r  m_fir/s_data_reg[4][2]/C
                         clock pessimism              0.254    -0.562    
                         clock uncertainty            0.213    -0.349    
    SLICE_X14Y49         FDRE (Hold_fdre_C_D)         0.053    -0.296    m_fir/s_data_reg[4][2]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.583%)  route 0.167ns (50.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.596    -0.551    m_i2s2/axis_clk
    SLICE_X6Y47          FDRE                                         r  m_i2s2/rx_data_r_shift_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  m_i2s2/rx_data_r_shift_reg[15]/Q
                         net (fo=2, routed)           0.167    -0.220    m_i2s2/rx_data_r_shift[15]
    SLICE_X5Y48          FDRE                                         r  m_i2s2/rx_data_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.867    -0.788    m_i2s2/axis_clk
    SLICE_X5Y48          FDRE                                         r  m_i2s2/rx_data_r_reg[15]/C
                         clock pessimism              0.253    -0.535    
                         clock uncertainty            0.213    -0.322    
    SLICE_X5Y48          FDRE (Hold_fdre_C_D)         0.066    -0.256    m_i2s2/rx_data_r_reg[15]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 m_fir/s_data_reg[5][23]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_data_reg[6][23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.562    -0.585    m_fir/axis_clk
    SLICE_X13Y56         FDRE                                         r  m_fir/s_data_reg[5][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  m_fir/s_data_reg[5][23]/Q
                         net (fo=12, routed)          0.206    -0.238    m_fir/s_data_reg[5]__0[23]
    SLICE_X12Y56         FDRE                                         r  m_fir/s_data_reg[6][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.831    -0.823    m_fir/axis_clk
    SLICE_X12Y56         FDRE                                         r  m_fir/s_data_reg[6][23]/C
                         clock pessimism              0.251    -0.572    
                         clock uncertainty            0.213    -0.359    
    SLICE_X12Y56         FDRE (Hold_fdre_C_D)         0.085    -0.274    m_fir/s_data_reg[6][23]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.592    -0.555    m_i2s2/axis_clk
    SLICE_X2Y51          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.164    -0.391 r  m_i2s2/tx_data_l_shift_reg[2]/Q
                         net (fo=1, routed)           0.163    -0.228    m_i2s2/tx_data_l_shift[2]
    SLICE_X2Y51          LUT6 (Prop_lut6_I5_O)        0.045    -0.183 r  m_i2s2/tx_data_l_shift[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    m_i2s2/p_1_in[3]
    SLICE_X2Y51          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=756, routed)         0.863    -0.792    m_i2s2/axis_clk
    SLICE_X2Y51          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[3]/C
                         clock pessimism              0.237    -0.555    
                         clock uncertainty            0.213    -0.342    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.121    -0.221    m_i2s2/tx_data_l_shift_reg[3]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.038    





