\section{Directory Structure}
\label{sec:directory}

The top-level directories of the distribution are:

\begin{description}
    \item[asm] Microcode source files. The microcode part of the JVM
    and test files.
    \item[boards] Pictures and text for the Eclipse plugin
    \item[c\_src] Some utilities in C (e.g.\ \cmd{down.exe} and
    \cmd{e.exe}).
    \item[doc] \LaTeX sources for this handbook and short notes.
    \item[eclipse] Eclipse project files
    \item[ext] External VHDL and Verilog sources
    \item[java] All Java files
    \begin{description}
        \item[lib] External .jar files
        \item[pc] Tools on the PC
        \item[pcsim] High-level simulation on the PC
        \item[target] The Java sources for JOP
        \item[tools] All Java tools
    \end{description}
    \item[jbc] FPGA configuration files for \cmd{jbi32.exe} (generated)
    \item[jopc] A C version of a JOP JVM simulation -- \emph{very} outdated
    \item[linux] Scripts to start a network and SLIP
    \item[modelsim] ModelSim simulation
    \item[pins] Pin definitions for FPGA boards
    \item[quartus] Quartus project files
    \item[rbf] FPGA configuration files for USBRunner (generated)
    \item[sopc] JOP as SoPC component and SRAM components
    \item[support] Stand-alone Flash programming for the Cycore board
    \item[ttf] FPGA configuration files for Flash programming (generated)
    \item[vhdl] The processor sources
    \begin{description}
        \item[altera] Altera specific components (PLL, RAM)
        \item[config] Cycore PLD sources
        \item[core] The processor core
        \item[fpu] The floating-point unit
        \item[memory] Main memory connections via SimpCon
        \item[scio] I/O components and configurations with
            SimpCon
        \item[simpcon] SimpCon bridges and arbiter
        \item[simulation] Memory and UART for ModelSim simulation
        \item[start] The VHDL version of \emph{hello world} -- a blinking
        LED
        \item[testbenches] no real content
        \item[top] Top-level and configuration (e.g.\ PLL setting) components
        \item[vga] A SimpCon VGA controller
%        \item[wishbone] WISHBONE files -- \emph{not used?
%            TODO: This should be fixed. Are they still used
%            or not?}
        \item[xilinx] Xilinx specific components (RAM)
    \end{description}
    \item[xilinx] Xilinx project files
\end{description}

\subsection{The Java Sources for JOP}

The most important directory for all Java sources that run on JOP is
in \dirent{java/target}.

\begin{description}
    \item[dist] Generated files
    \begin{description}
        \item[bin] The linked application (\code{.jop})
        \item[classes] The class files
        \item[lib] The application class files in \code{classes.zip}
        -- input for \cmd{JOPizer}
    \end{description}
    \item[src] The source
    \begin{description}
      \item[app] The applications
      \item[bench] The embedded benchmark suit
      \item[common] Utility classes
      \item[jdk\_base] Base classes for the JDK
      \item[jdk11] JDK around version 1.1
      \item[jdk14] A test port of JDK 1.4 classes
      \item[rtapi] Experimental RT API dfinitions
      \item[test] Various test programs
    \end{description}
    \item[wcet] Output from the WCET analyzer (generated)
\end{description}
