
rtos_usart_ll.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ba8  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000448  08003cb8  08003cb8  00013cb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08004100  08004100  00014100  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08004108  08004108  00014108  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800410c  0800410c  0001410c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001e4  20000000  08004110  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000017ec  200001e4  080042f4  000201e4  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200019d0  080042f4  000219d0  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002bd8d  00000000  00000000  0002020d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000070ab  00000000  00000000  0004bf9a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000ae59  00000000  00000000  00053045  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001258  00000000  00000000  0005dea0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001a68  00000000  00000000  0005f0f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000bedd  00000000  00000000  00060b60  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000668a  00000000  00000000  0006ca3d  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  000730c7  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003398  00000000  00000000  00073144  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e4 	.word	0x200001e4
 800012c:	00000000 	.word	0x00000000
 8000130:	08003ca0 	.word	0x08003ca0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e8 	.word	0x200001e8
 800014c:	08003ca0 	.word	0x08003ca0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_uldivmod>:
 8000160:	b953      	cbnz	r3, 8000178 <__aeabi_uldivmod+0x18>
 8000162:	b94a      	cbnz	r2, 8000178 <__aeabi_uldivmod+0x18>
 8000164:	2900      	cmp	r1, #0
 8000166:	bf08      	it	eq
 8000168:	2800      	cmpeq	r0, #0
 800016a:	bf1c      	itt	ne
 800016c:	f04f 31ff 	movne.w	r1, #4294967295
 8000170:	f04f 30ff 	movne.w	r0, #4294967295
 8000174:	f000 b97a 	b.w	800046c <__aeabi_idiv0>
 8000178:	f1ad 0c08 	sub.w	ip, sp, #8
 800017c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000180:	f000 f806 	bl	8000190 <__udivmoddi4>
 8000184:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000188:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800018c:	b004      	add	sp, #16
 800018e:	4770      	bx	lr

08000190 <__udivmoddi4>:
 8000190:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000194:	468c      	mov	ip, r1
 8000196:	460e      	mov	r6, r1
 8000198:	4604      	mov	r4, r0
 800019a:	9d08      	ldr	r5, [sp, #32]
 800019c:	2b00      	cmp	r3, #0
 800019e:	d150      	bne.n	8000242 <__udivmoddi4+0xb2>
 80001a0:	428a      	cmp	r2, r1
 80001a2:	4617      	mov	r7, r2
 80001a4:	d96c      	bls.n	8000280 <__udivmoddi4+0xf0>
 80001a6:	fab2 fe82 	clz	lr, r2
 80001aa:	f1be 0f00 	cmp.w	lr, #0
 80001ae:	d00b      	beq.n	80001c8 <__udivmoddi4+0x38>
 80001b0:	f1ce 0c20 	rsb	ip, lr, #32
 80001b4:	fa01 f60e 	lsl.w	r6, r1, lr
 80001b8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80001bc:	fa02 f70e 	lsl.w	r7, r2, lr
 80001c0:	ea4c 0c06 	orr.w	ip, ip, r6
 80001c4:	fa00 f40e 	lsl.w	r4, r0, lr
 80001c8:	0c3a      	lsrs	r2, r7, #16
 80001ca:	fbbc f9f2 	udiv	r9, ip, r2
 80001ce:	b2bb      	uxth	r3, r7
 80001d0:	fb02 cc19 	mls	ip, r2, r9, ip
 80001d4:	fb09 fa03 	mul.w	sl, r9, r3
 80001d8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80001dc:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
 80001e0:	45b2      	cmp	sl, r6
 80001e2:	d90a      	bls.n	80001fa <__udivmoddi4+0x6a>
 80001e4:	19f6      	adds	r6, r6, r7
 80001e6:	f109 31ff 	add.w	r1, r9, #4294967295
 80001ea:	f080 8125 	bcs.w	8000438 <__udivmoddi4+0x2a8>
 80001ee:	45b2      	cmp	sl, r6
 80001f0:	f240 8122 	bls.w	8000438 <__udivmoddi4+0x2a8>
 80001f4:	f1a9 0902 	sub.w	r9, r9, #2
 80001f8:	443e      	add	r6, r7
 80001fa:	eba6 060a 	sub.w	r6, r6, sl
 80001fe:	fbb6 f0f2 	udiv	r0, r6, r2
 8000202:	fb02 6610 	mls	r6, r2, r0, r6
 8000206:	fb00 f303 	mul.w	r3, r0, r3
 800020a:	b2a4      	uxth	r4, r4
 800020c:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8000210:	42a3      	cmp	r3, r4
 8000212:	d909      	bls.n	8000228 <__udivmoddi4+0x98>
 8000214:	19e4      	adds	r4, r4, r7
 8000216:	f100 32ff 	add.w	r2, r0, #4294967295
 800021a:	f080 810b 	bcs.w	8000434 <__udivmoddi4+0x2a4>
 800021e:	42a3      	cmp	r3, r4
 8000220:	f240 8108 	bls.w	8000434 <__udivmoddi4+0x2a4>
 8000224:	3802      	subs	r0, #2
 8000226:	443c      	add	r4, r7
 8000228:	2100      	movs	r1, #0
 800022a:	1ae4      	subs	r4, r4, r3
 800022c:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000230:	2d00      	cmp	r5, #0
 8000232:	d062      	beq.n	80002fa <__udivmoddi4+0x16a>
 8000234:	2300      	movs	r3, #0
 8000236:	fa24 f40e 	lsr.w	r4, r4, lr
 800023a:	602c      	str	r4, [r5, #0]
 800023c:	606b      	str	r3, [r5, #4]
 800023e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000242:	428b      	cmp	r3, r1
 8000244:	d907      	bls.n	8000256 <__udivmoddi4+0xc6>
 8000246:	2d00      	cmp	r5, #0
 8000248:	d055      	beq.n	80002f6 <__udivmoddi4+0x166>
 800024a:	2100      	movs	r1, #0
 800024c:	e885 0041 	stmia.w	r5, {r0, r6}
 8000250:	4608      	mov	r0, r1
 8000252:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000256:	fab3 f183 	clz	r1, r3
 800025a:	2900      	cmp	r1, #0
 800025c:	f040 808f 	bne.w	800037e <__udivmoddi4+0x1ee>
 8000260:	42b3      	cmp	r3, r6
 8000262:	d302      	bcc.n	800026a <__udivmoddi4+0xda>
 8000264:	4282      	cmp	r2, r0
 8000266:	f200 80fc 	bhi.w	8000462 <__udivmoddi4+0x2d2>
 800026a:	1a84      	subs	r4, r0, r2
 800026c:	eb66 0603 	sbc.w	r6, r6, r3
 8000270:	2001      	movs	r0, #1
 8000272:	46b4      	mov	ip, r6
 8000274:	2d00      	cmp	r5, #0
 8000276:	d040      	beq.n	80002fa <__udivmoddi4+0x16a>
 8000278:	e885 1010 	stmia.w	r5, {r4, ip}
 800027c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000280:	b912      	cbnz	r2, 8000288 <__udivmoddi4+0xf8>
 8000282:	2701      	movs	r7, #1
 8000284:	fbb7 f7f2 	udiv	r7, r7, r2
 8000288:	fab7 fe87 	clz	lr, r7
 800028c:	f1be 0f00 	cmp.w	lr, #0
 8000290:	d135      	bne.n	80002fe <__udivmoddi4+0x16e>
 8000292:	2101      	movs	r1, #1
 8000294:	1bf6      	subs	r6, r6, r7
 8000296:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800029a:	fa1f f887 	uxth.w	r8, r7
 800029e:	fbb6 f2fc 	udiv	r2, r6, ip
 80002a2:	fb0c 6612 	mls	r6, ip, r2, r6
 80002a6:	fb08 f002 	mul.w	r0, r8, r2
 80002aa:	0c23      	lsrs	r3, r4, #16
 80002ac:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
 80002b0:	42b0      	cmp	r0, r6
 80002b2:	d907      	bls.n	80002c4 <__udivmoddi4+0x134>
 80002b4:	19f6      	adds	r6, r6, r7
 80002b6:	f102 33ff 	add.w	r3, r2, #4294967295
 80002ba:	d202      	bcs.n	80002c2 <__udivmoddi4+0x132>
 80002bc:	42b0      	cmp	r0, r6
 80002be:	f200 80d2 	bhi.w	8000466 <__udivmoddi4+0x2d6>
 80002c2:	461a      	mov	r2, r3
 80002c4:	1a36      	subs	r6, r6, r0
 80002c6:	fbb6 f0fc 	udiv	r0, r6, ip
 80002ca:	fb0c 6610 	mls	r6, ip, r0, r6
 80002ce:	fb08 f800 	mul.w	r8, r8, r0
 80002d2:	b2a3      	uxth	r3, r4
 80002d4:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
 80002d8:	45a0      	cmp	r8, r4
 80002da:	d907      	bls.n	80002ec <__udivmoddi4+0x15c>
 80002dc:	19e4      	adds	r4, r4, r7
 80002de:	f100 33ff 	add.w	r3, r0, #4294967295
 80002e2:	d202      	bcs.n	80002ea <__udivmoddi4+0x15a>
 80002e4:	45a0      	cmp	r8, r4
 80002e6:	f200 80b9 	bhi.w	800045c <__udivmoddi4+0x2cc>
 80002ea:	4618      	mov	r0, r3
 80002ec:	eba4 0408 	sub.w	r4, r4, r8
 80002f0:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 80002f4:	e79c      	b.n	8000230 <__udivmoddi4+0xa0>
 80002f6:	4629      	mov	r1, r5
 80002f8:	4628      	mov	r0, r5
 80002fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fe:	fa07 f70e 	lsl.w	r7, r7, lr
 8000302:	f1ce 0320 	rsb	r3, lr, #32
 8000306:	fa26 f203 	lsr.w	r2, r6, r3
 800030a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800030e:	fbb2 f1fc 	udiv	r1, r2, ip
 8000312:	fa1f f887 	uxth.w	r8, r7
 8000316:	fb0c 2211 	mls	r2, ip, r1, r2
 800031a:	fa06 f60e 	lsl.w	r6, r6, lr
 800031e:	fa20 f303 	lsr.w	r3, r0, r3
 8000322:	fb01 f908 	mul.w	r9, r1, r8
 8000326:	4333      	orrs	r3, r6
 8000328:	0c1e      	lsrs	r6, r3, #16
 800032a:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 800032e:	45b1      	cmp	r9, r6
 8000330:	fa00 f40e 	lsl.w	r4, r0, lr
 8000334:	d909      	bls.n	800034a <__udivmoddi4+0x1ba>
 8000336:	19f6      	adds	r6, r6, r7
 8000338:	f101 32ff 	add.w	r2, r1, #4294967295
 800033c:	f080 808c 	bcs.w	8000458 <__udivmoddi4+0x2c8>
 8000340:	45b1      	cmp	r9, r6
 8000342:	f240 8089 	bls.w	8000458 <__udivmoddi4+0x2c8>
 8000346:	3902      	subs	r1, #2
 8000348:	443e      	add	r6, r7
 800034a:	eba6 0609 	sub.w	r6, r6, r9
 800034e:	fbb6 f0fc 	udiv	r0, r6, ip
 8000352:	fb0c 6210 	mls	r2, ip, r0, r6
 8000356:	fb00 f908 	mul.w	r9, r0, r8
 800035a:	b29e      	uxth	r6, r3
 800035c:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8000360:	45b1      	cmp	r9, r6
 8000362:	d907      	bls.n	8000374 <__udivmoddi4+0x1e4>
 8000364:	19f6      	adds	r6, r6, r7
 8000366:	f100 33ff 	add.w	r3, r0, #4294967295
 800036a:	d271      	bcs.n	8000450 <__udivmoddi4+0x2c0>
 800036c:	45b1      	cmp	r9, r6
 800036e:	d96f      	bls.n	8000450 <__udivmoddi4+0x2c0>
 8000370:	3802      	subs	r0, #2
 8000372:	443e      	add	r6, r7
 8000374:	eba6 0609 	sub.w	r6, r6, r9
 8000378:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800037c:	e78f      	b.n	800029e <__udivmoddi4+0x10e>
 800037e:	f1c1 0720 	rsb	r7, r1, #32
 8000382:	fa22 f807 	lsr.w	r8, r2, r7
 8000386:	408b      	lsls	r3, r1
 8000388:	ea48 0303 	orr.w	r3, r8, r3
 800038c:	fa26 f407 	lsr.w	r4, r6, r7
 8000390:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8000394:	fbb4 f9fe 	udiv	r9, r4, lr
 8000398:	fa1f fc83 	uxth.w	ip, r3
 800039c:	fb0e 4419 	mls	r4, lr, r9, r4
 80003a0:	408e      	lsls	r6, r1
 80003a2:	fa20 f807 	lsr.w	r8, r0, r7
 80003a6:	fb09 fa0c 	mul.w	sl, r9, ip
 80003aa:	ea48 0806 	orr.w	r8, r8, r6
 80003ae:	ea4f 4618 	mov.w	r6, r8, lsr #16
 80003b2:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
 80003b6:	45a2      	cmp	sl, r4
 80003b8:	fa02 f201 	lsl.w	r2, r2, r1
 80003bc:	fa00 f601 	lsl.w	r6, r0, r1
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x244>
 80003c2:	18e4      	adds	r4, r4, r3
 80003c4:	f109 30ff 	add.w	r0, r9, #4294967295
 80003c8:	d244      	bcs.n	8000454 <__udivmoddi4+0x2c4>
 80003ca:	45a2      	cmp	sl, r4
 80003cc:	d942      	bls.n	8000454 <__udivmoddi4+0x2c4>
 80003ce:	f1a9 0902 	sub.w	r9, r9, #2
 80003d2:	441c      	add	r4, r3
 80003d4:	eba4 040a 	sub.w	r4, r4, sl
 80003d8:	fbb4 f0fe 	udiv	r0, r4, lr
 80003dc:	fb0e 4410 	mls	r4, lr, r0, r4
 80003e0:	fb00 fc0c 	mul.w	ip, r0, ip
 80003e4:	fa1f f888 	uxth.w	r8, r8
 80003e8:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 80003ec:	45a4      	cmp	ip, r4
 80003ee:	d907      	bls.n	8000400 <__udivmoddi4+0x270>
 80003f0:	18e4      	adds	r4, r4, r3
 80003f2:	f100 3eff 	add.w	lr, r0, #4294967295
 80003f6:	d229      	bcs.n	800044c <__udivmoddi4+0x2bc>
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d927      	bls.n	800044c <__udivmoddi4+0x2bc>
 80003fc:	3802      	subs	r0, #2
 80003fe:	441c      	add	r4, r3
 8000400:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000404:	fba0 8902 	umull	r8, r9, r0, r2
 8000408:	eba4 0c0c 	sub.w	ip, r4, ip
 800040c:	45cc      	cmp	ip, r9
 800040e:	46c2      	mov	sl, r8
 8000410:	46ce      	mov	lr, r9
 8000412:	d315      	bcc.n	8000440 <__udivmoddi4+0x2b0>
 8000414:	d012      	beq.n	800043c <__udivmoddi4+0x2ac>
 8000416:	b155      	cbz	r5, 800042e <__udivmoddi4+0x29e>
 8000418:	ebb6 030a 	subs.w	r3, r6, sl
 800041c:	eb6c 060e 	sbc.w	r6, ip, lr
 8000420:	fa06 f707 	lsl.w	r7, r6, r7
 8000424:	40cb      	lsrs	r3, r1
 8000426:	431f      	orrs	r7, r3
 8000428:	40ce      	lsrs	r6, r1
 800042a:	602f      	str	r7, [r5, #0]
 800042c:	606e      	str	r6, [r5, #4]
 800042e:	2100      	movs	r1, #0
 8000430:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000434:	4610      	mov	r0, r2
 8000436:	e6f7      	b.n	8000228 <__udivmoddi4+0x98>
 8000438:	4689      	mov	r9, r1
 800043a:	e6de      	b.n	80001fa <__udivmoddi4+0x6a>
 800043c:	4546      	cmp	r6, r8
 800043e:	d2ea      	bcs.n	8000416 <__udivmoddi4+0x286>
 8000440:	ebb8 0a02 	subs.w	sl, r8, r2
 8000444:	eb69 0e03 	sbc.w	lr, r9, r3
 8000448:	3801      	subs	r0, #1
 800044a:	e7e4      	b.n	8000416 <__udivmoddi4+0x286>
 800044c:	4670      	mov	r0, lr
 800044e:	e7d7      	b.n	8000400 <__udivmoddi4+0x270>
 8000450:	4618      	mov	r0, r3
 8000452:	e78f      	b.n	8000374 <__udivmoddi4+0x1e4>
 8000454:	4681      	mov	r9, r0
 8000456:	e7bd      	b.n	80003d4 <__udivmoddi4+0x244>
 8000458:	4611      	mov	r1, r2
 800045a:	e776      	b.n	800034a <__udivmoddi4+0x1ba>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	e744      	b.n	80002ec <__udivmoddi4+0x15c>
 8000462:	4608      	mov	r0, r1
 8000464:	e706      	b.n	8000274 <__udivmoddi4+0xe4>
 8000466:	3a02      	subs	r2, #2
 8000468:	443e      	add	r6, r7
 800046a:	e72b      	b.n	80002c4 <__udivmoddi4+0x134>

0800046c <__aeabi_idiv0>:
 800046c:	4770      	bx	lr
 800046e:	bf00      	nop

08000470 <requestFlush>:
	USART1_Reset();
}

static void requestFlush()
{
	memset(request, '0', 512);
 8000470:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000474:	2130      	movs	r1, #48	; 0x30
 8000476:	4801      	ldr	r0, [pc, #4]	; (800047c <requestFlush+0xc>)
 8000478:	f002 bf15 	b.w	80032a6 <memset>
 800047c:	20001370 	.word	0x20001370

08000480 <ESPInit>:
{
 8000480:	b508      	push	{r3, lr}
	 MX_USART1_UART_Init();
 8000482:	f002 fd07 	bl	8002e94 <MX_USART1_UART_Init>
}
 8000486:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	 RingBuff_Init();
 800048a:	f000 ba85 	b.w	8000998 <RingBuff_Init>

0800048e <ESP_Resset>:
	USART1_Reset();
 800048e:	f002 bcf5 	b.w	8002e7c <USART1_Reset>
	...

08000494 <requestRefresh>:
	}
	return 0;
}

uint8_t requestRefresh()
{
 8000494:	b538      	push	{r3, r4, r5, lr}
	memset(answer, '0', 512);
 8000496:	f44f 7200 	mov.w	r2, #512	; 0x200
 800049a:	2130      	movs	r1, #48	; 0x30
 800049c:	480e      	ldr	r0, [pc, #56]	; (80004d8 <requestRefresh+0x44>)
 800049e:	f002 ff02 	bl	80032a6 <memset>
 80004a2:	2400      	movs	r4, #0
	answerFlush();
	int i = 0;
	while(!(RingBuff_IsEmpty()) && i < 512)
	{
		answer[i++] = RingBuff_Pop();
 80004a4:	4d0c      	ldr	r5, [pc, #48]	; (80004d8 <requestRefresh+0x44>)
	while(!(RingBuff_IsEmpty()) && i < 512)
 80004a6:	f000 fa9d 	bl	80009e4 <RingBuff_IsEmpty>
 80004aa:	b910      	cbnz	r0, 80004b2 <requestRefresh+0x1e>
 80004ac:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 80004b0:	d10b      	bne.n	80004ca <requestRefresh+0x36>
	}

	char * search;
	search = strstr(answer, "+IPD,");
 80004b2:	490a      	ldr	r1, [pc, #40]	; (80004dc <requestRefresh+0x48>)
 80004b4:	4808      	ldr	r0, [pc, #32]	; (80004d8 <requestRefresh+0x44>)
 80004b6:	f002 ff23 	bl	8003300 <strstr>
	if(search != NULL)
 80004ba:	b158      	cbz	r0, 80004d4 <requestRefresh+0x40>
	{
		search+=5;
		uint8_t ID = strtol(search, NULL, 10);
 80004bc:	220a      	movs	r2, #10
 80004be:	2100      	movs	r1, #0
 80004c0:	3005      	adds	r0, #5
 80004c2:	f002 ffb9 	bl	8003438 <strtol>
 80004c6:	b2c0      	uxtb	r0, r0
		//search += 2;
		//answerLength = strtol(search, NULL, 10); // get answer length

		return ID;
 80004c8:	bd38      	pop	{r3, r4, r5, pc}
		answer[i++] = RingBuff_Pop();
 80004ca:	f000 fa7d 	bl	80009c8 <RingBuff_Pop>
 80004ce:	5528      	strb	r0, [r5, r4]
 80004d0:	3401      	adds	r4, #1
 80004d2:	e7e8      	b.n	80004a6 <requestRefresh+0x12>
	}
	return 100;
 80004d4:	2064      	movs	r0, #100	; 0x64
}
 80004d6:	bd38      	pop	{r3, r4, r5, pc}
 80004d8:	20001570 	.word	0x20001570
 80004dc:	08003d34 	.word	0x08003d34

080004e0 <charCallBack>:

uint8_t charCallBack(char * key)
{
 80004e0:	b570      	push	{r4, r5, r6, lr}
	memset(answer, '0', 512);
 80004e2:	f44f 7200 	mov.w	r2, #512	; 0x200
{
 80004e6:	4604      	mov	r4, r0
	memset(answer, '0', 512);
 80004e8:	2130      	movs	r1, #48	; 0x30
 80004ea:	4812      	ldr	r0, [pc, #72]	; (8000534 <charCallBack+0x54>)
 80004ec:	f002 fedb 	bl	80032a6 <memset>
 80004f0:	2500      	movs	r5, #0
	answerFlush();
	uint16_t i = 0;
	while(!(RingBuff_IsEmpty()) && i < 512)
	{
		answer[i++] = RingBuff_Pop();
 80004f2:	4e10      	ldr	r6, [pc, #64]	; (8000534 <charCallBack+0x54>)
	while(!(RingBuff_IsEmpty()) && i < 512)
 80004f4:	f000 fa76 	bl	80009e4 <RingBuff_IsEmpty>
 80004f8:	b910      	cbnz	r0, 8000500 <charCallBack+0x20>
 80004fa:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 80004fe:	d111      	bne.n	8000524 <charCallBack+0x44>
	}

	if(key != NULL && strlen(answer) >= strlen(key))
 8000500:	b1ac      	cbz	r4, 800052e <charCallBack+0x4e>
 8000502:	480c      	ldr	r0, [pc, #48]	; (8000534 <charCallBack+0x54>)
 8000504:	f7ff fe24 	bl	8000150 <strlen>
 8000508:	4605      	mov	r5, r0
 800050a:	4620      	mov	r0, r4
 800050c:	f7ff fe20 	bl	8000150 <strlen>
 8000510:	4285      	cmp	r5, r0
 8000512:	d30c      	bcc.n	800052e <charCallBack+0x4e>
	{
		if(strstr(answer, key) != NULL)
 8000514:	4621      	mov	r1, r4
 8000516:	4807      	ldr	r0, [pc, #28]	; (8000534 <charCallBack+0x54>)
 8000518:	f002 fef2 	bl	8003300 <strstr>
		{
			return 1;
 800051c:	3000      	adds	r0, #0
 800051e:	bf18      	it	ne
 8000520:	2001      	movne	r0, #1
 8000522:	bd70      	pop	{r4, r5, r6, pc}
		answer[i++] = RingBuff_Pop();
 8000524:	f000 fa50 	bl	80009c8 <RingBuff_Pop>
 8000528:	5570      	strb	r0, [r6, r5]
 800052a:	3501      	adds	r5, #1
 800052c:	e7e2      	b.n	80004f4 <charCallBack+0x14>
		}
	}

	return 0;
 800052e:	2000      	movs	r0, #0
}
 8000530:	bd70      	pop	{r4, r5, r6, pc}
 8000532:	bf00      	nop
 8000534:	20001570 	.word	0x20001570

08000538 <waitCallBack.constprop.1>:
static bool waitCallBack(uint8_t ms)
 8000538:	b538      	push	{r3, r4, r5, lr}
	uint32_t time = get_sys_tick();
 800053a:	f002 f853 	bl	80025e4 <get_sys_tick>
		if(charCallBack("OK"))
 800053e:	4d08      	ldr	r5, [pc, #32]	; (8000560 <waitCallBack.constprop.1+0x28>)
	while(time + ms > get_sys_tick())
 8000540:	f100 0414 	add.w	r4, r0, #20
 8000544:	f002 f84e 	bl	80025e4 <get_sys_tick>
 8000548:	4284      	cmp	r4, r0
 800054a:	d801      	bhi.n	8000550 <waitCallBack.constprop.1+0x18>
	return 0;
 800054c:	2000      	movs	r0, #0
 800054e:	bd38      	pop	{r3, r4, r5, pc}
		if(charCallBack("OK"))
 8000550:	4628      	mov	r0, r5
 8000552:	f7ff ffc5 	bl	80004e0 <charCallBack>
 8000556:	2800      	cmp	r0, #0
 8000558:	d0f4      	beq.n	8000544 <waitCallBack.constprop.1+0xc>
			return 1;
 800055a:	2001      	movs	r0, #1
}
 800055c:	bd38      	pop	{r3, r4, r5, pc}
 800055e:	bf00      	nop
 8000560:	08003d3a 	.word	0x08003d3a

08000564 <ESP_StartTCPServer>:
{
 8000564:	b538      	push	{r3, r4, r5, lr}
    if(!TCPServerFlag)
 8000566:	4c12      	ldr	r4, [pc, #72]	; (80005b0 <ESP_StartTCPServer+0x4c>)
{
 8000568:	4605      	mov	r5, r0
    if(!TCPServerFlag)
 800056a:	7823      	ldrb	r3, [r4, #0]
 800056c:	b10b      	cbz	r3, 8000572 <ESP_StartTCPServer+0xe>
	return 0;
 800056e:	2000      	movs	r0, #0
 8000570:	bd38      	pop	{r3, r4, r5, pc}
        USART_SendData("AT+CIPMUX=1\r\n", 13);
 8000572:	210d      	movs	r1, #13
 8000574:	480f      	ldr	r0, [pc, #60]	; (80005b4 <ESP_StartTCPServer+0x50>)
 8000576:	f002 fc41 	bl	8002dfc <USART_SendData>
        delay(100);
 800057a:	2064      	movs	r0, #100	; 0x64
 800057c:	f002 f830 	bl	80025e0 <delay>
        requestFlush();
 8000580:	f7ff ff76 	bl	8000470 <requestFlush>
        sprintf(request, "AT+CIPSERVER=1,%d\r\n", port);
 8000584:	462a      	mov	r2, r5
 8000586:	490c      	ldr	r1, [pc, #48]	; (80005b8 <ESP_StartTCPServer+0x54>)
 8000588:	480c      	ldr	r0, [pc, #48]	; (80005bc <ESP_StartTCPServer+0x58>)
 800058a:	f002 fe95 	bl	80032b8 <siprintf>
        charCallBack("");   //clear ring buffer after restart
 800058e:	480c      	ldr	r0, [pc, #48]	; (80005c0 <ESP_StartTCPServer+0x5c>)
 8000590:	f7ff ffa6 	bl	80004e0 <charCallBack>
        USART_SendData(request, strlen(request));
 8000594:	4809      	ldr	r0, [pc, #36]	; (80005bc <ESP_StartTCPServer+0x58>)
 8000596:	f7ff fddb 	bl	8000150 <strlen>
 800059a:	4601      	mov	r1, r0
 800059c:	4807      	ldr	r0, [pc, #28]	; (80005bc <ESP_StartTCPServer+0x58>)
 800059e:	f002 fc2d 	bl	8002dfc <USART_SendData>
        if(waitCallBack(20))
 80005a2:	f7ff ffc9 	bl	8000538 <waitCallBack.constprop.1>
 80005a6:	2800      	cmp	r0, #0
 80005a8:	d0e1      	beq.n	800056e <ESP_StartTCPServer+0xa>
            TCPServerFlag = 1;
 80005aa:	2001      	movs	r0, #1
 80005ac:	7020      	strb	r0, [r4, #0]
}
 80005ae:	bd38      	pop	{r3, r4, r5, pc}
 80005b0:	20000200 	.word	0x20000200
 80005b4:	08003d12 	.word	0x08003d12
 80005b8:	08003d20 	.word	0x08003d20
 80005bc:	20001370 	.word	0x20001370
 80005c0:	08003d1f 	.word	0x08003d1f

080005c4 <ESP_SetParamsSoftAP>:
{
 80005c4:	b538      	push	{r3, r4, r5, lr}
 80005c6:	460d      	mov	r5, r1
	if(ssid != NULL && password != NULL)
 80005c8:	4604      	mov	r4, r0
 80005ca:	b908      	cbnz	r0, 80005d0 <ESP_SetParamsSoftAP+0xc>
	return 0;
 80005cc:	2000      	movs	r0, #0
 80005ce:	bd38      	pop	{r3, r4, r5, pc}
	if(ssid != NULL && password != NULL)
 80005d0:	2900      	cmp	r1, #0
 80005d2:	d0fb      	beq.n	80005cc <ESP_SetParamsSoftAP+0x8>
		requestFlush();
 80005d4:	f7ff ff4c 	bl	8000470 <requestFlush>
		sprintf(request, "AT+CWSAP=\"%s\",\"%s\",5,3\r\n", ssid, password);
 80005d8:	462b      	mov	r3, r5
 80005da:	4622      	mov	r2, r4
 80005dc:	490d      	ldr	r1, [pc, #52]	; (8000614 <ESP_SetParamsSoftAP+0x50>)
 80005de:	480e      	ldr	r0, [pc, #56]	; (8000618 <ESP_SetParamsSoftAP+0x54>)
 80005e0:	f002 fe6a 	bl	80032b8 <siprintf>
		charCallBack("");   //clear ring buffer after restart
 80005e4:	480d      	ldr	r0, [pc, #52]	; (800061c <ESP_SetParamsSoftAP+0x58>)
 80005e6:	f7ff ff7b 	bl	80004e0 <charCallBack>
		USART_SendData(request, strlen(request));
 80005ea:	480b      	ldr	r0, [pc, #44]	; (8000618 <ESP_SetParamsSoftAP+0x54>)
 80005ec:	f7ff fdb0 	bl	8000150 <strlen>
 80005f0:	4601      	mov	r1, r0
 80005f2:	4809      	ldr	r0, [pc, #36]	; (8000618 <ESP_SetParamsSoftAP+0x54>)
 80005f4:	f002 fc02 	bl	8002dfc <USART_SendData>
		if(waitCallBack(20))
 80005f8:	f7ff ff9e 	bl	8000538 <waitCallBack.constprop.1>
 80005fc:	2800      	cmp	r0, #0
 80005fe:	d0e5      	beq.n	80005cc <ESP_SetParamsSoftAP+0x8>
			USART_SendData("AT+RST\r\n", 8); //restart to apply settings
 8000600:	2108      	movs	r1, #8
 8000602:	4807      	ldr	r0, [pc, #28]	; (8000620 <ESP_SetParamsSoftAP+0x5c>)
 8000604:	f002 fbfa 	bl	8002dfc <USART_SendData>
			delay(1000);
 8000608:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800060c:	f001 ffe8 	bl	80025e0 <delay>
			return 1;
 8000610:	2001      	movs	r0, #1
}
 8000612:	bd38      	pop	{r3, r4, r5, pc}
 8000614:	08003cf0 	.word	0x08003cf0
 8000618:	20001370 	.word	0x20001370
 800061c:	08003d1f 	.word	0x08003d1f
 8000620:	08003d09 	.word	0x08003d09

08000624 <ESP_SetMode>:
{
 8000624:	b510      	push	{r4, lr}
 8000626:	4604      	mov	r4, r0
	requestFlush();
 8000628:	f7ff ff22 	bl	8000470 <requestFlush>
	sprintf(request, "AT+CWMODE=%d\r\n", mode);
 800062c:	4622      	mov	r2, r4
 800062e:	490c      	ldr	r1, [pc, #48]	; (8000660 <ESP_SetMode+0x3c>)
 8000630:	480c      	ldr	r0, [pc, #48]	; (8000664 <ESP_SetMode+0x40>)
 8000632:	f002 fe41 	bl	80032b8 <siprintf>
	USART_SendData(request, strlen(request));
 8000636:	480b      	ldr	r0, [pc, #44]	; (8000664 <ESP_SetMode+0x40>)
 8000638:	f7ff fd8a 	bl	8000150 <strlen>
 800063c:	4601      	mov	r1, r0
 800063e:	4809      	ldr	r0, [pc, #36]	; (8000664 <ESP_SetMode+0x40>)
 8000640:	f002 fbdc 	bl	8002dfc <USART_SendData>
	if(waitCallBack(20))
 8000644:	f7ff ff78 	bl	8000538 <waitCallBack.constprop.1>
 8000648:	b140      	cbz	r0, 800065c <ESP_SetMode+0x38>
		USART_SendData("AT+RST\r\n", 8); //restart to apply settings
 800064a:	2108      	movs	r1, #8
 800064c:	4806      	ldr	r0, [pc, #24]	; (8000668 <ESP_SetMode+0x44>)
 800064e:	f002 fbd5 	bl	8002dfc <USART_SendData>
		delay(1000);
 8000652:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000656:	f001 ffc3 	bl	80025e0 <delay>
 800065a:	2001      	movs	r0, #1
}
 800065c:	bd10      	pop	{r4, pc}
 800065e:	bf00      	nop
 8000660:	08003ce1 	.word	0x08003ce1
 8000664:	20001370 	.word	0x20001370
 8000668:	08003d09 	.word	0x08003d09

0800066c <ESP_SetModeSoftAP>:
	return ESP_SetMode(2);
 800066c:	2002      	movs	r0, #2
 800066e:	f7ff bfd9 	b.w	8000624 <ESP_SetMode>
	...

08000674 <ESP_SendConstData>:

	return 1;
}

uint8_t ESP_SendConstData(const char *data, uint16_t dataLength, uint8_t flagRN)
{
 8000674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000676:	4605      	mov	r5, r0
 8000678:	460c      	mov	r4, r1
	if(flagRN)
 800067a:	4616      	mov	r6, r2
 800067c:	b10a      	cbz	r2, 8000682 <ESP_SendConstData+0xe>
	{
		dataLength += 2;
 800067e:	3402      	adds	r4, #2
 8000680:	b2a4      	uxth	r4, r4
	}
	requestFlush();
 8000682:	f7ff fef5 	bl	8000470 <requestFlush>
	sprintf(request, "AT+CIPSEND=%d,%d\r\n", linkID, dataLength);
 8000686:	4a17      	ldr	r2, [pc, #92]	; (80006e4 <ESP_SendConstData+0x70>)
 8000688:	4623      	mov	r3, r4
 800068a:	7812      	ldrb	r2, [r2, #0]
 800068c:	4916      	ldr	r1, [pc, #88]	; (80006e8 <ESP_SendConstData+0x74>)
 800068e:	4817      	ldr	r0, [pc, #92]	; (80006ec <ESP_SendConstData+0x78>)
 8000690:	f002 fe12 	bl	80032b8 <siprintf>
	USART_SendData(request, strlen(request));
 8000694:	4815      	ldr	r0, [pc, #84]	; (80006ec <ESP_SendConstData+0x78>)
 8000696:	f7ff fd5b 	bl	8000150 <strlen>
 800069a:	4601      	mov	r1, r0
 800069c:	4813      	ldr	r0, [pc, #76]	; (80006ec <ESP_SendConstData+0x78>)
 800069e:	f002 fbad 	bl	8002dfc <USART_SendData>
	delay(200);
 80006a2:	20c8      	movs	r0, #200	; 0xc8
 80006a4:	f001 ff9c 	bl	80025e0 <delay>

	if(flagRN)
 80006a8:	b10e      	cbz	r6, 80006ae <ESP_SendConstData+0x3a>
	{
		dataLength -= 2;
 80006aa:	3c02      	subs	r4, #2
 80006ac:	b2a4      	uxth	r4, r4
	}

	if(charCallBack(">") && data != NULL)
 80006ae:	4810      	ldr	r0, [pc, #64]	; (80006f0 <ESP_SendConstData+0x7c>)
 80006b0:	f7ff ff16 	bl	80004e0 <charCallBack>
 80006b4:	b1a0      	cbz	r0, 80006e0 <ESP_SendConstData+0x6c>
 80006b6:	b195      	cbz	r5, 80006de <ESP_SendConstData+0x6a>
 80006b8:	462f      	mov	r7, r5
	{
		for(int i = 0; i < dataLength; i++)
 80006ba:	1b7b      	subs	r3, r7, r5
 80006bc:	429c      	cmp	r4, r3
 80006be:	dc09      	bgt.n	80006d4 <ESP_SendConstData+0x60>
		{
			USART_SendData_byte(data[i]);
		}
		if(flagRN)
 80006c0:	b11e      	cbz	r6, 80006ca <ESP_SendConstData+0x56>
		{
			USART_SendData("\r\n", 2);
 80006c2:	2102      	movs	r1, #2
 80006c4:	480b      	ldr	r0, [pc, #44]	; (80006f4 <ESP_SendConstData+0x80>)
 80006c6:	f002 fb99 	bl	8002dfc <USART_SendData>
		}
	}
	else return 0;
	delay(100);
 80006ca:	2064      	movs	r0, #100	; 0x64
 80006cc:	f001 ff88 	bl	80025e0 <delay>

	return 1;
 80006d0:	2001      	movs	r0, #1
 80006d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			USART_SendData_byte(data[i]);
 80006d4:	f817 0b01 	ldrb.w	r0, [r7], #1
 80006d8:	f002 fb88 	bl	8002dec <USART_SendData_byte>
 80006dc:	e7ed      	b.n	80006ba <ESP_SendConstData+0x46>
	else return 0;
 80006de:	4628      	mov	r0, r5
}
 80006e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80006e2:	bf00      	nop
 80006e4:	20001770 	.word	0x20001770
 80006e8:	08003ccc 	.word	0x08003ccc
 80006ec:	20001370 	.word	0x20001370
 80006f0:	08003cdf 	.word	0x08003cdf
 80006f4:	08003d1d 	.word	0x08003d1d

080006f8 <ESP_SendData>:
 80006f8:	f7ff bfbc 	b.w	8000674 <ESP_SendConstData>

080006fc <SetLinkID>:

void SetLinkID(uint8_t ID)
{
	linkID = ID;
 80006fc:	4b01      	ldr	r3, [pc, #4]	; (8000704 <SetLinkID+0x8>)
 80006fe:	7018      	strb	r0, [r3, #0]
 8000700:	4770      	bx	lr
 8000702:	bf00      	nop
 8000704:	20001770 	.word	0x20001770

08000708 <ESP_GetAnswer>:
}

char * ESP_GetAnswer(void)
{
	return answer;
}
 8000708:	4800      	ldr	r0, [pc, #0]	; (800070c <ESP_GetAnswer+0x4>)
 800070a:	4770      	bx	lr
 800070c:	20001570 	.word	0x20001570

08000710 <EncoderInit>:
#include "stdint.h"
#include "encoder_driver.h"

void EncoderInit(void)
{
	GPIO_Init();
 8000710:	f001 bf86 	b.w	8002620 <GPIO_Init>

08000714 <Encoder_State>:
}

eState Encoder_State(void)
{
 8000714:	b510      	push	{r4, lr}
	eState res = eNone;
    if(GetButton())
 8000716:	f001 fff7 	bl	8002708 <GetButton>
 800071a:	b190      	cbz	r0, 8000742 <Encoder_State+0x2e>
    {
      res = eButton;
      ClearButton();
 800071c:	f001 fffa 	bl	8002714 <ClearButton>
      res = eButton;
 8000720:	2403      	movs	r4, #3
    }
    if(GetRotateStatus())
 8000722:	f001 fffd 	bl	8002720 <GetRotateStatus>
 8000726:	b140      	cbz	r0, 800073a <Encoder_State+0x26>
    {
		if(GetRotatePinA() == GetRotatePinB())
 8000728:	f002 f80c 	bl	8002744 <GetRotatePinA>
 800072c:	4604      	mov	r4, r0
 800072e:	f002 f803 	bl	8002738 <GetRotatePinB>
		{
			res = eRight;
		}
		else
		{
			res = eLeft;
 8000732:	4284      	cmp	r4, r0
 8000734:	bf0c      	ite	eq
 8000736:	2402      	moveq	r4, #2
 8000738:	2401      	movne	r4, #1
		}
	}
	ClearRotateStatus();
 800073a:	f001 fff7 	bl	800272c <ClearRotateStatus>
    return res;
}
 800073e:	4620      	mov	r0, r4
 8000740:	bd10      	pop	{r4, pc}
	eState res = eNone;
 8000742:	4604      	mov	r4, r0
 8000744:	e7ed      	b.n	8000722 <Encoder_State+0xe>

08000746 <LDRInit>:
#include "ldr_driver.h"
#define N 10

void LDRInit(void)
{
	MX_ADC1_Init();
 8000746:	f002 b909 	b.w	800295c <MX_ADC1_Init>

0800074a <LDR_Get>:
}

uint16_t LDR_Get(void)
{
 800074a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800074c:	260a      	movs	r6, #10
	uint64_t adc = 0;
 800074e:	2400      	movs	r4, #0
 8000750:	2500      	movs	r5, #0
	uint16_t adc_value = 0;

	for(int i = 0; i < N; i++)
	{
		ADC1_Activate();
		adc += (((4095 - ADC1_Get()) * 65535) / 4095);
 8000752:	f640 77ff 	movw	r7, #4095	; 0xfff
		ADC1_Activate();
 8000756:	f002 f979 	bl	8002a4c <ADC1_Activate>
		adc += (((4095 - ADC1_Get()) * 65535) / 4095);
 800075a:	f002 f99f 	bl	8002a9c <ADC1_Get>
 800075e:	1a38      	subs	r0, r7, r0
 8000760:	ebc0 4000 	rsb	r0, r0, r0, lsl #16
 8000764:	fb90 f0f7 	sdiv	r0, r0, r7
 8000768:	1824      	adds	r4, r4, r0
 800076a:	eb45 75e0 	adc.w	r5, r5, r0, asr #31
	for(int i = 0; i < N; i++)
 800076e:	3e01      	subs	r6, #1
 8000770:	d1f1      	bne.n	8000756 <LDR_Get+0xc>

		adc_value = adc / N;
 8000772:	220a      	movs	r2, #10
 8000774:	2300      	movs	r3, #0
 8000776:	4620      	mov	r0, r4
 8000778:	4629      	mov	r1, r5
 800077a:	f7ff fcf1 	bl	8000160 <__aeabi_uldivmod>
	}

	return adc_value;
}
 800077e:	b280      	uxth	r0, r0
 8000780:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08000782 <LedInit>:

uint32_t led[3] = {0, 0, 0};

void LedInit(void)
{
	MX_TIM4_Init();
 8000782:	f002 b9e5 	b.w	8002b50 <MX_TIM4_Init>
	...

08000788 <Led_Set>:
}

void Led_Set(uint16_t red, uint16_t green, uint16_t blue)
{
	led[0] = red;
 8000788:	4b01      	ldr	r3, [pc, #4]	; (8000790 <Led_Set+0x8>)
	led[1] = green;
	led[2] = blue;
 800078a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800078e:	4770      	bx	lr
 8000790:	20000204 	.word	0x20000204

08000794 <Led_Set_Color>:
}

void Led_Set_Color(color color, uint16_t value)
{
	switch(color)
 8000794:	2801      	cmp	r0, #1
 8000796:	d006      	beq.n	80007a6 <Led_Set_Color+0x12>
 8000798:	d302      	bcc.n	80007a0 <Led_Set_Color+0xc>
 800079a:	2802      	cmp	r0, #2
 800079c:	d006      	beq.n	80007ac <Led_Set_Color+0x18>
 800079e:	4770      	bx	lr
	{
		case eRed: led[0] = value; break;
 80007a0:	4b04      	ldr	r3, [pc, #16]	; (80007b4 <Led_Set_Color+0x20>)
 80007a2:	6019      	str	r1, [r3, #0]
 80007a4:	4770      	bx	lr
		case eGreen: led[1] = value; break;
 80007a6:	4b03      	ldr	r3, [pc, #12]	; (80007b4 <Led_Set_Color+0x20>)
 80007a8:	6059      	str	r1, [r3, #4]
 80007aa:	4770      	bx	lr
		case eBlue: led[2] = value; break;
 80007ac:	4b01      	ldr	r3, [pc, #4]	; (80007b4 <Led_Set_Color+0x20>)
 80007ae:	6099      	str	r1, [r3, #8]
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	20000204 	.word	0x20000204

080007b8 <Led_Get_Color>:

}

uint16_t Led_Get_Color(color color)
{
	switch(color)
 80007b8:	2801      	cmp	r0, #1
 80007ba:	d007      	beq.n	80007cc <Led_Get_Color+0x14>
 80007bc:	d303      	bcc.n	80007c6 <Led_Get_Color+0xe>
 80007be:	2802      	cmp	r0, #2
 80007c0:	d007      	beq.n	80007d2 <Led_Get_Color+0x1a>
		case eRed: return led[0]; break;
		case eGreen: return led[1]; break;
		case eBlue: return led[2]; break;
		default: break;
	}
	return 0;
 80007c2:	2000      	movs	r0, #0
}
 80007c4:	4770      	bx	lr
		case eRed: return led[0]; break;
 80007c6:	4b04      	ldr	r3, [pc, #16]	; (80007d8 <Led_Get_Color+0x20>)
 80007c8:	8818      	ldrh	r0, [r3, #0]
 80007ca:	4770      	bx	lr
		case eGreen: return led[1]; break;
 80007cc:	4b02      	ldr	r3, [pc, #8]	; (80007d8 <Led_Get_Color+0x20>)
 80007ce:	8898      	ldrh	r0, [r3, #4]
 80007d0:	4770      	bx	lr
		case eBlue: return led[2]; break;
 80007d2:	4b01      	ldr	r3, [pc, #4]	; (80007d8 <Led_Get_Color+0x20>)
 80007d4:	8918      	ldrh	r0, [r3, #8]
 80007d6:	4770      	bx	lr
 80007d8:	20000204 	.word	0x20000204

080007dc <Led_Refresh>:
	uint16_t map_res = value * max_value / 65535;
	return map_res;
}

void Led_Refresh(uint16_t max_value)
{
 80007dc:	b570      	push	{r4, r5, r6, lr}
 80007de:	4604      	mov	r4, r0
	uint16_t map_res = value * max_value / 65535;
 80007e0:	f64f 75ff 	movw	r5, #65535	; 0xffff
	TIM4_SET_CH1(map(led[0], max_value));
 80007e4:	4e0b      	ldr	r6, [pc, #44]	; (8000814 <Led_Refresh+0x38>)
	uint16_t map_res = value * max_value / 65535;
 80007e6:	8830      	ldrh	r0, [r6, #0]
 80007e8:	4360      	muls	r0, r4
 80007ea:	fb90 f0f5 	sdiv	r0, r0, r5
	TIM4_SET_CH1(map(led[0], max_value));
 80007ee:	b280      	uxth	r0, r0
 80007f0:	f002 fa3c 	bl	8002c6c <TIM4_SET_CH1>
	uint16_t map_res = value * max_value / 65535;
 80007f4:	88b0      	ldrh	r0, [r6, #4]
 80007f6:	4360      	muls	r0, r4
 80007f8:	fb90 f0f5 	sdiv	r0, r0, r5
	TIM4_SET_CH2(map(led[1], max_value));
 80007fc:	b280      	uxth	r0, r0
 80007fe:	f002 fa3b 	bl	8002c78 <TIM4_SET_CH2>
	uint16_t map_res = value * max_value / 65535;
 8000802:	8930      	ldrh	r0, [r6, #8]
 8000804:	4360      	muls	r0, r4
 8000806:	fb90 f0f5 	sdiv	r0, r0, r5
	TIM4_SET_CH3(map(led[2], max_value));
}
 800080a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	TIM4_SET_CH3(map(led[2], max_value));
 800080e:	b280      	uxth	r0, r0
 8000810:	f002 ba38 	b.w	8002c84 <TIM4_SET_CH3>
 8000814:	20000204 	.word	0x20000204

08000818 <PICKER>:
const char statusOK_CL0[] = {"HTTP/1.1 200 OK\r\nConnection: Keep-Alive\r\nContent-Type: text/html\r\nContent-Length: 0"};

const char statusNOTFOUND[] = {"HTTP/1.1 404 Not Found\r\n"};

void PICKER()
{
 8000818:	b530      	push	{r4, r5, lr}
	char hex[7], ContentLength[22];

	ESP_SendConstData(statusOK, strlen(statusOK), 1);
 800081a:	2201      	movs	r2, #1
{
 800081c:	b08b      	sub	sp, #44	; 0x2c
	ESP_SendConstData(statusOK, strlen(statusOK), 1);
 800081e:	2140      	movs	r1, #64	; 0x40
 8000820:	481b      	ldr	r0, [pc, #108]	; (8000890 <PICKER+0x78>)
 8000822:	f7ff ff27 	bl	8000674 <ESP_SendConstData>

	int length = strlen(htmlpicker1) + strlen(htmlpicker2) + 6;
	sprintf(ContentLength, "Content-Length: %04d\r\n", length);
 8000826:	f240 128f 	movw	r2, #399	; 0x18f
 800082a:	491a      	ldr	r1, [pc, #104]	; (8000894 <PICKER+0x7c>)
 800082c:	a804      	add	r0, sp, #16
 800082e:	f002 fd43 	bl	80032b8 <siprintf>
	ESP_SendData(ContentLength, 22, 1);
 8000832:	2201      	movs	r2, #1
 8000834:	2116      	movs	r1, #22
 8000836:	a804      	add	r0, sp, #16
 8000838:	f7ff ff5e 	bl	80006f8 <ESP_SendData>

	sprintf(hex, "%02x%02x%02x", Led_Get_Color(eRed)*255/65535, Led_Get_Color(eGreen)*255/65535, Led_Get_Color(eBlue)*255/65535);
 800083c:	2000      	movs	r0, #0
 800083e:	f7ff ffbb 	bl	80007b8 <Led_Get_Color>
 8000842:	4604      	mov	r4, r0
 8000844:	2001      	movs	r0, #1
 8000846:	f7ff ffb7 	bl	80007b8 <Led_Get_Color>
 800084a:	4605      	mov	r5, r0
 800084c:	2002      	movs	r0, #2
 800084e:	f7ff ffb3 	bl	80007b8 <Led_Get_Color>
 8000852:	f240 1201 	movw	r2, #257	; 0x101
 8000856:	fb90 f0f2 	sdiv	r0, r0, r2
 800085a:	fb95 f3f2 	sdiv	r3, r5, r2
 800085e:	9000      	str	r0, [sp, #0]
 8000860:	fb94 f2f2 	sdiv	r2, r4, r2
 8000864:	490c      	ldr	r1, [pc, #48]	; (8000898 <PICKER+0x80>)
 8000866:	a802      	add	r0, sp, #8
 8000868:	f002 fd26 	bl	80032b8 <siprintf>

	ESP_SendConstData(htmlpicker1, strlen(htmlpicker1), 0);
 800086c:	2200      	movs	r2, #0
 800086e:	f44f 7191 	mov.w	r1, #290	; 0x122
 8000872:	480a      	ldr	r0, [pc, #40]	; (800089c <PICKER+0x84>)
 8000874:	f7ff fefe 	bl	8000674 <ESP_SendConstData>
	ESP_SendData(hex, 6, 0);
 8000878:	2200      	movs	r2, #0
 800087a:	2106      	movs	r1, #6
 800087c:	a802      	add	r0, sp, #8
 800087e:	f7ff ff3b 	bl	80006f8 <ESP_SendData>
	ESP_SendConstData(htmlpicker2, strlen(htmlpicker2), 1);
 8000882:	2201      	movs	r2, #1
 8000884:	2167      	movs	r1, #103	; 0x67
 8000886:	4806      	ldr	r0, [pc, #24]	; (80008a0 <PICKER+0x88>)
 8000888:	f7ff fef4 	bl	8000674 <ESP_SendConstData>
}
 800088c:	b00b      	add	sp, #44	; 0x2c
 800088e:	bd30      	pop	{r4, r5, pc}
 8000890:	08003f1a 	.word	0x08003f1a
 8000894:	08003d48 	.word	0x08003d48
 8000898:	08003d5f 	.word	0x08003d5f
 800089c:	08003d76 	.word	0x08003d76
 80008a0:	08003e99 	.word	0x08003e99

080008a4 <PickerSetLed>:

void PickerSetLed()
{
 80008a4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	char * search;
	search = strstr(ESP_GetAnswer(), "?picker=%");
 80008a6:	f7ff ff2f 	bl	8000708 <ESP_GetAnswer>
 80008aa:	491c      	ldr	r1, [pc, #112]	; (800091c <PickerSetLed+0x78>)
 80008ac:	f002 fd28 	bl	8003300 <strstr>
	if(search != NULL)
 80008b0:	4606      	mov	r6, r0
 80008b2:	b388      	cbz	r0, 8000918 <PickerSetLed+0x74>
	{
		char hex[2];
		uint16_t colors[3] = {0, 0, 0};
 80008b4:	2400      	movs	r4, #0
 80008b6:	f8ad 4008 	strh.w	r4, [sp, #8]
 80008ba:	f8ad 400a 	strh.w	r4, [sp, #10]
 80008be:	f8ad 400c 	strh.w	r4, [sp, #12]
		for(int i = 0, l = 0; i < 6; i += 2, l++)
		{
			int position = search - ESP_GetAnswer() + 11 + i;
 80008c2:	f7ff ff21 	bl	8000708 <ESP_GetAnswer>
 80008c6:	1a35      	subs	r5, r6, r0
			hex[0] = ESP_GetAnswer()[position];
 80008c8:	f7ff ff1e 	bl	8000708 <ESP_GetAnswer>
			int position = search - ESP_GetAnswer() + 11 + i;
 80008cc:	350b      	adds	r5, #11
 80008ce:	4425      	add	r5, r4
			hex[0] = ESP_GetAnswer()[position];
 80008d0:	5d43      	ldrb	r3, [r0, r5]
 80008d2:	f88d 3004 	strb.w	r3, [sp, #4]
			hex[1] = ESP_GetAnswer()[position + 1];
 80008d6:	f7ff ff17 	bl	8000708 <ESP_GetAnswer>
 80008da:	4428      	add	r0, r5
 80008dc:	7843      	ldrb	r3, [r0, #1]
			colors[l] = strtol(hex, NULL, 16);
 80008de:	2210      	movs	r2, #16
 80008e0:	2100      	movs	r1, #0
 80008e2:	a801      	add	r0, sp, #4
			hex[1] = ESP_GetAnswer()[position + 1];
 80008e4:	f88d 3005 	strb.w	r3, [sp, #5]
			colors[l] = strtol(hex, NULL, 16);
 80008e8:	f002 fda6 	bl	8003438 <strtol>
 80008ec:	ab02      	add	r3, sp, #8
 80008ee:	5318      	strh	r0, [r3, r4]
		for(int i = 0, l = 0; i < 6; i += 2, l++)
 80008f0:	3402      	adds	r4, #2
 80008f2:	2c06      	cmp	r4, #6
 80008f4:	d1e5      	bne.n	80008c2 <PickerSetLed+0x1e>
		}
		Led_Set(colors[0]*65535/255, colors[1]*65535/255, colors[2]*65535/255);
 80008f6:	f8bd 200c 	ldrh.w	r2, [sp, #12]
 80008fa:	f8bd 100a 	ldrh.w	r1, [sp, #10]
 80008fe:	f8bd 0008 	ldrh.w	r0, [sp, #8]
 8000902:	eb02 2202 	add.w	r2, r2, r2, lsl #8
 8000906:	eb01 2101 	add.w	r1, r1, r1, lsl #8
 800090a:	eb00 2000 	add.w	r0, r0, r0, lsl #8
 800090e:	b292      	uxth	r2, r2
 8000910:	b289      	uxth	r1, r1
 8000912:	b280      	uxth	r0, r0
 8000914:	f7ff ff38 	bl	8000788 <Led_Set>
	}
}
 8000918:	b004      	add	sp, #16
 800091a:	bd70      	pop	{r4, r5, r6, pc}
 800091c:	08003d6c 	.word	0x08003d6c

08000920 <PICKER_picker>:

void PICKER_picker()
{
 8000920:	b508      	push	{r3, lr}
	PickerSetLed();
 8000922:	f7ff ffbf 	bl	80008a4 <PickerSetLed>

	PICKER();
}
 8000926:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	PICKER();
 800092a:	f7ff bf75 	b.w	8000818 <PICKER>

0800092e <requestConstFind>:

uint8_t requestConstFind(const char * key)
{
 800092e:	b510      	push	{r4, lr}
 8000930:	4604      	mov	r4, r0
	if(strstr(ESP_GetAnswer(), key) != NULL)
 8000932:	f7ff fee9 	bl	8000708 <ESP_GetAnswer>
 8000936:	4621      	mov	r1, r4
 8000938:	f002 fce2 	bl	8003300 <strstr>
	{
		return 1;
	}
	return 0;
}
 800093c:	3000      	adds	r0, #0
 800093e:	bf18      	it	ne
 8000940:	2001      	movne	r0, #1
 8000942:	bd10      	pop	{r4, pc}

08000944 <ESP_Request>:


void ESP_Request(const char ** pages, const foo * functions, uint8_t number)
{
 8000944:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000948:	460e      	mov	r6, r1
 800094a:	4617      	mov	r7, r2
 800094c:	4605      	mov	r5, r0
	uint8_t linkID = requestRefresh();
 800094e:	f7ff fda1 	bl	8000494 <requestRefresh>
 8000952:	4604      	mov	r4, r0
	SetLinkID(linkID);
 8000954:	f7ff fed2 	bl	80006fc <SetLinkID>

	if(linkID >= 0 && linkID < 5)
 8000958:	2c04      	cmp	r4, #4
 800095a:	d819      	bhi.n	8000990 <ESP_Request+0x4c>
 800095c:	2400      	movs	r4, #0
	{
		for(int i = 0; i < number; i++)
 800095e:	42bc      	cmp	r4, r7
 8000960:	db06      	blt.n	8000970 <ESP_Request+0x2c>
			{
				functions[i]();
				return;
			}
		}
		ESP_SendConstData(statusNOTFOUND, strlen(statusNOTFOUND), 1);
 8000962:	2201      	movs	r2, #1
	}
}
 8000964:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		ESP_SendConstData(statusNOTFOUND, strlen(statusNOTFOUND), 1);
 8000968:	2118      	movs	r1, #24
 800096a:	480a      	ldr	r0, [pc, #40]	; (8000994 <ESP_Request+0x50>)
 800096c:	f7ff be82 	b.w	8000674 <ESP_SendConstData>
			if(pages != NULL
 8000970:	b165      	cbz	r5, 800098c <ESP_Request+0x48>
		       && functions != NULL
 8000972:	b15e      	cbz	r6, 800098c <ESP_Request+0x48>
		       && requestConstFind(pages[i]))
 8000974:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
 8000978:	ea4f 0884 	mov.w	r8, r4, lsl #2
 800097c:	f7ff ffd7 	bl	800092e <requestConstFind>
 8000980:	b120      	cbz	r0, 800098c <ESP_Request+0x48>
				functions[i]();
 8000982:	f856 3008 	ldr.w	r3, [r6, r8]
}
 8000986:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
				functions[i]();
 800098a:	4718      	bx	r3
		for(int i = 0; i < number; i++)
 800098c:	3401      	adds	r4, #1
 800098e:	e7e6      	b.n	800095e <ESP_Request+0x1a>
 8000990:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000994:	08003f01 	.word	0x08003f01

08000998 <RingBuff_Init>:
uint16_t index_in, index_out;
char buffer[BUF_SIZE]; // not __IO, mb not work with optimization

void RingBuff_Init()
{
	index_in = index_out = 0;
 8000998:	2300      	movs	r3, #0
 800099a:	4a02      	ldr	r2, [pc, #8]	; (80009a4 <RingBuff_Init+0xc>)
 800099c:	8013      	strh	r3, [r2, #0]
 800099e:	4a02      	ldr	r2, [pc, #8]	; (80009a8 <RingBuff_Init+0x10>)
 80009a0:	8013      	strh	r3, [r2, #0]
 80009a2:	4770      	bx	lr
 80009a4:	20001772 	.word	0x20001772
 80009a8:	20001974 	.word	0x20001974

080009ac <RingBuff_Push>:
}

void RingBuff_Push(char element)
{
	buffer[index_in++] = element;
 80009ac:	4a04      	ldr	r2, [pc, #16]	; (80009c0 <RingBuff_Push+0x14>)
 80009ae:	4905      	ldr	r1, [pc, #20]	; (80009c4 <RingBuff_Push+0x18>)
 80009b0:	8813      	ldrh	r3, [r2, #0]
 80009b2:	54c8      	strb	r0, [r1, r3]
 80009b4:	3301      	adds	r3, #1
	index_in &= BUF_MASK;
 80009b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80009ba:	8013      	strh	r3, [r2, #0]
 80009bc:	4770      	bx	lr
 80009be:	bf00      	nop
 80009c0:	20001974 	.word	0x20001974
 80009c4:	20001774 	.word	0x20001774

080009c8 <RingBuff_Pop>:
}

char RingBuff_Pop()
{
	char element = buffer[index_out++];
 80009c8:	4a04      	ldr	r2, [pc, #16]	; (80009dc <RingBuff_Pop+0x14>)
 80009ca:	4905      	ldr	r1, [pc, #20]	; (80009e0 <RingBuff_Pop+0x18>)
 80009cc:	8813      	ldrh	r3, [r2, #0]
 80009ce:	5cc8      	ldrb	r0, [r1, r3]
 80009d0:	3301      	adds	r3, #1
	index_out &= BUF_MASK;
 80009d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80009d6:	8013      	strh	r3, [r2, #0]
	return element;
}
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop
 80009dc:	20001772 	.word	0x20001772
 80009e0:	20001774 	.word	0x20001774

080009e4 <RingBuff_IsEmpty>:

uint8_t RingBuff_IsEmpty()
{
	if (index_in == index_out)
 80009e4:	4b03      	ldr	r3, [pc, #12]	; (80009f4 <RingBuff_IsEmpty+0x10>)
 80009e6:	8818      	ldrh	r0, [r3, #0]
 80009e8:	4b03      	ldr	r3, [pc, #12]	; (80009f8 <RingBuff_IsEmpty+0x14>)
 80009ea:	881b      	ldrh	r3, [r3, #0]
		return 1;
	return 0;
}
 80009ec:	1ac3      	subs	r3, r0, r3
 80009ee:	4258      	negs	r0, r3
 80009f0:	4158      	adcs	r0, r3
 80009f2:	4770      	bx	lr
 80009f4:	20001974 	.word	0x20001974
 80009f8:	20001772 	.word	0x20001772

080009fc <HAL_Init>:
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009fc:	4a07      	ldr	r2, [pc, #28]	; (8000a1c <HAL_Init+0x20>)
{
 80009fe:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a00:	6813      	ldr	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a02:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a04:	f043 0310 	orr.w	r3, r3, #16
 8000a08:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a0a:	f000 f815 	bl	8000a38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a0e:	2000      	movs	r0, #0
 8000a10:	f002 fb66 	bl	80030e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a14:	f002 fb3c 	bl	8003090 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8000a18:	2000      	movs	r0, #0
 8000a1a:	bd08      	pop	{r3, pc}
 8000a1c:	40022000 	.word	0x40022000

08000a20 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000a20:	4a03      	ldr	r2, [pc, #12]	; (8000a30 <HAL_IncTick+0x10>)
 8000a22:	4b04      	ldr	r3, [pc, #16]	; (8000a34 <HAL_IncTick+0x14>)
 8000a24:	6811      	ldr	r1, [r2, #0]
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	440b      	add	r3, r1
 8000a2a:	6013      	str	r3, [r2, #0]
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop
 8000a30:	20001978 	.word	0x20001978
 8000a34:	20000008 	.word	0x20000008

08000a38 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a38:	4a07      	ldr	r2, [pc, #28]	; (8000a58 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000a3a:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a3c:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000a3e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a42:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000a46:	041b      	lsls	r3, r3, #16
 8000a48:	0c1b      	lsrs	r3, r3, #16
 8000a4a:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a4e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000a52:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000a54:	60d3      	str	r3, [r2, #12]
 8000a56:	4770      	bx	lr
 8000a58:	e000ed00 	.word	0xe000ed00

08000a5c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a5c:	4b17      	ldr	r3, [pc, #92]	; (8000abc <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a5e:	b530      	push	{r4, r5, lr}
 8000a60:	68dc      	ldr	r4, [r3, #12]
 8000a62:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a66:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a6a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a6c:	2b04      	cmp	r3, #4
 8000a6e:	bf28      	it	cs
 8000a70:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a72:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a74:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a78:	bf98      	it	ls
 8000a7a:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a7c:	fa05 f303 	lsl.w	r3, r5, r3
 8000a80:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a84:	bf88      	it	hi
 8000a86:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a88:	4019      	ands	r1, r3
 8000a8a:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a8c:	fa05 f404 	lsl.w	r4, r5, r4
 8000a90:	3c01      	subs	r4, #1
 8000a92:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000a94:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a96:	ea42 0201 	orr.w	r2, r2, r1
 8000a9a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a9e:	bfaf      	iteee	ge
 8000aa0:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aa4:	4b06      	ldrlt	r3, [pc, #24]	; (8000ac0 <HAL_NVIC_SetPriority+0x64>)
 8000aa6:	f000 000f 	andlt.w	r0, r0, #15
 8000aaa:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aac:	bfa5      	ittet	ge
 8000aae:	b2d2      	uxtbge	r2, r2
 8000ab0:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ab4:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ab6:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000aba:	bd30      	pop	{r4, r5, pc}
 8000abc:	e000ed00 	.word	0xe000ed00
 8000ac0:	e000ed14 	.word	0xe000ed14

08000ac4 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000ac4:	2301      	movs	r3, #1
 8000ac6:	0942      	lsrs	r2, r0, #5
 8000ac8:	f000 001f 	and.w	r0, r0, #31
 8000acc:	fa03 f000 	lsl.w	r0, r3, r0
 8000ad0:	4b01      	ldr	r3, [pc, #4]	; (8000ad8 <HAL_NVIC_EnableIRQ+0x14>)
 8000ad2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000ad6:	4770      	bx	lr
 8000ad8:	e000e100 	.word	0xe000e100

08000adc <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8000adc:	4b04      	ldr	r3, [pc, #16]	; (8000af0 <HAL_RCC_GetPCLK2Freq+0x14>)
 8000ade:	4a05      	ldr	r2, [pc, #20]	; (8000af4 <HAL_RCC_GetPCLK2Freq+0x18>)
 8000ae0:	685b      	ldr	r3, [r3, #4]
 8000ae2:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8000ae6:	5cd3      	ldrb	r3, [r2, r3]
 8000ae8:	4a03      	ldr	r2, [pc, #12]	; (8000af8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000aea:	6810      	ldr	r0, [r2, #0]
} 
 8000aec:	40d8      	lsrs	r0, r3
 8000aee:	4770      	bx	lr
 8000af0:	40021000 	.word	0x40021000
 8000af4:	08003fba 	.word	0x08003fba
 8000af8:	20000010 	.word	0x20000010

08000afc <HAL_RCC_GetClockConfig>:
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000afc:	230f      	movs	r3, #15
 8000afe:	6003      	str	r3, [r0, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8000b00:	4b0b      	ldr	r3, [pc, #44]	; (8000b30 <HAL_RCC_GetClockConfig+0x34>)
 8000b02:	685a      	ldr	r2, [r3, #4]
 8000b04:	f002 0203 	and.w	r2, r2, #3
 8000b08:	6042      	str	r2, [r0, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8000b0a:	685a      	ldr	r2, [r3, #4]
 8000b0c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8000b10:	6082      	str	r2, [r0, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8000b12:	685a      	ldr	r2, [r3, #4]
 8000b14:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8000b18:	60c2      	str	r2, [r0, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8000b1a:	685b      	ldr	r3, [r3, #4]
 8000b1c:	08db      	lsrs	r3, r3, #3
 8000b1e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000b22:	6103      	str	r3, [r0, #16]
  
#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8000b24:	4b03      	ldr	r3, [pc, #12]	; (8000b34 <HAL_RCC_GetClockConfig+0x38>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	f003 0307 	and.w	r3, r3, #7
 8000b2c:	600b      	str	r3, [r1, #0]
 8000b2e:	4770      	bx	lr
 8000b30:	40021000 	.word	0x40021000
 8000b34:	40022000 	.word	0x40022000

08000b38 <HAL_TIM_Base_MspInit>:
 8000b38:	4770      	bx	lr

08000b3a <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8000b3a:	6803      	ldr	r3, [r0, #0]
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);

  /* Return function status */
  return HAL_OK;
}
 8000b3c:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8000b3e:	68da      	ldr	r2, [r3, #12]
 8000b40:	f042 0201 	orr.w	r2, r2, #1
 8000b44:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 8000b46:	681a      	ldr	r2, [r3, #0]
 8000b48:	f042 0201 	orr.w	r2, r2, #1
 8000b4c:	601a      	str	r2, [r3, #0]
}
 8000b4e:	4770      	bx	lr

08000b50 <HAL_TIM_OC_DelayElapsedCallback>:
 8000b50:	4770      	bx	lr

08000b52 <HAL_TIM_IC_CaptureCallback>:
 8000b52:	4770      	bx	lr

08000b54 <HAL_TIM_PWM_PulseFinishedCallback>:
 8000b54:	4770      	bx	lr

08000b56 <HAL_TIM_TriggerCallback>:
 8000b56:	4770      	bx	lr

08000b58 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000b58:	6803      	ldr	r3, [r0, #0]
{
 8000b5a:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000b5c:	691a      	ldr	r2, [r3, #16]
{
 8000b5e:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000b60:	0791      	lsls	r1, r2, #30
 8000b62:	d50e      	bpl.n	8000b82 <HAL_TIM_IRQHandler+0x2a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8000b64:	68da      	ldr	r2, [r3, #12]
 8000b66:	0792      	lsls	r2, r2, #30
 8000b68:	d50b      	bpl.n	8000b82 <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8000b6a:	f06f 0202 	mvn.w	r2, #2
 8000b6e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000b70:	2201      	movs	r2, #1

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000b72:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000b74:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000b76:	079b      	lsls	r3, r3, #30
 8000b78:	d077      	beq.n	8000c6a <HAL_TIM_IRQHandler+0x112>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8000b7a:	f7ff ffea 	bl	8000b52 <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8000b82:	6823      	ldr	r3, [r4, #0]
 8000b84:	691a      	ldr	r2, [r3, #16]
 8000b86:	0750      	lsls	r0, r2, #29
 8000b88:	d510      	bpl.n	8000bac <HAL_TIM_IRQHandler+0x54>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8000b8a:	68da      	ldr	r2, [r3, #12]
 8000b8c:	0751      	lsls	r1, r2, #29
 8000b8e:	d50d      	bpl.n	8000bac <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8000b90:	f06f 0204 	mvn.w	r2, #4
 8000b94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000b96:	2202      	movs	r2, #2
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000b98:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000b9a:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000b9c:	f413 7f40 	tst.w	r3, #768	; 0x300
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8000ba0:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000ba2:	d068      	beq.n	8000c76 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8000ba4:	f7ff ffd5 	bl	8000b52 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8000bac:	6823      	ldr	r3, [r4, #0]
 8000bae:	691a      	ldr	r2, [r3, #16]
 8000bb0:	0712      	lsls	r2, r2, #28
 8000bb2:	d50f      	bpl.n	8000bd4 <HAL_TIM_IRQHandler+0x7c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8000bb4:	68da      	ldr	r2, [r3, #12]
 8000bb6:	0710      	lsls	r0, r2, #28
 8000bb8:	d50c      	bpl.n	8000bd4 <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8000bba:	f06f 0208 	mvn.w	r2, #8
 8000bbe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000bc0:	2204      	movs	r2, #4
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000bc2:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000bc4:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000bc6:	0799      	lsls	r1, r3, #30
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8000bc8:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000bca:	d05a      	beq.n	8000c82 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8000bcc:	f7ff ffc1 	bl	8000b52 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8000bd4:	6823      	ldr	r3, [r4, #0]
 8000bd6:	691a      	ldr	r2, [r3, #16]
 8000bd8:	06d2      	lsls	r2, r2, #27
 8000bda:	d510      	bpl.n	8000bfe <HAL_TIM_IRQHandler+0xa6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8000bdc:	68da      	ldr	r2, [r3, #12]
 8000bde:	06d0      	lsls	r0, r2, #27
 8000be0:	d50d      	bpl.n	8000bfe <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8000be2:	f06f 0210 	mvn.w	r2, #16
 8000be6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000be8:	2208      	movs	r2, #8
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000bea:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000bec:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000bee:	f413 7f40 	tst.w	r3, #768	; 0x300
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8000bf2:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000bf4:	d04b      	beq.n	8000c8e <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8000bf6:	f7ff ffac 	bl	8000b52 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8000bfe:	6823      	ldr	r3, [r4, #0]
 8000c00:	691a      	ldr	r2, [r3, #16]
 8000c02:	07d1      	lsls	r1, r2, #31
 8000c04:	d508      	bpl.n	8000c18 <HAL_TIM_IRQHandler+0xc0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8000c06:	68da      	ldr	r2, [r3, #12]
 8000c08:	07d2      	lsls	r2, r2, #31
 8000c0a:	d505      	bpl.n	8000c18 <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8000c0c:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8000c10:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8000c12:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8000c14:	f002 fa32 	bl	800307c <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8000c18:	6823      	ldr	r3, [r4, #0]
 8000c1a:	691a      	ldr	r2, [r3, #16]
 8000c1c:	0610      	lsls	r0, r2, #24
 8000c1e:	d508      	bpl.n	8000c32 <HAL_TIM_IRQHandler+0xda>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8000c20:	68da      	ldr	r2, [r3, #12]
 8000c22:	0611      	lsls	r1, r2, #24
 8000c24:	d505      	bpl.n	8000c32 <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8000c26:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8000c2a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8000c2c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8000c2e:	f000 f888 	bl	8000d42 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8000c32:	6823      	ldr	r3, [r4, #0]
 8000c34:	691a      	ldr	r2, [r3, #16]
 8000c36:	0652      	lsls	r2, r2, #25
 8000c38:	d508      	bpl.n	8000c4c <HAL_TIM_IRQHandler+0xf4>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8000c3a:	68da      	ldr	r2, [r3, #12]
 8000c3c:	0650      	lsls	r0, r2, #25
 8000c3e:	d505      	bpl.n	8000c4c <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8000c40:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8000c44:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8000c46:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8000c48:	f7ff ff85 	bl	8000b56 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8000c4c:	6823      	ldr	r3, [r4, #0]
 8000c4e:	691a      	ldr	r2, [r3, #16]
 8000c50:	0691      	lsls	r1, r2, #26
 8000c52:	d522      	bpl.n	8000c9a <HAL_TIM_IRQHandler+0x142>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8000c54:	68da      	ldr	r2, [r3, #12]
 8000c56:	0692      	lsls	r2, r2, #26
 8000c58:	d51f      	bpl.n	8000c9a <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8000c5a:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8000c5e:	4620      	mov	r0, r4
    }
  }
}
 8000c60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8000c64:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8000c66:	f000 b86b 	b.w	8000d40 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8000c6a:	f7ff ff71 	bl	8000b50 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000c6e:	4620      	mov	r0, r4
 8000c70:	f7ff ff70 	bl	8000b54 <HAL_TIM_PWM_PulseFinishedCallback>
 8000c74:	e783      	b.n	8000b7e <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000c76:	f7ff ff6b 	bl	8000b50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000c7a:	4620      	mov	r0, r4
 8000c7c:	f7ff ff6a 	bl	8000b54 <HAL_TIM_PWM_PulseFinishedCallback>
 8000c80:	e792      	b.n	8000ba8 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000c82:	f7ff ff65 	bl	8000b50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000c86:	4620      	mov	r0, r4
 8000c88:	f7ff ff64 	bl	8000b54 <HAL_TIM_PWM_PulseFinishedCallback>
 8000c8c:	e7a0      	b.n	8000bd0 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000c8e:	f7ff ff5f 	bl	8000b50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000c92:	4620      	mov	r0, r4
 8000c94:	f7ff ff5e 	bl	8000b54 <HAL_TIM_PWM_PulseFinishedCallback>
 8000c98:	e7af      	b.n	8000bfa <HAL_TIM_IRQHandler+0xa2>
 8000c9a:	bd10      	pop	{r4, pc}

08000c9c <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000c9c:	4a1a      	ldr	r2, [pc, #104]	; (8000d08 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8000c9e:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000ca0:	4290      	cmp	r0, r2
 8000ca2:	d00a      	beq.n	8000cba <TIM_Base_SetConfig+0x1e>
 8000ca4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000ca8:	d007      	beq.n	8000cba <TIM_Base_SetConfig+0x1e>
 8000caa:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8000cae:	4290      	cmp	r0, r2
 8000cb0:	d003      	beq.n	8000cba <TIM_Base_SetConfig+0x1e>
 8000cb2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000cb6:	4290      	cmp	r0, r2
 8000cb8:	d115      	bne.n	8000ce6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8000cba:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000cbc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8000cc0:	4313      	orrs	r3, r2
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8000cc2:	4a11      	ldr	r2, [pc, #68]	; (8000d08 <TIM_Base_SetConfig+0x6c>)
 8000cc4:	4290      	cmp	r0, r2
 8000cc6:	d00a      	beq.n	8000cde <TIM_Base_SetConfig+0x42>
 8000cc8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000ccc:	d007      	beq.n	8000cde <TIM_Base_SetConfig+0x42>
 8000cce:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8000cd2:	4290      	cmp	r0, r2
 8000cd4:	d003      	beq.n	8000cde <TIM_Base_SetConfig+0x42>
 8000cd6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000cda:	4290      	cmp	r0, r2
 8000cdc:	d103      	bne.n	8000ce6 <TIM_Base_SetConfig+0x4a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000cde:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8000ce0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000ce4:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8000ce6:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 8000ce8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8000cec:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8000cee:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8000cf0:	688b      	ldr	r3, [r1, #8]
 8000cf2:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8000cf4:	680b      	ldr	r3, [r1, #0]
 8000cf6:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8000cf8:	4b03      	ldr	r3, [pc, #12]	; (8000d08 <TIM_Base_SetConfig+0x6c>)
 8000cfa:	4298      	cmp	r0, r3
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8000cfc:	bf04      	itt	eq
 8000cfe:	690b      	ldreq	r3, [r1, #16]
 8000d00:	6303      	streq	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8000d02:	2301      	movs	r3, #1
 8000d04:	6143      	str	r3, [r0, #20]
 8000d06:	4770      	bx	lr
 8000d08:	40012c00 	.word	0x40012c00

08000d0c <HAL_TIM_Base_Init>:
{
 8000d0c:	b510      	push	{r4, lr}
  if(htim == NULL)
 8000d0e:	4604      	mov	r4, r0
 8000d10:	b1a0      	cbz	r0, 8000d3c <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8000d12:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8000d16:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000d1a:	b91b      	cbnz	r3, 8000d24 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8000d1c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8000d20:	f7ff ff0a 	bl	8000b38 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8000d24:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000d26:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8000d28:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000d2c:	1d21      	adds	r1, r4, #4
 8000d2e:	f7ff ffb5 	bl	8000c9c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8000d32:	2301      	movs	r3, #1
  return HAL_OK;
 8000d34:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8000d36:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8000d3a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000d3c:	2001      	movs	r0, #1
}
 8000d3e:	bd10      	pop	{r4, pc}

08000d40 <HAL_TIMEx_CommutationCallback>:
 8000d40:	4770      	bx	lr

08000d42 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8000d42:	4770      	bx	lr

08000d44 <LL_ADC_CommonInit>:
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
  return (READ_BIT(ADCx->CR2, ADC_CR2_ADON) == (ADC_CR2_ADON));
 8000d44:	4b09      	ldr	r3, [pc, #36]	; (8000d6c <LL_ADC_CommonInit+0x28>)
 8000d46:	689a      	ldr	r2, [r3, #8]
 8000d48:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000d4c:	689b      	ldr	r3, [r3, #8]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 serie, setting of these features is conditioned to   */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if(__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0U)
 8000d4e:	4313      	orrs	r3, r2
 8000d50:	07db      	lsls	r3, r3, #31
 8000d52:	d408      	bmi.n	8000d66 <LL_ADC_CommonInit+0x22>
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if(ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
    {
      MODIFY_REG(ADCxy_COMMON->CR1,
 8000d54:	6843      	ldr	r3, [r0, #4]
    if(ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 8000d56:	680a      	ldr	r2, [r1, #0]
      MODIFY_REG(ADCxy_COMMON->CR1,
 8000d58:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
    if(ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 8000d5c:	b102      	cbz	r2, 8000d60 <LL_ADC_CommonInit+0x1c>
      MODIFY_REG(ADCxy_COMMON->CR1,
 8000d5e:	4313      	orrs	r3, r2
                 ADC_CommonInitStruct->Multimode
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CR1,
 8000d60:	6043      	str	r3, [r0, #4]
  ErrorStatus status = SUCCESS;
 8000d62:	2001      	movs	r0, #1
 8000d64:	4770      	bx	lr
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 8000d66:	2000      	movs	r0, #0
  }
  
  return status;
}
 8000d68:	4770      	bx	lr
 8000d6a:	bf00      	nop
 8000d6c:	40012400 	.word	0x40012400

08000d70 <LL_ADC_Init>:
 8000d70:	6883      	ldr	r3, [r0, #8]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_SCAN_SELECTION(ADC_InitStruct->SequencersScanMode));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 8000d72:	07db      	lsls	r3, r3, #31
 8000d74:	d40d      	bmi.n	8000d92 <LL_ADC_Init+0x22>
  {
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC conversion data alignment                                 */
    MODIFY_REG(ADCx->CR1,
 8000d76:	6843      	ldr	r3, [r0, #4]
 8000d78:	684a      	ldr	r2, [r1, #4]
 8000d7a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000d7e:	4313      	orrs	r3, r2
 8000d80:	6043      	str	r3, [r0, #4]
                 ADC_CR1_SCAN
              ,
                 ADC_InitStruct->SequencersScanMode
              );
    
    MODIFY_REG(ADCx->CR2,
 8000d82:	6883      	ldr	r3, [r0, #8]
 8000d84:	680a      	ldr	r2, [r1, #0]
 8000d86:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000d8a:	4313      	orrs	r3, r2
 8000d8c:	6083      	str	r3, [r0, #8]
  ErrorStatus status = SUCCESS;
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4770      	bx	lr

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8000d92:	2000      	movs	r0, #0
  }
  return status;
}
 8000d94:	4770      	bx	lr

08000d96 <LL_ADC_REG_Init>:
 8000d96:	6883      	ldr	r3, [r0, #8]
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 8000d98:	b510      	push	{r4, lr}
  assert_param(IS_LL_ADC_REG_CONTINUOUS_MODE(ADC_REG_InitStruct->ContinuousMode));
  assert_param(IS_LL_ADC_REG_DMA_TRANSFER(ADC_REG_InitStruct->DMATransfer));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 8000d9a:	07db      	lsls	r3, r3, #31
 8000d9c:	d41b      	bmi.n	8000dd6 <LL_ADC_REG_Init+0x40>
    /* Note: On this STM32 serie, ADC trigger edge is set when starting       */
    /*       ADC conversion.                                                  */
    /*       Refer to function @ref LL_ADC_REG_StartConversionExtTrig().      */
    if(ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
    {
      MODIFY_REG(ADCx->CR1,
 8000d9e:	6843      	ldr	r3, [r0, #4]
  if(ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 8000da0:	684a      	ldr	r2, [r1, #4]
      MODIFY_REG(ADCx->CR1,
 8000da2:	f423 4368 	bic.w	r3, r3, #59392	; 0xe800
    if(ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 8000da6:	b112      	cbz	r2, 8000dae <LL_ADC_REG_Init+0x18>
      MODIFY_REG(ADCx->CR1,
 8000da8:	688c      	ldr	r4, [r1, #8]
 8000daa:	4313      	orrs	r3, r2
 8000dac:	4323      	orrs	r3, r4
                 | ADC_REG_InitStruct->SequencerDiscont
                );
    }
    else
    {
      MODIFY_REG(ADCx->CR1,
 8000dae:	6043      	str	r3, [r0, #4]
                   ADC_REG_InitStruct->SequencerLength
                 | LL_ADC_REG_SEQ_DISCONT_DISABLE
                );
    }
    
    MODIFY_REG(ADCx->CR2,
 8000db0:	6883      	ldr	r3, [r0, #8]
 8000db2:	680c      	ldr	r4, [r1, #0]
 8000db4:	f423 2360 	bic.w	r3, r3, #917504	; 0xe0000
 8000db8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8000dbc:	4323      	orrs	r3, r4
 8000dbe:	68cc      	ldr	r4, [r1, #12]
 8000dc0:	6909      	ldr	r1, [r1, #16]
 8000dc2:	4323      	orrs	r3, r4
 8000dc4:	430b      	orrs	r3, r1
 8000dc6:	6083      	str	r3, [r0, #8]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8000dc8:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000dca:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000dce:	4313      	orrs	r3, r2
 8000dd0:	62c3      	str	r3, [r0, #44]	; 0x2c
  ErrorStatus status = SUCCESS;
 8000dd2:	2001      	movs	r0, #1
 8000dd4:	bd10      	pop	{r4, pc}
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8000dd6:	2000      	movs	r0, #0
  }
  return status;
}
 8000dd8:	bd10      	pop	{r4, pc}
	...

08000ddc <LL_EXTI_Init>:
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8000ddc:	7901      	ldrb	r1, [r0, #4]
{
 8000dde:	b510      	push	{r4, lr}
 8000de0:	4602      	mov	r2, r0
 8000de2:	6803      	ldr	r3, [r0, #0]
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8000de4:	2900      	cmp	r1, #0
 8000de6:	d042      	beq.n	8000e6e <LL_EXTI_Init+0x92>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d048      	beq.n	8000e7e <LL_EXTI_Init+0xa2>
    {
      switch (EXTI_InitStruct->Mode)
 8000dec:	7940      	ldrb	r0, [r0, #5]
 8000dee:	2801      	cmp	r0, #1
 8000df0:	d00e      	beq.n	8000e10 <LL_EXTI_Init+0x34>
 8000df2:	d303      	bcc.n	8000dfc <LL_EXTI_Init+0x20>
 8000df4:	2802      	cmp	r0, #2
 8000df6:	d025      	beq.n	8000e44 <LL_EXTI_Init+0x68>
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
          break;
        default:
          status = ERROR;
 8000df8:	2000      	movs	r0, #0
 8000dfa:	e011      	b.n	8000e20 <LL_EXTI_Init+0x44>
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8000dfc:	4922      	ldr	r1, [pc, #136]	; (8000e88 <LL_EXTI_Init+0xac>)
 8000dfe:	6848      	ldr	r0, [r1, #4]
 8000e00:	ea20 0003 	bic.w	r0, r0, r3
 8000e04:	6048      	str	r0, [r1, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8000e06:	6808      	ldr	r0, [r1, #0]
 8000e08:	4318      	orrs	r0, r3
 8000e0a:	6008      	str	r0, [r1, #0]
  ErrorStatus status = SUCCESS;
 8000e0c:	2001      	movs	r0, #1
 8000e0e:	e007      	b.n	8000e20 <LL_EXTI_Init+0x44>
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8000e10:	491d      	ldr	r1, [pc, #116]	; (8000e88 <LL_EXTI_Init+0xac>)
 8000e12:	680c      	ldr	r4, [r1, #0]
 8000e14:	ea24 0403 	bic.w	r4, r4, r3
 8000e18:	600c      	str	r4, [r1, #0]
  SET_BIT(EXTI->EMR, ExtiLine);
 8000e1a:	684c      	ldr	r4, [r1, #4]
 8000e1c:	431c      	orrs	r4, r3
 8000e1e:	604c      	str	r4, [r1, #4]
          break;
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8000e20:	7992      	ldrb	r2, [r2, #6]
 8000e22:	2a00      	cmp	r2, #0
 8000e24:	d02e      	beq.n	8000e84 <LL_EXTI_Init+0xa8>
      {
        switch (EXTI_InitStruct->Trigger)
 8000e26:	2a02      	cmp	r2, #2
 8000e28:	d014      	beq.n	8000e54 <LL_EXTI_Init+0x78>
 8000e2a:	2a03      	cmp	r2, #3
 8000e2c:	d01b      	beq.n	8000e66 <LL_EXTI_Init+0x8a>
 8000e2e:	2a01      	cmp	r2, #1
 8000e30:	d127      	bne.n	8000e82 <LL_EXTI_Init+0xa6>
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8000e32:	4a15      	ldr	r2, [pc, #84]	; (8000e88 <LL_EXTI_Init+0xac>)
 8000e34:	68d1      	ldr	r1, [r2, #12]
 8000e36:	ea21 0103 	bic.w	r1, r1, r3
 8000e3a:	60d1      	str	r1, [r2, #12]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8000e3c:	6891      	ldr	r1, [r2, #8]
 8000e3e:	430b      	orrs	r3, r1
 8000e40:	6093      	str	r3, [r2, #8]
 8000e42:	bd10      	pop	{r4, pc}
  SET_BIT(EXTI->IMR, ExtiLine);
 8000e44:	4910      	ldr	r1, [pc, #64]	; (8000e88 <LL_EXTI_Init+0xac>)
 8000e46:	6808      	ldr	r0, [r1, #0]
 8000e48:	4318      	orrs	r0, r3
 8000e4a:	6008      	str	r0, [r1, #0]
  SET_BIT(EXTI->EMR, ExtiLine);
 8000e4c:	6848      	ldr	r0, [r1, #4]
 8000e4e:	4318      	orrs	r0, r3
 8000e50:	6048      	str	r0, [r1, #4]
 8000e52:	e7db      	b.n	8000e0c <LL_EXTI_Init+0x30>
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8000e54:	4a0c      	ldr	r2, [pc, #48]	; (8000e88 <LL_EXTI_Init+0xac>)
 8000e56:	6891      	ldr	r1, [r2, #8]
 8000e58:	ea21 0103 	bic.w	r1, r1, r3
  SET_BIT(EXTI->RTSR, ExtiLine);
 8000e5c:	6091      	str	r1, [r2, #8]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8000e5e:	68d1      	ldr	r1, [r2, #12]
 8000e60:	430b      	orrs	r3, r1
 8000e62:	60d3      	str	r3, [r2, #12]
 8000e64:	bd10      	pop	{r4, pc}
  SET_BIT(EXTI->RTSR, ExtiLine);
 8000e66:	4a08      	ldr	r2, [pc, #32]	; (8000e88 <LL_EXTI_Init+0xac>)
 8000e68:	6891      	ldr	r1, [r2, #8]
 8000e6a:	4319      	orrs	r1, r3
 8000e6c:	e7f6      	b.n	8000e5c <LL_EXTI_Init+0x80>
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8000e6e:	43db      	mvns	r3, r3
 8000e70:	4a05      	ldr	r2, [pc, #20]	; (8000e88 <LL_EXTI_Init+0xac>)
 8000e72:	6811      	ldr	r1, [r2, #0]
 8000e74:	4019      	ands	r1, r3
 8000e76:	6011      	str	r1, [r2, #0]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8000e78:	6851      	ldr	r1, [r2, #4]
 8000e7a:	400b      	ands	r3, r1
 8000e7c:	6053      	str	r3, [r2, #4]
  ErrorStatus status = SUCCESS;
 8000e7e:	2001      	movs	r0, #1
 8000e80:	bd10      	pop	{r4, pc}
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
            break;
          default:
            status = ERROR;
 8000e82:	2000      	movs	r0, #0
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
  }
  return status;
}
 8000e84:	bd10      	pop	{r4, pc}
 8000e86:	bf00      	nop
 8000e88:	40010400 	.word	0x40010400

08000e8c <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8000e8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */

  pinmask = ((GPIO_InitStruct->Pin) << GPIO_PIN_MASK_POS) >> GPIO_PIN_NB;
 8000e90:	680d      	ldr	r5, [r1, #0]
 8000e92:	f3c5 250f 	ubfx	r5, r5, #8, #16
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e96:	fa95 f2a5 	rbit	r2, r5
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 8000e9a:	f04f 090f 	mov.w	r9, #15
  pinpos = POSITION_VAL(pinmask);
 8000e9e:	fab2 f282 	clz	r2, r2
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 8000ea2:	f04f 0803 	mov.w	r8, #3
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t OutputType)
{
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 8000ea6:	f04f 0c04 	mov.w	ip, #4
    if ((pinmask & (1U << pinpos)) != 0U)
    {
      /* Get current io position */
      if (pinpos < GPIO_PIN_MASK_POS)
      {
        currentpin = (0x00000101U << pinpos);
 8000eaa:	f240 1e01 	movw	lr, #257	; 0x101
  while ((pinmask  >> pinpos) != 0U)
 8000eae:	fa35 f302 	lsrs.w	r3, r5, r2
 8000eb2:	d102      	bne.n	8000eba <LL_GPIO_Init+0x2e>
      }
    }
    pinpos++;
  }
  return (SUCCESS);
}
 8000eb4:	2001      	movs	r0, #1
 8000eb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ((pinmask & (1U << pinpos)) != 0U)
 8000eba:	2301      	movs	r3, #1
 8000ebc:	4093      	lsls	r3, r2
 8000ebe:	422b      	tst	r3, r5
 8000ec0:	d063      	beq.n	8000f8a <LL_GPIO_Init+0xfe>
      if (pinpos < GPIO_PIN_MASK_POS)
 8000ec2:	2a07      	cmp	r2, #7
        currentpin = ((0x00010001U << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000U);
 8000ec4:	bf83      	ittte	hi
 8000ec6:	f04f 1401 	movhi.w	r4, #65537	; 0x10001
 8000eca:	f1a2 0308 	subhi.w	r3, r2, #8
 8000ece:	fa04 f303 	lslhi.w	r3, r4, r3
        currentpin = (0x00000101U << pinpos);
 8000ed2:	fa0e f302 	lslls.w	r3, lr, r2
        currentpin = ((0x00010001U << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000U);
 8000ed6:	bf88      	it	hi
 8000ed8:	f043 6380 	orrhi.w	r3, r3, #67108864	; 0x4000000
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
 8000edc:	0e1e      	lsrs	r6, r3, #24
 8000ede:	fa93 faa3 	rbit	sl, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 8000ee2:	faba fa8a 	clz	sl, sl
 8000ee6:	fa93 fba3 	rbit	fp, r3
 8000eea:	fabb fb8b 	clz	fp, fp
 8000eee:	5984      	ldr	r4, [r0, r6]
 8000ef0:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8000ef4:	fa09 fa0a 	lsl.w	sl, r9, sl
 8000ef8:	ea24 0a0a 	bic.w	sl, r4, sl
 8000efc:	684c      	ldr	r4, [r1, #4]
 8000efe:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000f02:	fa04 fb0b 	lsl.w	fp, r4, fp
 8000f06:	ea4a 040b 	orr.w	r4, sl, fp
 8000f0a:	5184      	str	r4, [r0, r6]
  *         @arg @ref LL_GPIO_PULL_UP
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 8000f0c:	68c4      	ldr	r4, [r0, #12]
 8000f0e:	ea4f 2a13 	mov.w	sl, r3, lsr #8
 8000f12:	fa9a fbaa 	rbit	fp, sl
 8000f16:	fabb fb8b 	clz	fp, fp
 8000f1a:	ea24 0a0a 	bic.w	sl, r4, sl
 8000f1e:	690c      	ldr	r4, [r1, #16]
 8000f20:	fa04 f40b 	lsl.w	r4, r4, fp
 8000f24:	ea4a 0404 	orr.w	r4, sl, r4
 8000f28:	60c4      	str	r4, [r0, #12]
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8000f2a:	684c      	ldr	r4, [r1, #4]
 8000f2c:	f024 0408 	bic.w	r4, r4, #8
 8000f30:	2c01      	cmp	r4, #1
 8000f32:	d12a      	bne.n	8000f8a <LL_GPIO_Init+0xfe>
 8000f34:	fa93 faa3 	rbit	sl, r3
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 8000f38:	faba fa8a 	clz	sl, sl
 8000f3c:	fa93 f4a3 	rbit	r4, r3
 8000f40:	fab4 f484 	clz	r4, r4
 8000f44:	5987      	ldr	r7, [r0, r6]
 8000f46:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8000f4a:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8000f4e:	688c      	ldr	r4, [r1, #8]
 8000f50:	fa08 fa0a 	lsl.w	sl, r8, sl
 8000f54:	ea27 0a0a 	bic.w	sl, r7, sl
 8000f58:	fa04 f40b 	lsl.w	r4, r4, fp
 8000f5c:	ea4a 0404 	orr.w	r4, sl, r4
 8000f60:	5184      	str	r4, [r0, r6]
 8000f62:	fa93 fba3 	rbit	fp, r3
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 8000f66:	fabb fb8b 	clz	fp, fp
 8000f6a:	fa93 f3a3 	rbit	r3, r3
 8000f6e:	fab3 f383 	clz	r3, r3
 8000f72:	68cf      	ldr	r7, [r1, #12]
 8000f74:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000f78:	fa0c fb0b 	lsl.w	fp, ip, fp
 8000f7c:	009b      	lsls	r3, r3, #2
 8000f7e:	ea24 040b 	bic.w	r4, r4, fp
 8000f82:	fa07 f303 	lsl.w	r3, r7, r3
 8000f86:	431c      	orrs	r4, r3
 8000f88:	5184      	str	r4, [r0, r6]
    pinpos++;
 8000f8a:	3201      	adds	r2, #1
 8000f8c:	e78f      	b.n	8000eae <LL_GPIO_Init+0x22>
	...

08000f90 <RCC_GetHCLKClockFreq>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8000f90:	4b03      	ldr	r3, [pc, #12]	; (8000fa0 <RCC_GetHCLKClockFreq+0x10>)
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8000f92:	4a04      	ldr	r2, [pc, #16]	; (8000fa4 <RCC_GetHCLKClockFreq+0x14>)
 8000f94:	685b      	ldr	r3, [r3, #4]
 8000f96:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000f9a:	5cd3      	ldrb	r3, [r2, r3]
}
 8000f9c:	40d8      	lsrs	r0, r3
 8000f9e:	4770      	bx	lr
 8000fa0:	40021000 	.word	0x40021000
 8000fa4:	08003faa 	.word	0x08003faa

08000fa8 <RCC_GetPCLK1ClockFreq>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8000fa8:	4b03      	ldr	r3, [pc, #12]	; (8000fb8 <RCC_GetPCLK1ClockFreq+0x10>)
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8000faa:	4a04      	ldr	r2, [pc, #16]	; (8000fbc <RCC_GetPCLK1ClockFreq+0x14>)
 8000fac:	685b      	ldr	r3, [r3, #4]
 8000fae:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8000fb2:	5cd3      	ldrb	r3, [r2, r3]
}
 8000fb4:	40d8      	lsrs	r0, r3
 8000fb6:	4770      	bx	lr
 8000fb8:	40021000 	.word	0x40021000
 8000fbc:	08003fba 	.word	0x08003fba

08000fc0 <RCC_GetPCLK2ClockFreq>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8000fc0:	4b03      	ldr	r3, [pc, #12]	; (8000fd0 <RCC_GetPCLK2ClockFreq+0x10>)
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8000fc2:	4a04      	ldr	r2, [pc, #16]	; (8000fd4 <RCC_GetPCLK2ClockFreq+0x14>)
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8000fca:	5cd3      	ldrb	r3, [r2, r3]
}
 8000fcc:	40d8      	lsrs	r0, r3
 8000fce:	4770      	bx	lr
 8000fd0:	40021000 	.word	0x40021000
 8000fd4:	08003fba 	.word	0x08003fba

08000fd8 <RCC_PLL_GetFreqDomain_SYS>:
#if defined(RCC_CFGR2_PREDIV1SRC)
  register uint32_t pllsrc = READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC);
  register uint32_t predivsrc = (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC) << 4U);
  return (uint32_t)(pllsrc | predivsrc);
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8000fd8:	4b09      	ldr	r3, [pc, #36]	; (8001000 <RCC_PLL_GetFreqDomain_SYS+0x28>)
 8000fda:	685a      	ldr	r2, [r3, #4]
 8000fdc:	f402 3280 	and.w	r2, r2, #65536	; 0x10000
  /* PLL_VCO = (HSE_VALUE, HSI_VALUE or PLL2 / PLL Predivider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();

  switch (pllsource)
 8000fe0:	b162      	cbz	r2, 8000ffc <RCC_PLL_GetFreqDomain_SYS+0x24>
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
#if defined(RCC_CFGR2_PREDIV1)
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1));
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos);
 8000fe2:	6858      	ldr	r0, [r3, #4]
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
      break;

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE / (LL_RCC_PLL_GetPrediv() + 1U);
 8000fe4:	4a07      	ldr	r2, [pc, #28]	; (8001004 <RCC_PLL_GetFreqDomain_SYS+0x2c>)
 8000fe6:	f3c0 4040 	ubfx	r0, r0, #17, #1
 8000fea:	3001      	adds	r0, #1
 8000fec:	fbb2 f0f0 	udiv	r0, r2, r0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMULL));
 8000ff0:	685b      	ldr	r3, [r3, #4]

    default:
      pllinputfreq = HSI_VALUE / 2U;
      break;
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator());
 8000ff2:	f3c3 4383 	ubfx	r3, r3, #18, #4
 8000ff6:	3302      	adds	r3, #2
}
 8000ff8:	4358      	muls	r0, r3
 8000ffa:	4770      	bx	lr
      pllinputfreq = HSI_VALUE / 2U;
 8000ffc:	4802      	ldr	r0, [pc, #8]	; (8001008 <RCC_PLL_GetFreqDomain_SYS+0x30>)
 8000ffe:	e7f7      	b.n	8000ff0 <RCC_PLL_GetFreqDomain_SYS+0x18>
 8001000:	40021000 	.word	0x40021000
 8001004:	007a1200 	.word	0x007a1200
 8001008:	003d0900 	.word	0x003d0900

0800100c <RCC_GetSystemClockFreq>:
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800100c:	4b04      	ldr	r3, [pc, #16]	; (8001020 <RCC_GetSystemClockFreq+0x14>)
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	f003 030c 	and.w	r3, r3, #12
  switch (LL_RCC_GetSysClkSource())
 8001014:	2b08      	cmp	r3, #8
 8001016:	d101      	bne.n	800101c <RCC_GetSystemClockFreq+0x10>
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8001018:	f7ff bfde 	b.w	8000fd8 <RCC_PLL_GetFreqDomain_SYS>
}
 800101c:	4801      	ldr	r0, [pc, #4]	; (8001024 <RCC_GetSystemClockFreq+0x18>)
 800101e:	4770      	bx	lr
 8001020:	40021000 	.word	0x40021000
 8001024:	007a1200 	.word	0x007a1200

08001028 <LL_RCC_GetSystemClocksFreq>:
{
 8001028:	b508      	push	{r3, lr}
 800102a:	4601      	mov	r1, r0
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 800102c:	f7ff ffee 	bl	800100c <RCC_GetSystemClockFreq>
 8001030:	6008      	str	r0, [r1, #0]
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8001032:	f7ff ffad 	bl	8000f90 <RCC_GetHCLKClockFreq>
 8001036:	6048      	str	r0, [r1, #4]
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8001038:	f7ff ffb6 	bl	8000fa8 <RCC_GetPCLK1ClockFreq>
 800103c:	6088      	str	r0, [r1, #8]
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 800103e:	6848      	ldr	r0, [r1, #4]
 8001040:	f7ff ffbe 	bl	8000fc0 <RCC_GetPCLK2ClockFreq>
 8001044:	60c8      	str	r0, [r1, #12]
 8001046:	bd08      	pop	{r3, pc}

08001048 <LL_TIM_Init>:
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001048:	4a1a      	ldr	r2, [pc, #104]	; (80010b4 <LL_TIM_Init+0x6c>)
  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800104a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800104c:	4290      	cmp	r0, r2
 800104e:	d00a      	beq.n	8001066 <LL_TIM_Init+0x1e>
 8001050:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001054:	d007      	beq.n	8001066 <LL_TIM_Init+0x1e>
 8001056:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800105a:	4290      	cmp	r0, r2
 800105c:	d003      	beq.n	8001066 <LL_TIM_Init+0x1e>
 800105e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001062:	4290      	cmp	r0, r2
 8001064:	d115      	bne.n	8001092 <LL_TIM_Init+0x4a>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8001066:	684a      	ldr	r2, [r1, #4]
 8001068:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800106c:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800106e:	4a11      	ldr	r2, [pc, #68]	; (80010b4 <LL_TIM_Init+0x6c>)
 8001070:	4290      	cmp	r0, r2
 8001072:	d00a      	beq.n	800108a <LL_TIM_Init+0x42>
 8001074:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001078:	d007      	beq.n	800108a <LL_TIM_Init+0x42>
 800107a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800107e:	4290      	cmp	r0, r2
 8001080:	d003      	beq.n	800108a <LL_TIM_Init+0x42>
 8001082:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001086:	4290      	cmp	r0, r2
 8001088:	d103      	bne.n	8001092 <LL_TIM_Init+0x4a>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800108a:	68ca      	ldr	r2, [r1, #12]
 800108c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001090:	4313      	orrs	r3, r2
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8001092:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8001094:	688b      	ldr	r3, [r1, #8]
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
  WRITE_REG(TIMx->ARR, AutoReload);
 8001096:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8001098:	880b      	ldrh	r3, [r1, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800109a:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800109c:	4b05      	ldr	r3, [pc, #20]	; (80010b4 <LL_TIM_Init+0x6c>)
 800109e:	4298      	cmp	r0, r3
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80010a0:	bf04      	itt	eq
 80010a2:	7c0b      	ldrbeq	r3, [r1, #16]
  * @param  RepetitionCounter between Min_Data=0 and Max_Data=255
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)
{
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80010a4:	6303      	streq	r3, [r0, #48]	; 0x30
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80010a6:	6943      	ldr	r3, [r0, #20]
 80010a8:	f043 0301 	orr.w	r3, r3, #1
 80010ac:	6143      	str	r3, [r0, #20]
  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);

  return SUCCESS;
}
 80010ae:	2001      	movs	r0, #1
 80010b0:	4770      	bx	lr
 80010b2:	bf00      	nop
 80010b4:	40012c00 	.word	0x40012c00

080010b8 <LL_TIM_OC_Init>:
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
  ErrorStatus result = ERROR;

  switch (Channel)
 80010b8:	2910      	cmp	r1, #16
{
 80010ba:	b530      	push	{r4, r5, lr}
  switch (Channel)
 80010bc:	d05f      	beq.n	800117e <LL_TIM_OC_Init+0xc6>
 80010be:	d803      	bhi.n	80010c8 <LL_TIM_OC_Init+0x10>
 80010c0:	2901      	cmp	r1, #1
 80010c2:	d02c      	beq.n	800111e <LL_TIM_OC_Init+0x66>
  ErrorStatus result = ERROR;
 80010c4:	2000      	movs	r0, #0
    default:
      break;
  }

  return result;
}
 80010c6:	bd30      	pop	{r4, r5, pc}
  switch (Channel)
 80010c8:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 80010cc:	f000 8089 	beq.w	80011e2 <LL_TIM_OC_Init+0x12a>
 80010d0:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 80010d4:	d1f6      	bne.n	80010c4 <LL_TIM_OC_Init+0xc>
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 80010d6:	6a03      	ldr	r3, [r0, #32]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 80010d8:	6815      	ldr	r5, [r2, #0]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 80010da:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80010de:	6203      	str	r3, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80010e0:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 80010e2:	6844      	ldr	r4, [r0, #4]
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80010e4:	69c1      	ldr	r1, [r0, #28]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 80010e6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 80010ea:	f421 41e6 	bic.w	r1, r1, #29440	; 0x7300
 80010ee:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 80010f2:	6915      	ldr	r5, [r2, #16]
 80010f4:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 80010f8:	6855      	ldr	r5, [r2, #4]
 80010fa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80010fe:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001102:	4d50      	ldr	r5, [pc, #320]	; (8001244 <LL_TIM_OC_Init+0x18c>)
 8001104:	42a8      	cmp	r0, r5
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8001106:	bf04      	itt	eq
 8001108:	6995      	ldreq	r5, [r2, #24]
 800110a:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 800110e:	68d2      	ldr	r2, [r2, #12]
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8001110:	bf08      	it	eq
 8001112:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001116:	6044      	str	r4, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8001118:	61c1      	str	r1, [r0, #28]
  WRITE_REG(TIMx->CCR4, CompareValue);
 800111a:	6402      	str	r2, [r0, #64]	; 0x40
 800111c:	e02c      	b.n	8001178 <LL_TIM_OC_Init+0xc0>
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 800111e:	6a03      	ldr	r3, [r0, #32]
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8001120:	6815      	ldr	r5, [r2, #0]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8001122:	f023 0301 	bic.w	r3, r3, #1
 8001126:	6203      	str	r3, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001128:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800112a:	6841      	ldr	r1, [r0, #4]
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800112c:	6984      	ldr	r4, [r0, #24]
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800112e:	f023 0302 	bic.w	r3, r3, #2
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8001132:	f024 0473 	bic.w	r4, r4, #115	; 0x73
 8001136:	432c      	orrs	r4, r5
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8001138:	6915      	ldr	r5, [r2, #16]
 800113a:	432b      	orrs	r3, r5
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 800113c:	6855      	ldr	r5, [r2, #4]
 800113e:	f023 0301 	bic.w	r3, r3, #1
 8001142:	432b      	orrs	r3, r5
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001144:	4d3f      	ldr	r5, [pc, #252]	; (8001244 <LL_TIM_OC_Init+0x18c>)
 8001146:	42a8      	cmp	r0, r5
 8001148:	d112      	bne.n	8001170 <LL_TIM_OC_Init+0xb8>
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 800114a:	6955      	ldr	r5, [r2, #20]
 800114c:	f023 0308 	bic.w	r3, r3, #8
 8001150:	ea43 0385 	orr.w	r3, r3, r5, lsl #2
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8001154:	6895      	ldr	r5, [r2, #8]
 8001156:	f023 0304 	bic.w	r3, r3, #4
 800115a:	ea43 0385 	orr.w	r3, r3, r5, lsl #2
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 800115e:	6995      	ldr	r5, [r2, #24]
 8001160:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8001164:	4329      	orrs	r1, r5
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8001166:	69d5      	ldr	r5, [r2, #28]
 8001168:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 800116c:	ea41 0145 	orr.w	r1, r1, r5, lsl #1
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8001170:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001172:	6041      	str	r1, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8001174:	6184      	str	r4, [r0, #24]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8001176:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001178:	6203      	str	r3, [r0, #32]
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 800117a:	2001      	movs	r0, #1
      break;
 800117c:	bd30      	pop	{r4, r5, pc}
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 800117e:	6a03      	ldr	r3, [r0, #32]
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8001180:	6815      	ldr	r5, [r2, #0]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8001182:	f023 0310 	bic.w	r3, r3, #16
 8001186:	6203      	str	r3, [r0, #32]
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8001188:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800118a:	6841      	ldr	r1, [r0, #4]
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800118c:	6984      	ldr	r4, [r0, #24]
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 800118e:	f023 0320 	bic.w	r3, r3, #32
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8001192:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
 8001196:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 800119a:	6915      	ldr	r5, [r2, #16]
 800119c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 80011a0:	6855      	ldr	r5, [r2, #4]
 80011a2:	f023 0310 	bic.w	r3, r3, #16
 80011a6:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80011aa:	4d26      	ldr	r5, [pc, #152]	; (8001244 <LL_TIM_OC_Init+0x18c>)
 80011ac:	42a8      	cmp	r0, r5
 80011ae:	d113      	bne.n	80011d8 <LL_TIM_OC_Init+0x120>
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 80011b0:	6955      	ldr	r5, [r2, #20]
 80011b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80011b6:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 80011ba:	6895      	ldr	r5, [r2, #8]
 80011bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80011c0:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 80011c4:	6995      	ldr	r5, [r2, #24]
 80011c6:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80011ca:	ea41 0185 	orr.w	r1, r1, r5, lsl #2
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 80011ce:	69d5      	ldr	r5, [r2, #28]
 80011d0:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 80011d4:	ea41 01c5 	orr.w	r1, r1, r5, lsl #3
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 80011d8:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80011da:	6041      	str	r1, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80011dc:	6184      	str	r4, [r0, #24]
  WRITE_REG(TIMx->CCR2, CompareValue);
 80011de:	6382      	str	r2, [r0, #56]	; 0x38
 80011e0:	e7ca      	b.n	8001178 <LL_TIM_OC_Init+0xc0>
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 80011e2:	6a03      	ldr	r3, [r0, #32]
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 80011e4:	6815      	ldr	r5, [r2, #0]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 80011e6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80011ea:	6203      	str	r3, [r0, #32]
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80011ec:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80011ee:	6841      	ldr	r1, [r0, #4]
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80011f0:	69c4      	ldr	r4, [r0, #28]
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 80011f2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 80011f6:	f024 0473 	bic.w	r4, r4, #115	; 0x73
 80011fa:	432c      	orrs	r4, r5
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 80011fc:	6915      	ldr	r5, [r2, #16]
 80011fe:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8001202:	6855      	ldr	r5, [r2, #4]
 8001204:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001208:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800120c:	4d0d      	ldr	r5, [pc, #52]	; (8001244 <LL_TIM_OC_Init+0x18c>)
 800120e:	42a8      	cmp	r0, r5
 8001210:	d113      	bne.n	800123a <LL_TIM_OC_Init+0x182>
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8001212:	6955      	ldr	r5, [r2, #20]
 8001214:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001218:	ea43 2385 	orr.w	r3, r3, r5, lsl #10
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 800121c:	6895      	ldr	r5, [r2, #8]
 800121e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001222:	ea43 2385 	orr.w	r3, r3, r5, lsl #10
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8001226:	6995      	ldr	r5, [r2, #24]
 8001228:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 800122c:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8001230:	69d5      	ldr	r5, [r2, #28]
 8001232:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 8001236:	ea41 1145 	orr.w	r1, r1, r5, lsl #5
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 800123a:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800123c:	6041      	str	r1, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800123e:	61c4      	str	r4, [r0, #28]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8001240:	63c2      	str	r2, [r0, #60]	; 0x3c
 8001242:	e799      	b.n	8001178 <LL_TIM_OC_Init+0xc0>
 8001244:	40012c00 	.word	0x40012c00

08001248 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8001248:	b530      	push	{r4, r5, lr}
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
{
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 800124a:	68c3      	ldr	r3, [r0, #12]
 800124c:	b085      	sub	sp, #20
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));
#endif /* USART_OverSampling_Feature */

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800124e:	049b      	lsls	r3, r3, #18
{
 8001250:	4604      	mov	r4, r0
 8001252:	460d      	mov	r5, r1
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8001254:	d502      	bpl.n	800125c <LL_USART_Init+0x14>
  ErrorStatus status = ERROR;
 8001256:	2000      	movs	r0, #0
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
}
 8001258:	b005      	add	sp, #20
 800125a:	bd30      	pop	{r4, r5, pc}
    MODIFY_REG(USARTx->CR1,
 800125c:	684b      	ldr	r3, [r1, #4]
 800125e:	68c9      	ldr	r1, [r1, #12]
 8001260:	68c2      	ldr	r2, [r0, #12]
 8001262:	430b      	orrs	r3, r1
 8001264:	6929      	ldr	r1, [r5, #16]
 8001266:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 800126a:	430b      	orrs	r3, r1
 800126c:	f022 020c 	bic.w	r2, r2, #12
 8001270:	4313      	orrs	r3, r2
 8001272:	60c3      	str	r3, [r0, #12]
  *         @arg @ref LL_USART_STOPBITS_2
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
{
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8001274:	6903      	ldr	r3, [r0, #16]
 8001276:	68aa      	ldr	r2, [r5, #8]
 8001278:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800127c:	4313      	orrs	r3, r2
 800127e:	6103      	str	r3, [r0, #16]
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
{
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8001280:	6943      	ldr	r3, [r0, #20]
 8001282:	696a      	ldr	r2, [r5, #20]
 8001284:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001288:	4313      	orrs	r3, r2
 800128a:	6143      	str	r3, [r0, #20]
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 800128c:	4668      	mov	r0, sp
 800128e:	f7ff fecb 	bl	8001028 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8001292:	4b13      	ldr	r3, [pc, #76]	; (80012e0 <LL_USART_Init+0x98>)
 8001294:	429c      	cmp	r4, r3
 8001296:	d119      	bne.n	80012cc <LL_USART_Init+0x84>
      periphclk = rcc_clocks.PCLK2_Frequency;
 8001298:	9903      	ldr	r1, [sp, #12]
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800129a:	2900      	cmp	r1, #0
 800129c:	d0db      	beq.n	8001256 <LL_USART_Init+0xe>
        && (USART_InitStruct->BaudRate != 0U))
 800129e:	682a      	ldr	r2, [r5, #0]
 80012a0:	2a00      	cmp	r2, #0
 80012a2:	d0d8      	beq.n	8001256 <LL_USART_Init+0xe>
  * @param  BaudRate Baud Rate
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t BaudRate)
{
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80012a4:	2319      	movs	r3, #25
 80012a6:	434b      	muls	r3, r1
 80012a8:	0092      	lsls	r2, r2, #2
 80012aa:	fbb3 f3f2 	udiv	r3, r3, r2
 80012ae:	2264      	movs	r2, #100	; 0x64
 80012b0:	fbb3 f1f2 	udiv	r1, r3, r2
 80012b4:	fb02 3311 	mls	r3, r2, r1, r3
 80012b8:	011b      	lsls	r3, r3, #4
 80012ba:	3332      	adds	r3, #50	; 0x32
 80012bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80012c0:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 80012c4:	b29b      	uxth	r3, r3
 80012c6:	60a3      	str	r3, [r4, #8]
      status = SUCCESS;
 80012c8:	2001      	movs	r0, #1
 80012ca:	e7c5      	b.n	8001258 <LL_USART_Init+0x10>
    else if (USARTx == USART2)
 80012cc:	4b05      	ldr	r3, [pc, #20]	; (80012e4 <LL_USART_Init+0x9c>)
 80012ce:	429c      	cmp	r4, r3
 80012d0:	d101      	bne.n	80012d6 <LL_USART_Init+0x8e>
      periphclk = rcc_clocks.PCLK1_Frequency;
 80012d2:	9902      	ldr	r1, [sp, #8]
 80012d4:	e7e1      	b.n	800129a <LL_USART_Init+0x52>
    else if (USARTx == USART3)
 80012d6:	4b04      	ldr	r3, [pc, #16]	; (80012e8 <LL_USART_Init+0xa0>)
 80012d8:	429c      	cmp	r4, r3
 80012da:	d1bc      	bne.n	8001256 <LL_USART_Init+0xe>
 80012dc:	e7f9      	b.n	80012d2 <LL_USART_Init+0x8a>
 80012de:	bf00      	nop
 80012e0:	40013800 	.word	0x40013800
 80012e4:	40004400 	.word	0x40004400
 80012e8:	40004800 	.word	0x40004800

080012ec <LL_Init1msTick>:
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 80012ec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012f0:	fbb0 f0f3 	udiv	r0, r0, r3
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 80012f4:	2200      	movs	r2, #0
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 80012f6:	4b03      	ldr	r3, [pc, #12]	; (8001304 <LL_Init1msTick+0x18>)
 80012f8:	3801      	subs	r0, #1
 80012fa:	6058      	str	r0, [r3, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 80012fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012fe:	2205      	movs	r2, #5
 8001300:	601a      	str	r2, [r3, #0]
 8001302:	4770      	bx	lr
 8001304:	e000e010 	.word	0xe000e010

08001308 <LL_mDelay>:
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8001308:	4b08      	ldr	r3, [pc, #32]	; (800132c <LL_mDelay+0x24>)
{
 800130a:	b082      	sub	sp, #8
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 800130c:	681b      	ldr	r3, [r3, #0]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 800130e:	1c41      	adds	r1, r0, #1
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8001310:	9301      	str	r3, [sp, #4]
  ((void)tmp);
 8001312:	9b01      	ldr	r3, [sp, #4]
    Delay++;
  }

  while (Delay)
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8001314:	4b05      	ldr	r3, [pc, #20]	; (800132c <LL_mDelay+0x24>)
    Delay++;
 8001316:	bf18      	it	ne
 8001318:	3001      	addne	r0, #1
  while (Delay)
 800131a:	b908      	cbnz	r0, 8001320 <LL_mDelay+0x18>
    {
      Delay--;
    }
  }
}
 800131c:	b002      	add	sp, #8
 800131e:	4770      	bx	lr
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8001320:	681a      	ldr	r2, [r3, #0]
 8001322:	03d2      	lsls	r2, r2, #15
      Delay--;
 8001324:	bf48      	it	mi
 8001326:	f100 30ff 	addmi.w	r0, r0, #4294967295
 800132a:	e7f6      	b.n	800131a <LL_mDelay+0x12>
 800132c:	e000e010 	.word	0xe000e010

08001330 <LL_SetSystemCoreClock>:
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8001330:	4b01      	ldr	r3, [pc, #4]	; (8001338 <LL_SetSystemCoreClock+0x8>)
 8001332:	6018      	str	r0, [r3, #0]
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop
 8001338:	20000010 	.word	0x20000010

0800133c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800133c:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 800133e:	f000 fe09 	bl	8001f54 <vTaskStartScheduler>
  
  return osOK;
}
 8001342:	2000      	movs	r0, #0
 8001344:	bd08      	pop	{r3, pc}

08001346 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8001346:	b530      	push	{r4, r5, lr}

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001348:	f9b0 4008 	ldrsh.w	r4, [r0, #8]
{
 800134c:	b085      	sub	sp, #20
  if (priority != osPriorityError) {
 800134e:	2c84      	cmp	r4, #132	; 0x84
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8001350:	bf08      	it	eq
 8001352:	2400      	moveq	r4, #0
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001354:	8a02      	ldrh	r2, [r0, #16]
    fpriority += (priority - osPriorityIdle);
 8001356:	bf18      	it	ne
 8001358:	3403      	addne	r4, #3
{
 800135a:	460b      	mov	r3, r1
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800135c:	e890 0022 	ldmia.w	r0, {r1, r5}
 8001360:	a803      	add	r0, sp, #12
 8001362:	9001      	str	r0, [sp, #4]
 8001364:	9400      	str	r4, [sp, #0]
 8001366:	4628      	mov	r0, r5
 8001368:	f000 fd24 	bl	8001db4 <xTaskCreate>
 800136c:	2801      	cmp	r0, #1
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
                   &handle) != pdPASS)  {
    return NULL;
 800136e:	bf14      	ite	ne
 8001370:	2000      	movne	r0, #0
  }     
#endif
  
  return handle;
 8001372:	9803      	ldreq	r0, [sp, #12]
}
 8001374:	b005      	add	sp, #20
 8001376:	bd30      	pop	{r4, r5, pc}

08001378 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8001378:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800137a:	2800      	cmp	r0, #0
 800137c:	bf08      	it	eq
 800137e:	2001      	moveq	r0, #1
 8001380:	f000 ff36 	bl	80021f0 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8001384:	2000      	movs	r0, #0
 8001386:	bd08      	pop	{r3, pc}

08001388 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001388:	f100 0308 	add.w	r3, r0, #8
 800138c:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800138e:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001392:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001394:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001396:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001398:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800139a:	6003      	str	r3, [r0, #0]
 800139c:	4770      	bx	lr

0800139e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800139e:	2300      	movs	r3, #0
 80013a0:	6103      	str	r3, [r0, #16]
 80013a2:	4770      	bx	lr

080013a4 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80013a4:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80013a6:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 80013a8:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80013aa:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80013ac:	689a      	ldr	r2, [r3, #8]
 80013ae:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80013b0:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80013b2:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 80013b4:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80013b6:	3301      	adds	r3, #1
 80013b8:	6003      	str	r3, [r0, #0]
 80013ba:	4770      	bx	lr

080013bc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80013bc:	680a      	ldr	r2, [r1, #0]
{
 80013be:	b530      	push	{r4, r5, lr}
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80013c0:	1c53      	adds	r3, r2, #1
 80013c2:	d10a      	bne.n	80013da <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80013c4:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80013c6:	685a      	ldr	r2, [r3, #4]
 80013c8:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80013ca:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80013cc:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80013ce:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80013d0:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 80013d2:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80013d4:	3301      	adds	r3, #1
 80013d6:	6003      	str	r3, [r0, #0]
 80013d8:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80013da:	f100 0308 	add.w	r3, r0, #8
 80013de:	685c      	ldr	r4, [r3, #4]
 80013e0:	6825      	ldr	r5, [r4, #0]
 80013e2:	42aa      	cmp	r2, r5
 80013e4:	d3ef      	bcc.n	80013c6 <vListInsert+0xa>
 80013e6:	4623      	mov	r3, r4
 80013e8:	e7f9      	b.n	80013de <vListInsert+0x22>

080013ea <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80013ea:	6841      	ldr	r1, [r0, #4]
 80013ec:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80013ee:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80013f0:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80013f2:	6882      	ldr	r2, [r0, #8]
 80013f4:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80013f6:	6859      	ldr	r1, [r3, #4]
 80013f8:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80013fa:	bf08      	it	eq
 80013fc:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80013fe:	2200      	movs	r2, #0
 8001400:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8001402:	6818      	ldr	r0, [r3, #0]
 8001404:	3801      	subs	r0, #1
 8001406:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8001408:	4770      	bx	lr
	...

0800140c <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800140c:	4b0a      	ldr	r3, [pc, #40]	; (8001438 <prvTaskExitError+0x2c>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	3301      	adds	r3, #1
 8001412:	d008      	beq.n	8001426 <prvTaskExitError+0x1a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001414:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001418:	f383 8811 	msr	BASEPRI, r3
 800141c:	f3bf 8f6f 	isb	sy
 8001420:	f3bf 8f4f 	dsb	sy
 8001424:	e7fe      	b.n	8001424 <prvTaskExitError+0x18>
 8001426:	f04f 0350 	mov.w	r3, #80	; 0x50
 800142a:	f383 8811 	msr	BASEPRI, r3
 800142e:	f3bf 8f6f 	isb	sy
 8001432:	f3bf 8f4f 	dsb	sy
 8001436:	e7fe      	b.n	8001436 <prvTaskExitError+0x2a>
 8001438:	2000000c 	.word	0x2000000c

0800143c <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800143c:	4806      	ldr	r0, [pc, #24]	; (8001458 <prvPortStartFirstTask+0x1c>)
 800143e:	6800      	ldr	r0, [r0, #0]
 8001440:	6800      	ldr	r0, [r0, #0]
 8001442:	f380 8808 	msr	MSP, r0
 8001446:	b662      	cpsie	i
 8001448:	b661      	cpsie	f
 800144a:	f3bf 8f4f 	dsb	sy
 800144e:	f3bf 8f6f 	isb	sy
 8001452:	df00      	svc	0
 8001454:	bf00      	nop
 8001456:	0000      	.short	0x0000
 8001458:	e000ed08 	.word	0xe000ed08

0800145c <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800145c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001460:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8001464:	4b05      	ldr	r3, [pc, #20]	; (800147c <pxPortInitialiseStack+0x20>)
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8001466:	f021 0101 	bic.w	r1, r1, #1
 800146a:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800146e:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8001472:	f840 2c20 	str.w	r2, [r0, #-32]
}
 8001476:	3840      	subs	r0, #64	; 0x40
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	0800140d 	.word	0x0800140d

08001480 <SVC_Handler>:
	__asm volatile (
 8001480:	4b07      	ldr	r3, [pc, #28]	; (80014a0 <pxCurrentTCBConst2>)
 8001482:	6819      	ldr	r1, [r3, #0]
 8001484:	6808      	ldr	r0, [r1, #0]
 8001486:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800148a:	f380 8809 	msr	PSP, r0
 800148e:	f3bf 8f6f 	isb	sy
 8001492:	f04f 0000 	mov.w	r0, #0
 8001496:	f380 8811 	msr	BASEPRI, r0
 800149a:	f04e 0e0d 	orr.w	lr, lr, #13
 800149e:	4770      	bx	lr

080014a0 <pxCurrentTCBConst2>:
 80014a0:	20001230 	.word	0x20001230

080014a4 <vPortEnterCritical>:
 80014a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80014a8:	f383 8811 	msr	BASEPRI, r3
 80014ac:	f3bf 8f6f 	isb	sy
 80014b0:	f3bf 8f4f 	dsb	sy
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80014b4:	4a0a      	ldr	r2, [pc, #40]	; (80014e0 <vPortEnterCritical+0x3c>)
 80014b6:	6813      	ldr	r3, [r2, #0]
 80014b8:	3301      	adds	r3, #1
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80014ba:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 80014bc:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 80014be:	d10d      	bne.n	80014dc <vPortEnterCritical+0x38>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80014c0:	4b08      	ldr	r3, [pc, #32]	; (80014e4 <vPortEnterCritical+0x40>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f013 0fff 	tst.w	r3, #255	; 0xff
 80014c8:	d008      	beq.n	80014dc <vPortEnterCritical+0x38>
 80014ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80014ce:	f383 8811 	msr	BASEPRI, r3
 80014d2:	f3bf 8f6f 	isb	sy
 80014d6:	f3bf 8f4f 	dsb	sy
 80014da:	e7fe      	b.n	80014da <vPortEnterCritical+0x36>
 80014dc:	4770      	bx	lr
 80014de:	bf00      	nop
 80014e0:	2000000c 	.word	0x2000000c
 80014e4:	e000ed04 	.word	0xe000ed04

080014e8 <vPortExitCritical>:
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 80014e8:	4a08      	ldr	r2, [pc, #32]	; (800150c <vPortExitCritical+0x24>)
 80014ea:	6813      	ldr	r3, [r2, #0]
 80014ec:	b943      	cbnz	r3, 8001500 <vPortExitCritical+0x18>
 80014ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80014f2:	f383 8811 	msr	BASEPRI, r3
 80014f6:	f3bf 8f6f 	isb	sy
 80014fa:	f3bf 8f4f 	dsb	sy
 80014fe:	e7fe      	b.n	80014fe <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8001500:	3b01      	subs	r3, #1
 8001502:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8001504:	b90b      	cbnz	r3, 800150a <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8001506:	f383 8811 	msr	BASEPRI, r3
 800150a:	4770      	bx	lr
 800150c:	2000000c 	.word	0x2000000c

08001510 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8001510:	f3ef 8009 	mrs	r0, PSP
 8001514:	f3bf 8f6f 	isb	sy
 8001518:	4b0d      	ldr	r3, [pc, #52]	; (8001550 <pxCurrentTCBConst>)
 800151a:	681a      	ldr	r2, [r3, #0]
 800151c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001520:	6010      	str	r0, [r2, #0]
 8001522:	e92d 4008 	stmdb	sp!, {r3, lr}
 8001526:	f04f 0050 	mov.w	r0, #80	; 0x50
 800152a:	f380 8811 	msr	BASEPRI, r0
 800152e:	f000 febd 	bl	80022ac <vTaskSwitchContext>
 8001532:	f04f 0000 	mov.w	r0, #0
 8001536:	f380 8811 	msr	BASEPRI, r0
 800153a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800153e:	6819      	ldr	r1, [r3, #0]
 8001540:	6808      	ldr	r0, [r1, #0]
 8001542:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001546:	f380 8809 	msr	PSP, r0
 800154a:	f3bf 8f6f 	isb	sy
 800154e:	4770      	bx	lr

08001550 <pxCurrentTCBConst>:
 8001550:	20001230 	.word	0x20001230

08001554 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8001554:	b508      	push	{r3, lr}
	__asm volatile
 8001556:	f04f 0350 	mov.w	r3, #80	; 0x50
 800155a:	f383 8811 	msr	BASEPRI, r3
 800155e:	f3bf 8f6f 	isb	sy
 8001562:	f3bf 8f4f 	dsb	sy
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8001566:	f000 fd39 	bl	8001fdc <xTaskIncrementTick>
 800156a:	b118      	cbz	r0, 8001574 <SysTick_Handler+0x20>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800156c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001570:	4b02      	ldr	r3, [pc, #8]	; (800157c <SysTick_Handler+0x28>)
 8001572:	601a      	str	r2, [r3, #0]
	__asm volatile
 8001574:	2300      	movs	r3, #0
 8001576:	f383 8811 	msr	BASEPRI, r3
 800157a:	bd08      	pop	{r3, pc}
 800157c:	e000ed04 	.word	0xe000ed04

08001580 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8001580:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001584:	4b05      	ldr	r3, [pc, #20]	; (800159c <vPortSetupTimerInterrupt+0x1c>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	fbb3 f3f2 	udiv	r3, r3, r2
 800158c:	4a04      	ldr	r2, [pc, #16]	; (80015a0 <vPortSetupTimerInterrupt+0x20>)
 800158e:	3b01      	subs	r3, #1
 8001590:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8001592:	2207      	movs	r2, #7
 8001594:	4b03      	ldr	r3, [pc, #12]	; (80015a4 <vPortSetupTimerInterrupt+0x24>)
 8001596:	601a      	str	r2, [r3, #0]
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	20000010 	.word	0x20000010
 80015a0:	e000e014 	.word	0xe000e014
 80015a4:	e000e010 	.word	0xe000e010

080015a8 <xPortStartScheduler>:
{
 80015a8:	b513      	push	{r0, r1, r4, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80015aa:	4b1f      	ldr	r3, [pc, #124]	; (8001628 <xPortStartScheduler+0x80>)
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80015ac:	2100      	movs	r1, #0
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80015ae:	781a      	ldrb	r2, [r3, #0]
 80015b0:	b2d2      	uxtb	r2, r2
 80015b2:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80015b4:	22ff      	movs	r2, #255	; 0xff
 80015b6:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80015b8:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80015ba:	4a1c      	ldr	r2, [pc, #112]	; (800162c <xPortStartScheduler+0x84>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80015bc:	b2db      	uxtb	r3, r3
 80015be:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80015c2:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80015c6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80015ca:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80015cc:	2207      	movs	r2, #7
 80015ce:	4b18      	ldr	r3, [pc, #96]	; (8001630 <xPortStartScheduler+0x88>)
 80015d0:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80015d2:	f89d 0003 	ldrb.w	r0, [sp, #3]
 80015d6:	1e54      	subs	r4, r2, #1
 80015d8:	0600      	lsls	r0, r0, #24
 80015da:	d41c      	bmi.n	8001616 <xPortStartScheduler+0x6e>
 80015dc:	b101      	cbz	r1, 80015e0 <xPortStartScheduler+0x38>
 80015de:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80015e0:	681a      	ldr	r2, [r3, #0]
 80015e2:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80015e4:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 80015e8:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80015ea:	9b01      	ldr	r3, [sp, #4]
 80015ec:	4a0e      	ldr	r2, [pc, #56]	; (8001628 <xPortStartScheduler+0x80>)
 80015ee:	b2db      	uxtb	r3, r3
 80015f0:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80015f2:	4b10      	ldr	r3, [pc, #64]	; (8001634 <xPortStartScheduler+0x8c>)
 80015f4:	681a      	ldr	r2, [r3, #0]
 80015f6:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80015fa:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80015fc:	681a      	ldr	r2, [r3, #0]
 80015fe:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8001602:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8001604:	f7ff ffbc 	bl	8001580 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8001608:	2200      	movs	r2, #0
 800160a:	4b0b      	ldr	r3, [pc, #44]	; (8001638 <xPortStartScheduler+0x90>)
 800160c:	601a      	str	r2, [r3, #0]
	prvPortStartFirstTask();
 800160e:	f7ff ff15 	bl	800143c <prvPortStartFirstTask>
	prvTaskExitError();
 8001612:	f7ff fefb 	bl	800140c <prvTaskExitError>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8001616:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800161a:	2101      	movs	r1, #1
 800161c:	0052      	lsls	r2, r2, #1
 800161e:	b2d2      	uxtb	r2, r2
 8001620:	f88d 2003 	strb.w	r2, [sp, #3]
 8001624:	4622      	mov	r2, r4
 8001626:	e7d4      	b.n	80015d2 <xPortStartScheduler+0x2a>
 8001628:	e000e400 	.word	0xe000e400
 800162c:	20000210 	.word	0x20000210
 8001630:	20000214 	.word	0x20000214
 8001634:	e000ed20 	.word	0xe000ed20
 8001638:	2000000c 	.word	0x2000000c

0800163c <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800163c:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800163e:	4b0f      	ldr	r3, [pc, #60]	; (800167c <prvInsertBlockIntoFreeList+0x40>)
 8001640:	681a      	ldr	r2, [r3, #0]
 8001642:	4282      	cmp	r2, r0
 8001644:	d318      	bcc.n	8001678 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001646:	685c      	ldr	r4, [r3, #4]
 8001648:	1919      	adds	r1, r3, r4
 800164a:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800164c:	bf01      	itttt	eq
 800164e:	6841      	ldreq	r1, [r0, #4]
 8001650:	4618      	moveq	r0, r3
 8001652:	1909      	addeq	r1, r1, r4
 8001654:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8001656:	6844      	ldr	r4, [r0, #4]
 8001658:	1901      	adds	r1, r0, r4
 800165a:	428a      	cmp	r2, r1
 800165c:	d107      	bne.n	800166e <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800165e:	4908      	ldr	r1, [pc, #32]	; (8001680 <prvInsertBlockIntoFreeList+0x44>)
 8001660:	6809      	ldr	r1, [r1, #0]
 8001662:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001664:	bf1f      	itttt	ne
 8001666:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8001668:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800166a:	1909      	addne	r1, r1, r4
 800166c:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800166e:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001670:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001672:	bf18      	it	ne
 8001674:	6018      	strne	r0, [r3, #0]
 8001676:	bd10      	pop	{r4, pc}
 8001678:	4613      	mov	r3, r2
 800167a:	e7e1      	b.n	8001640 <prvInsertBlockIntoFreeList+0x4>
 800167c:	20001228 	.word	0x20001228
 8001680:	20000218 	.word	0x20000218

08001684 <pvPortMalloc>:
{
 8001684:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001688:	4604      	mov	r4, r0
	vTaskSuspendAll();
 800168a:	f000 fc9f 	bl	8001fcc <vTaskSuspendAll>
		if( pxEnd == NULL )
 800168e:	493e      	ldr	r1, [pc, #248]	; (8001788 <pvPortMalloc+0x104>)
 8001690:	4d3e      	ldr	r5, [pc, #248]	; (800178c <pvPortMalloc+0x108>)
 8001692:	680b      	ldr	r3, [r1, #0]
 8001694:	bb0b      	cbnz	r3, 80016da <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 8001696:	4a3e      	ldr	r2, [pc, #248]	; (8001790 <pvPortMalloc+0x10c>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8001698:	0756      	lsls	r6, r2, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800169a:	bf1d      	ittte	ne
 800169c:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800169e:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80016a2:	f502 5380 	addne.w	r3, r2, #4096	; 0x1000
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80016a6:	f44f 5380 	moveq.w	r3, #4096	; 0x1000
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80016aa:	bf1c      	itt	ne
 80016ac:	4602      	movne	r2, r0
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80016ae:	1a1b      	subne	r3, r3, r0
	xStart.xBlockSize = ( size_t ) 0;
 80016b0:	2000      	movs	r0, #0
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80016b2:	4413      	add	r3, r2
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80016b4:	4e37      	ldr	r6, [pc, #220]	; (8001794 <pvPortMalloc+0x110>)
	uxAddress -= xHeapStructSize;
 80016b6:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80016b8:	f023 0307 	bic.w	r3, r3, #7
	xStart.xBlockSize = ( size_t ) 0;
 80016bc:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80016be:	6032      	str	r2, [r6, #0]
	pxEnd->xBlockSize = 0;
 80016c0:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80016c2:	6018      	str	r0, [r3, #0]
	pxEnd = ( void * ) uxAddress;
 80016c4:	600b      	str	r3, [r1, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80016c6:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80016c8:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80016ca:	4b33      	ldr	r3, [pc, #204]	; (8001798 <pvPortMalloc+0x114>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80016cc:	6050      	str	r0, [r2, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80016ce:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80016d0:	4b32      	ldr	r3, [pc, #200]	; (800179c <pvPortMalloc+0x118>)
 80016d2:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80016d4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80016d8:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80016da:	682f      	ldr	r7, [r5, #0]
 80016dc:	4227      	tst	r7, r4
 80016de:	d116      	bne.n	800170e <pvPortMalloc+0x8a>
			if( xWantedSize > 0 )
 80016e0:	2c00      	cmp	r4, #0
 80016e2:	d040      	beq.n	8001766 <pvPortMalloc+0xe2>
				xWantedSize += xHeapStructSize;
 80016e4:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80016e8:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80016ea:	bf1c      	itt	ne
 80016ec:	f023 0307 	bicne.w	r3, r3, #7
 80016f0:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80016f2:	b163      	cbz	r3, 800170e <pvPortMalloc+0x8a>
 80016f4:	4a29      	ldr	r2, [pc, #164]	; (800179c <pvPortMalloc+0x118>)
 80016f6:	6816      	ldr	r6, [r2, #0]
 80016f8:	4690      	mov	r8, r2
 80016fa:	42b3      	cmp	r3, r6
 80016fc:	d807      	bhi.n	800170e <pvPortMalloc+0x8a>
				pxBlock = xStart.pxNextFreeBlock;
 80016fe:	4a25      	ldr	r2, [pc, #148]	; (8001794 <pvPortMalloc+0x110>)
 8001700:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001702:	6868      	ldr	r0, [r5, #4]
 8001704:	4283      	cmp	r3, r0
 8001706:	d804      	bhi.n	8001712 <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 8001708:	6809      	ldr	r1, [r1, #0]
 800170a:	428d      	cmp	r5, r1
 800170c:	d107      	bne.n	800171e <pvPortMalloc+0x9a>
void *pvReturn = NULL;
 800170e:	2400      	movs	r4, #0
 8001710:	e029      	b.n	8001766 <pvPortMalloc+0xe2>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001712:	682c      	ldr	r4, [r5, #0]
 8001714:	2c00      	cmp	r4, #0
 8001716:	d0f7      	beq.n	8001708 <pvPortMalloc+0x84>
 8001718:	462a      	mov	r2, r5
 800171a:	4625      	mov	r5, r4
 800171c:	e7f1      	b.n	8001702 <pvPortMalloc+0x7e>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800171e:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001720:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001722:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001724:	1ac2      	subs	r2, r0, r3
 8001726:	2a10      	cmp	r2, #16
 8001728:	d90f      	bls.n	800174a <pvPortMalloc+0xc6>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800172a:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800172c:	0741      	lsls	r1, r0, #29
 800172e:	d008      	beq.n	8001742 <pvPortMalloc+0xbe>
	__asm volatile
 8001730:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001734:	f383 8811 	msr	BASEPRI, r3
 8001738:	f3bf 8f6f 	isb	sy
 800173c:	f3bf 8f4f 	dsb	sy
 8001740:	e7fe      	b.n	8001740 <pvPortMalloc+0xbc>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001742:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8001744:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8001746:	f7ff ff79 	bl	800163c <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800174a:	686b      	ldr	r3, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800174c:	4912      	ldr	r1, [pc, #72]	; (8001798 <pvPortMalloc+0x114>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800174e:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001750:	431f      	orrs	r7, r3
					pxBlock->pxNextFreeBlock = NULL;
 8001752:	2300      	movs	r3, #0
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001754:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001756:	f8c8 6000 	str.w	r6, [r8]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800175a:	4286      	cmp	r6, r0
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800175c:	bf38      	it	cc
 800175e:	600e      	strcc	r6, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001760:	3408      	adds	r4, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001762:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8001764:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 8001766:	f000 fccb 	bl	8002100 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800176a:	0763      	lsls	r3, r4, #29
 800176c:	d008      	beq.n	8001780 <pvPortMalloc+0xfc>
 800176e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001772:	f383 8811 	msr	BASEPRI, r3
 8001776:	f3bf 8f6f 	isb	sy
 800177a:	f3bf 8f4f 	dsb	sy
 800177e:	e7fe      	b.n	800177e <pvPortMalloc+0xfa>
}
 8001780:	4620      	mov	r0, r4
 8001782:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001786:	bf00      	nop
 8001788:	20000218 	.word	0x20000218
 800178c:	2000121c 	.word	0x2000121c
 8001790:	2000021c 	.word	0x2000021c
 8001794:	20001228 	.word	0x20001228
 8001798:	20001224 	.word	0x20001224
 800179c:	20001220 	.word	0x20001220

080017a0 <vPortFree>:
{
 80017a0:	b510      	push	{r4, lr}
	if( pv != NULL )
 80017a2:	4604      	mov	r4, r0
 80017a4:	b370      	cbz	r0, 8001804 <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80017a6:	4a18      	ldr	r2, [pc, #96]	; (8001808 <vPortFree+0x68>)
 80017a8:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80017ac:	6812      	ldr	r2, [r2, #0]
 80017ae:	4213      	tst	r3, r2
 80017b0:	d108      	bne.n	80017c4 <vPortFree+0x24>
 80017b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80017b6:	f383 8811 	msr	BASEPRI, r3
 80017ba:	f3bf 8f6f 	isb	sy
 80017be:	f3bf 8f4f 	dsb	sy
 80017c2:	e7fe      	b.n	80017c2 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80017c4:	f850 1c08 	ldr.w	r1, [r0, #-8]
 80017c8:	b141      	cbz	r1, 80017dc <vPortFree+0x3c>
 80017ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80017ce:	f383 8811 	msr	BASEPRI, r3
 80017d2:	f3bf 8f6f 	isb	sy
 80017d6:	f3bf 8f4f 	dsb	sy
 80017da:	e7fe      	b.n	80017da <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80017dc:	ea23 0302 	bic.w	r3, r3, r2
 80017e0:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 80017e4:	f000 fbf2 	bl	8001fcc <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 80017e8:	4a08      	ldr	r2, [pc, #32]	; (800180c <vPortFree+0x6c>)
 80017ea:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80017ee:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80017f0:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 80017f4:	440b      	add	r3, r1
 80017f6:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80017f8:	f7ff ff20 	bl	800163c <prvInsertBlockIntoFreeList>
}
 80017fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 8001800:	f000 bc7e 	b.w	8002100 <xTaskResumeAll>
 8001804:	bd10      	pop	{r4, pc}
 8001806:	bf00      	nop
 8001808:	2000121c 	.word	0x2000121c
 800180c:	20001220 	.word	0x20001220

08001810 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8001810:	b570      	push	{r4, r5, r6, lr}
 8001812:	4615      	mov	r5, r2

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001814:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
 8001816:	4604      	mov	r4, r0
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001818:	6b86      	ldr	r6, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800181a:	b942      	cbnz	r2, 800182e <prvCopyDataToQueue+0x1e>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800181c:	6805      	ldr	r5, [r0, #0]
 800181e:	b99d      	cbnz	r5, 8001848 <prvCopyDataToQueue+0x38>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8001820:	6840      	ldr	r0, [r0, #4]
 8001822:	f000 fe81 	bl	8002528 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 8001826:	6065      	str	r5, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8001828:	3601      	adds	r6, #1
 800182a:	63a6      	str	r6, [r4, #56]	; 0x38

	return xReturn;
}
 800182c:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 800182e:	b96d      	cbnz	r5, 800184c <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8001830:	6880      	ldr	r0, [r0, #8]
 8001832:	f001 fd2d 	bl	8003290 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8001836:	68a3      	ldr	r3, [r4, #8]
 8001838:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800183a:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800183c:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800183e:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001840:	4293      	cmp	r3, r2
 8001842:	d301      	bcc.n	8001848 <prvCopyDataToQueue+0x38>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8001844:	6823      	ldr	r3, [r4, #0]
 8001846:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
 8001848:	2000      	movs	r0, #0
 800184a:	e7ed      	b.n	8001828 <prvCopyDataToQueue+0x18>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800184c:	68c0      	ldr	r0, [r0, #12]
 800184e:	f001 fd1f 	bl	8003290 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8001852:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001854:	68e2      	ldr	r2, [r4, #12]
 8001856:	425b      	negs	r3, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001858:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800185a:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800185c:	428a      	cmp	r2, r1
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800185e:	60e2      	str	r2, [r4, #12]
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8001860:	bf3e      	ittt	cc
 8001862:	6862      	ldrcc	r2, [r4, #4]
 8001864:	189b      	addcc	r3, r3, r2
 8001866:	60e3      	strcc	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8001868:	2d02      	cmp	r5, #2
 800186a:	d1ed      	bne.n	8001848 <prvCopyDataToQueue+0x38>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800186c:	b10e      	cbz	r6, 8001872 <prvCopyDataToQueue+0x62>
				--uxMessagesWaiting;
 800186e:	3e01      	subs	r6, #1
 8001870:	e7ea      	b.n	8001848 <prvCopyDataToQueue+0x38>
BaseType_t xReturn = pdFALSE;
 8001872:	4630      	mov	r0, r6
 8001874:	e7d8      	b.n	8001828 <prvCopyDataToQueue+0x18>

08001876 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8001876:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001878:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
 800187a:	b410      	push	{r4}
 800187c:	4608      	mov	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800187e:	b162      	cbz	r2, 800189a <prvCopyDataFromQueue+0x24>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8001880:	68d9      	ldr	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001882:	685c      	ldr	r4, [r3, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8001884:	4411      	add	r1, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001886:	42a1      	cmp	r1, r4
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8001888:	60d9      	str	r1, [r3, #12]
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800188a:	bf28      	it	cs
 800188c:	6819      	ldrcs	r1, [r3, #0]
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
	}
}
 800188e:	bc10      	pop	{r4}
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8001890:	bf28      	it	cs
 8001892:	60d9      	strcs	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8001894:	68d9      	ldr	r1, [r3, #12]
 8001896:	f001 bcfb 	b.w	8003290 <memcpy>
}
 800189a:	bc10      	pop	{r4}
 800189c:	4770      	bx	lr

0800189e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800189e:	b570      	push	{r4, r5, r6, lr}
 80018a0:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80018a2:	f7ff fdff 	bl	80014a4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80018a6:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80018aa:	f104 0624 	add.w	r6, r4, #36	; 0x24
		int8_t cTxLock = pxQueue->cTxLock;
 80018ae:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80018b0:	2d00      	cmp	r5, #0
 80018b2:	dc14      	bgt.n	80018de <prvUnlockQueue+0x40>
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80018b4:	23ff      	movs	r3, #255	; 0xff
 80018b6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80018ba:	f7ff fe15 	bl	80014e8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80018be:	f7ff fdf1 	bl	80014a4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80018c2:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44

		while( cRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80018c6:	f104 0610 	add.w	r6, r4, #16
		int8_t cRxLock = pxQueue->cRxLock;
 80018ca:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80018cc:	2d00      	cmp	r5, #0
 80018ce:	dc12      	bgt.n	80018f6 <prvUnlockQueue+0x58>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80018d0:	23ff      	movs	r3, #255	; 0xff
 80018d2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
}
 80018d6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 80018da:	f7ff be05 	b.w	80014e8 <vPortExitCritical>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80018de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d0e7      	beq.n	80018b4 <prvUnlockQueue+0x16>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80018e4:	4630      	mov	r0, r6
 80018e6:	f000 fd35 	bl	8002354 <xTaskRemoveFromEventList>
 80018ea:	b108      	cbz	r0, 80018f0 <prvUnlockQueue+0x52>
						vTaskMissedYield();
 80018ec:	f000 fdbe 	bl	800246c <vTaskMissedYield>
 80018f0:	3d01      	subs	r5, #1
 80018f2:	b26d      	sxtb	r5, r5
 80018f4:	e7dc      	b.n	80018b0 <prvUnlockQueue+0x12>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80018f6:	6923      	ldr	r3, [r4, #16]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d0e9      	beq.n	80018d0 <prvUnlockQueue+0x32>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80018fc:	4630      	mov	r0, r6
 80018fe:	f000 fd29 	bl	8002354 <xTaskRemoveFromEventList>
 8001902:	b108      	cbz	r0, 8001908 <prvUnlockQueue+0x6a>
					vTaskMissedYield();
 8001904:	f000 fdb2 	bl	800246c <vTaskMissedYield>
 8001908:	3d01      	subs	r5, #1
 800190a:	b26d      	sxtb	r5, r5
 800190c:	e7de      	b.n	80018cc <prvUnlockQueue+0x2e>
	...

08001910 <xQueueGenericReset>:
{
 8001910:	b538      	push	{r3, r4, r5, lr}
 8001912:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 8001914:	4604      	mov	r4, r0
 8001916:	b940      	cbnz	r0, 800192a <xQueueGenericReset+0x1a>
 8001918:	f04f 0350 	mov.w	r3, #80	; 0x50
 800191c:	f383 8811 	msr	BASEPRI, r3
 8001920:	f3bf 8f6f 	isb	sy
 8001924:	f3bf 8f4f 	dsb	sy
 8001928:	e7fe      	b.n	8001928 <xQueueGenericReset+0x18>
	taskENTER_CRITICAL();
 800192a:	f7ff fdbb 	bl	80014a4 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800192e:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8001930:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001932:	6822      	ldr	r2, [r4, #0]
 8001934:	4343      	muls	r3, r0
 8001936:	18d1      	adds	r1, r2, r3
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8001938:	1a1b      	subs	r3, r3, r0
 800193a:	4413      	add	r3, r2
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800193c:	6061      	str	r1, [r4, #4]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800193e:	60e3      	str	r3, [r4, #12]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001940:	2100      	movs	r1, #0
		pxQueue->cRxLock = queueUNLOCKED;
 8001942:	23ff      	movs	r3, #255	; 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001944:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001946:	60a2      	str	r2, [r4, #8]
		pxQueue->cRxLock = queueUNLOCKED;
 8001948:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800194c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 8001950:	b995      	cbnz	r5, 8001978 <xQueueGenericReset+0x68>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001952:	6923      	ldr	r3, [r4, #16]
 8001954:	b163      	cbz	r3, 8001970 <xQueueGenericReset+0x60>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001956:	f104 0010 	add.w	r0, r4, #16
 800195a:	f000 fcfb 	bl	8002354 <xTaskRemoveFromEventList>
 800195e:	b138      	cbz	r0, 8001970 <xQueueGenericReset+0x60>
					queueYIELD_IF_USING_PREEMPTION();
 8001960:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001964:	4b09      	ldr	r3, [pc, #36]	; (800198c <xQueueGenericReset+0x7c>)
 8001966:	601a      	str	r2, [r3, #0]
 8001968:	f3bf 8f4f 	dsb	sy
 800196c:	f3bf 8f6f 	isb	sy
	taskEXIT_CRITICAL();
 8001970:	f7ff fdba 	bl	80014e8 <vPortExitCritical>
}
 8001974:	2001      	movs	r0, #1
 8001976:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001978:	f104 0010 	add.w	r0, r4, #16
 800197c:	f7ff fd04 	bl	8001388 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001980:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8001984:	f7ff fd00 	bl	8001388 <vListInitialise>
 8001988:	e7f2      	b.n	8001970 <xQueueGenericReset+0x60>
 800198a:	bf00      	nop
 800198c:	e000ed04 	.word	0xe000ed04

08001990 <xQueueGenericCreate>:
	{
 8001990:	b570      	push	{r4, r5, r6, lr}
 8001992:	460d      	mov	r5, r1
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001994:	4606      	mov	r6, r0
 8001996:	b940      	cbnz	r0, 80019aa <xQueueGenericCreate+0x1a>
 8001998:	f04f 0350 	mov.w	r3, #80	; 0x50
 800199c:	f383 8811 	msr	BASEPRI, r3
 80019a0:	f3bf 8f6f 	isb	sy
 80019a4:	f3bf 8f4f 	dsb	sy
 80019a8:	e7fe      	b.n	80019a8 <xQueueGenericCreate+0x18>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80019aa:	4348      	muls	r0, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80019ac:	3048      	adds	r0, #72	; 0x48
 80019ae:	f7ff fe69 	bl	8001684 <pvPortMalloc>
		if( pxNewQueue != NULL )
 80019b2:	4604      	mov	r4, r0
 80019b4:	b138      	cbz	r0, 80019c6 <xQueueGenericCreate+0x36>
	if( uxItemSize == ( UBaseType_t ) 0 )
 80019b6:	b945      	cbnz	r5, 80019ca <xQueueGenericCreate+0x3a>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80019b8:	6020      	str	r0, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 80019ba:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80019bc:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80019be:	2101      	movs	r1, #1
 80019c0:	4620      	mov	r0, r4
 80019c2:	f7ff ffa5 	bl	8001910 <xQueueGenericReset>
	}
 80019c6:	4620      	mov	r0, r4
 80019c8:	bd70      	pop	{r4, r5, r6, pc}
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 80019ca:	f100 0348 	add.w	r3, r0, #72	; 0x48
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80019ce:	6003      	str	r3, [r0, #0]
 80019d0:	e7f3      	b.n	80019ba <xQueueGenericCreate+0x2a>
	...

080019d4 <xQueueGenericSend>:
{
 80019d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80019d8:	4689      	mov	r9, r1
 80019da:	9201      	str	r2, [sp, #4]
 80019dc:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 80019de:	4604      	mov	r4, r0
 80019e0:	b940      	cbnz	r0, 80019f4 <xQueueGenericSend+0x20>
 80019e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019e6:	f383 8811 	msr	BASEPRI, r3
 80019ea:	f3bf 8f6f 	isb	sy
 80019ee:	f3bf 8f4f 	dsb	sy
 80019f2:	e7fe      	b.n	80019f2 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80019f4:	2900      	cmp	r1, #0
 80019f6:	f040 8088 	bne.w	8001b0a <xQueueGenericSend+0x136>
 80019fa:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	f000 8084 	beq.w	8001b0a <xQueueGenericSend+0x136>
 8001a02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a06:	f383 8811 	msr	BASEPRI, r3
 8001a0a:	f3bf 8f6f 	isb	sy
 8001a0e:	f3bf 8f4f 	dsb	sy
 8001a12:	e7fe      	b.n	8001a12 <xQueueGenericSend+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001a14:	9e01      	ldr	r6, [sp, #4]
 8001a16:	2e00      	cmp	r6, #0
 8001a18:	f000 8082 	beq.w	8001b20 <xQueueGenericSend+0x14c>
 8001a1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a20:	f383 8811 	msr	BASEPRI, r3
 8001a24:	f3bf 8f6f 	isb	sy
 8001a28:	f3bf 8f4f 	dsb	sy
 8001a2c:	e7fe      	b.n	8001a2c <xQueueGenericSend+0x58>
				if( xTicksToWait == ( TickType_t ) 0 )
 8001a2e:	9d01      	ldr	r5, [sp, #4]
 8001a30:	b91d      	cbnz	r5, 8001a3a <xQueueGenericSend+0x66>
					taskEXIT_CRITICAL();
 8001a32:	f7ff fd59 	bl	80014e8 <vPortExitCritical>
			return errQUEUE_FULL;
 8001a36:	2000      	movs	r0, #0
 8001a38:	e058      	b.n	8001aec <xQueueGenericSend+0x118>
				else if( xEntryTimeSet == pdFALSE )
 8001a3a:	b916      	cbnz	r6, 8001a42 <xQueueGenericSend+0x6e>
					vTaskSetTimeOutState( &xTimeOut );
 8001a3c:	a802      	add	r0, sp, #8
 8001a3e:	f000 fccb 	bl	80023d8 <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 8001a42:	f7ff fd51 	bl	80014e8 <vPortExitCritical>
		vTaskSuspendAll();
 8001a46:	f000 fac1 	bl	8001fcc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001a4a:	f7ff fd2b 	bl	80014a4 <vPortEnterCritical>
 8001a4e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8001a52:	2bff      	cmp	r3, #255	; 0xff
 8001a54:	bf08      	it	eq
 8001a56:	f884 8044 	strbeq.w	r8, [r4, #68]	; 0x44
 8001a5a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8001a5e:	2bff      	cmp	r3, #255	; 0xff
 8001a60:	bf08      	it	eq
 8001a62:	f884 8045 	strbeq.w	r8, [r4, #69]	; 0x45
 8001a66:	f7ff fd3f 	bl	80014e8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001a6a:	a901      	add	r1, sp, #4
 8001a6c:	a802      	add	r0, sp, #8
 8001a6e:	f000 fcc3 	bl	80023f8 <xTaskCheckForTimeOut>
 8001a72:	2800      	cmp	r0, #0
 8001a74:	d143      	bne.n	8001afe <xQueueGenericSend+0x12a>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8001a76:	f7ff fd15 	bl	80014a4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8001a7a:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8001a7c:	6be5      	ldr	r5, [r4, #60]	; 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8001a7e:	f7ff fd33 	bl	80014e8 <vPortExitCritical>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001a82:	42ae      	cmp	r6, r5
 8001a84:	d135      	bne.n	8001af2 <xQueueGenericSend+0x11e>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001a86:	9901      	ldr	r1, [sp, #4]
 8001a88:	f104 0010 	add.w	r0, r4, #16
 8001a8c:	f000 fc48 	bl	8002320 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8001a90:	4620      	mov	r0, r4
 8001a92:	f7ff ff04 	bl	800189e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8001a96:	f000 fb33 	bl	8002100 <xTaskResumeAll>
 8001a9a:	b938      	cbnz	r0, 8001aac <xQueueGenericSend+0xd8>
					portYIELD_WITHIN_API();
 8001a9c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001aa0:	f8ca 3000 	str.w	r3, [sl]
 8001aa4:	f3bf 8f4f 	dsb	sy
 8001aa8:	f3bf 8f6f 	isb	sy
 8001aac:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8001aae:	f7ff fcf9 	bl	80014a4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001ab2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001ab4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001ab6:	429a      	cmp	r2, r3
 8001ab8:	d301      	bcc.n	8001abe <xQueueGenericSend+0xea>
 8001aba:	2f02      	cmp	r7, #2
 8001abc:	d1b7      	bne.n	8001a2e <xQueueGenericSend+0x5a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001abe:	463a      	mov	r2, r7
 8001ac0:	4649      	mov	r1, r9
 8001ac2:	4620      	mov	r0, r4
 8001ac4:	f7ff fea4 	bl	8001810 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001ac8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001aca:	b11b      	cbz	r3, 8001ad4 <xQueueGenericSend+0x100>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001acc:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8001ad0:	f000 fc40 	bl	8002354 <xTaskRemoveFromEventList>
					else if( xYieldRequired != pdFALSE )
 8001ad4:	b138      	cbz	r0, 8001ae6 <xQueueGenericSend+0x112>
						queueYIELD_IF_USING_PREEMPTION();
 8001ad6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001ada:	4b18      	ldr	r3, [pc, #96]	; (8001b3c <xQueueGenericSend+0x168>)
 8001adc:	601a      	str	r2, [r3, #0]
 8001ade:	f3bf 8f4f 	dsb	sy
 8001ae2:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8001ae6:	f7ff fcff 	bl	80014e8 <vPortExitCritical>
				return pdPASS;
 8001aea:	2001      	movs	r0, #1
}
 8001aec:	b004      	add	sp, #16
 8001aee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				prvUnlockQueue( pxQueue );
 8001af2:	4620      	mov	r0, r4
 8001af4:	f7ff fed3 	bl	800189e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001af8:	f000 fb02 	bl	8002100 <xTaskResumeAll>
 8001afc:	e7d6      	b.n	8001aac <xQueueGenericSend+0xd8>
			prvUnlockQueue( pxQueue );
 8001afe:	4620      	mov	r0, r4
 8001b00:	f7ff fecd 	bl	800189e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001b04:	f000 fafc 	bl	8002100 <xTaskResumeAll>
 8001b08:	e795      	b.n	8001a36 <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001b0a:	2f02      	cmp	r7, #2
 8001b0c:	d102      	bne.n	8001b14 <xQueueGenericSend+0x140>
 8001b0e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001b10:	2b01      	cmp	r3, #1
 8001b12:	d10a      	bne.n	8001b2a <xQueueGenericSend+0x156>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001b14:	f000 fcb0 	bl	8002478 <xTaskGetSchedulerState>
 8001b18:	2800      	cmp	r0, #0
 8001b1a:	f43f af7b 	beq.w	8001a14 <xQueueGenericSend+0x40>
 8001b1e:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 8001b20:	f04f 0800 	mov.w	r8, #0
					portYIELD_WITHIN_API();
 8001b24:	f8df a014 	ldr.w	sl, [pc, #20]	; 8001b3c <xQueueGenericSend+0x168>
 8001b28:	e7c1      	b.n	8001aae <xQueueGenericSend+0xda>
 8001b2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b2e:	f383 8811 	msr	BASEPRI, r3
 8001b32:	f3bf 8f6f 	isb	sy
 8001b36:	f3bf 8f4f 	dsb	sy
 8001b3a:	e7fe      	b.n	8001b3a <xQueueGenericSend+0x166>
 8001b3c:	e000ed04 	.word	0xe000ed04

08001b40 <xQueueGenericReceive>:
{
 8001b40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001b44:	4688      	mov	r8, r1
 8001b46:	9201      	str	r2, [sp, #4]
 8001b48:	4699      	mov	r9, r3
	configASSERT( pxQueue );
 8001b4a:	4604      	mov	r4, r0
 8001b4c:	b940      	cbnz	r0, 8001b60 <xQueueGenericReceive+0x20>
 8001b4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b52:	f383 8811 	msr	BASEPRI, r3
 8001b56:	f3bf 8f6f 	isb	sy
 8001b5a:	f3bf 8f4f 	dsb	sy
 8001b5e:	e7fe      	b.n	8001b5e <xQueueGenericReceive+0x1e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001b60:	2900      	cmp	r1, #0
 8001b62:	f040 80a5 	bne.w	8001cb0 <xQueueGenericReceive+0x170>
 8001b66:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	f000 80a1 	beq.w	8001cb0 <xQueueGenericReceive+0x170>
 8001b6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b72:	f383 8811 	msr	BASEPRI, r3
 8001b76:	f3bf 8f6f 	isb	sy
 8001b7a:	f3bf 8f4f 	dsb	sy
 8001b7e:	e7fe      	b.n	8001b7e <xQueueGenericReceive+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001b80:	9e01      	ldr	r6, [sp, #4]
 8001b82:	2e00      	cmp	r6, #0
 8001b84:	f000 809a 	beq.w	8001cbc <xQueueGenericReceive+0x17c>
 8001b88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b8c:	f383 8811 	msr	BASEPRI, r3
 8001b90:	f3bf 8f6f 	isb	sy
 8001b94:	f3bf 8f4f 	dsb	sy
 8001b98:	e7fe      	b.n	8001b98 <xQueueGenericReceive+0x58>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001b9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 8001b9c:	60e6      	str	r6, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d06d      	beq.n	8001c7e <xQueueGenericReceive+0x13e>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001ba2:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8001ba6:	e05f      	b.n	8001c68 <xQueueGenericReceive+0x128>
				if( xTicksToWait == ( TickType_t ) 0 )
 8001ba8:	9d01      	ldr	r5, [sp, #4]
 8001baa:	b91d      	cbnz	r5, 8001bb4 <xQueueGenericReceive+0x74>
					taskEXIT_CRITICAL();
 8001bac:	f7ff fc9c 	bl	80014e8 <vPortExitCritical>
				return errQUEUE_EMPTY;
 8001bb0:	4628      	mov	r0, r5
 8001bb2:	e067      	b.n	8001c84 <xQueueGenericReceive+0x144>
				else if( xEntryTimeSet == pdFALSE )
 8001bb4:	b916      	cbnz	r6, 8001bbc <xQueueGenericReceive+0x7c>
					vTaskSetTimeOutState( &xTimeOut );
 8001bb6:	a802      	add	r0, sp, #8
 8001bb8:	f000 fc0e 	bl	80023d8 <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 8001bbc:	f7ff fc94 	bl	80014e8 <vPortExitCritical>
		vTaskSuspendAll();
 8001bc0:	f000 fa04 	bl	8001fcc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001bc4:	f7ff fc6e 	bl	80014a4 <vPortEnterCritical>
 8001bc8:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8001bcc:	2bff      	cmp	r3, #255	; 0xff
 8001bce:	bf08      	it	eq
 8001bd0:	f884 7044 	strbeq.w	r7, [r4, #68]	; 0x44
 8001bd4:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8001bd8:	2bff      	cmp	r3, #255	; 0xff
 8001bda:	bf08      	it	eq
 8001bdc:	f884 7045 	strbeq.w	r7, [r4, #69]	; 0x45
 8001be0:	f7ff fc82 	bl	80014e8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001be4:	a901      	add	r1, sp, #4
 8001be6:	a802      	add	r0, sp, #8
 8001be8:	f000 fc06 	bl	80023f8 <xTaskCheckForTimeOut>
 8001bec:	2800      	cmp	r0, #0
 8001bee:	d152      	bne.n	8001c96 <xQueueGenericReceive+0x156>
	taskENTER_CRITICAL();
 8001bf0:	f7ff fc58 	bl	80014a4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8001bf4:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
 8001bf6:	f7ff fc77 	bl	80014e8 <vPortExitCritical>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001bfa:	2d00      	cmp	r5, #0
 8001bfc:	d145      	bne.n	8001c8a <xQueueGenericReceive+0x14a>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001bfe:	6823      	ldr	r3, [r4, #0]
 8001c00:	b933      	cbnz	r3, 8001c10 <xQueueGenericReceive+0xd0>
						taskENTER_CRITICAL();
 8001c02:	f7ff fc4f 	bl	80014a4 <vPortEnterCritical>
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8001c06:	6860      	ldr	r0, [r4, #4]
 8001c08:	f000 fc46 	bl	8002498 <vTaskPriorityInherit>
						taskEXIT_CRITICAL();
 8001c0c:	f7ff fc6c 	bl	80014e8 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001c10:	9901      	ldr	r1, [sp, #4]
 8001c12:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8001c16:	f000 fb83 	bl	8002320 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8001c1a:	4620      	mov	r0, r4
 8001c1c:	f7ff fe3f 	bl	800189e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8001c20:	f000 fa6e 	bl	8002100 <xTaskResumeAll>
 8001c24:	b938      	cbnz	r0, 8001c36 <xQueueGenericReceive+0xf6>
					portYIELD_WITHIN_API();
 8001c26:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001c2a:	f8ca 3000 	str.w	r3, [sl]
 8001c2e:	f3bf 8f4f 	dsb	sy
 8001c32:	f3bf 8f6f 	isb	sy
 8001c36:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8001c38:	f7ff fc34 	bl	80014a4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001c3c:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001c3e:	2d00      	cmp	r5, #0
 8001c40:	d0b2      	beq.n	8001ba8 <xQueueGenericReceive+0x68>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001c42:	4641      	mov	r1, r8
 8001c44:	4620      	mov	r0, r4
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 8001c46:	68e6      	ldr	r6, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001c48:	f7ff fe15 	bl	8001876 <prvCopyDataFromQueue>
				if( xJustPeeking == pdFALSE )
 8001c4c:	f1b9 0f00 	cmp.w	r9, #0
 8001c50:	d1a3      	bne.n	8001b9a <xQueueGenericReceive+0x5a>
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001c52:	6823      	ldr	r3, [r4, #0]
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 8001c54:	3d01      	subs	r5, #1
 8001c56:	63a5      	str	r5, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001c58:	b913      	cbnz	r3, 8001c60 <xQueueGenericReceive+0x120>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8001c5a:	f000 fcb5 	bl	80025c8 <pvTaskIncrementMutexHeldCount>
 8001c5e:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001c60:	6923      	ldr	r3, [r4, #16]
 8001c62:	b163      	cbz	r3, 8001c7e <xQueueGenericReceive+0x13e>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001c64:	f104 0010 	add.w	r0, r4, #16
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001c68:	f000 fb74 	bl	8002354 <xTaskRemoveFromEventList>
 8001c6c:	b138      	cbz	r0, 8001c7e <xQueueGenericReceive+0x13e>
							queueYIELD_IF_USING_PREEMPTION();
 8001c6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001c72:	4b14      	ldr	r3, [pc, #80]	; (8001cc4 <xQueueGenericReceive+0x184>)
 8001c74:	601a      	str	r2, [r3, #0]
 8001c76:	f3bf 8f4f 	dsb	sy
 8001c7a:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8001c7e:	f7ff fc33 	bl	80014e8 <vPortExitCritical>
				return pdPASS;
 8001c82:	2001      	movs	r0, #1
}
 8001c84:	b004      	add	sp, #16
 8001c86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				prvUnlockQueue( pxQueue );
 8001c8a:	4620      	mov	r0, r4
 8001c8c:	f7ff fe07 	bl	800189e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001c90:	f000 fa36 	bl	8002100 <xTaskResumeAll>
 8001c94:	e7cf      	b.n	8001c36 <xQueueGenericReceive+0xf6>
			prvUnlockQueue( pxQueue );
 8001c96:	4620      	mov	r0, r4
 8001c98:	f7ff fe01 	bl	800189e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001c9c:	f000 fa30 	bl	8002100 <xTaskResumeAll>
	taskENTER_CRITICAL();
 8001ca0:	f7ff fc00 	bl	80014a4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8001ca4:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
 8001ca6:	f7ff fc1f 	bl	80014e8 <vPortExitCritical>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001caa:	2d00      	cmp	r5, #0
 8001cac:	d1c3      	bne.n	8001c36 <xQueueGenericReceive+0xf6>
 8001cae:	e77f      	b.n	8001bb0 <xQueueGenericReceive+0x70>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001cb0:	f000 fbe2 	bl	8002478 <xTaskGetSchedulerState>
 8001cb4:	2800      	cmp	r0, #0
 8001cb6:	f43f af63 	beq.w	8001b80 <xQueueGenericReceive+0x40>
 8001cba:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 8001cbc:	2700      	movs	r7, #0
					portYIELD_WITHIN_API();
 8001cbe:	f8df a004 	ldr.w	sl, [pc, #4]	; 8001cc4 <xQueueGenericReceive+0x184>
 8001cc2:	e7b9      	b.n	8001c38 <xQueueGenericReceive+0xf8>
 8001cc4:	e000ed04 	.word	0xe000ed04

08001cc8 <uxQueueMessagesWaiting>:
{
 8001cc8:	b510      	push	{r4, lr}
	configASSERT( xQueue );
 8001cca:	4604      	mov	r4, r0
 8001ccc:	b940      	cbnz	r0, 8001ce0 <uxQueueMessagesWaiting+0x18>
 8001cce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001cd2:	f383 8811 	msr	BASEPRI, r3
 8001cd6:	f3bf 8f6f 	isb	sy
 8001cda:	f3bf 8f4f 	dsb	sy
 8001cde:	e7fe      	b.n	8001cde <uxQueueMessagesWaiting+0x16>
	taskENTER_CRITICAL();
 8001ce0:	f7ff fbe0 	bl	80014a4 <vPortEnterCritical>
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8001ce4:	6ba4      	ldr	r4, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
 8001ce6:	f7ff fbff 	bl	80014e8 <vPortExitCritical>
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8001cea:	4620      	mov	r0, r4
 8001cec:	bd10      	pop	{r4, pc}
	...

08001cf0 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001cf0:	4a06      	ldr	r2, [pc, #24]	; (8001d0c <prvResetNextTaskUnblockTime+0x1c>)
 8001cf2:	6813      	ldr	r3, [r2, #0]
 8001cf4:	6819      	ldr	r1, [r3, #0]
 8001cf6:	4b06      	ldr	r3, [pc, #24]	; (8001d10 <prvResetNextTaskUnblockTime+0x20>)
 8001cf8:	b919      	cbnz	r1, 8001d02 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8001cfa:	f04f 32ff 	mov.w	r2, #4294967295
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8001cfe:	601a      	str	r2, [r3, #0]
 8001d00:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001d02:	6812      	ldr	r2, [r2, #0]
 8001d04:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8001d06:	68d2      	ldr	r2, [r2, #12]
 8001d08:	6852      	ldr	r2, [r2, #4]
 8001d0a:	e7f8      	b.n	8001cfe <prvResetNextTaskUnblockTime+0xe>
 8001d0c:	20001234 	.word	0x20001234
 8001d10:	2000130c 	.word	0x2000130c

08001d14 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8001d14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8001d16:	4b1b      	ldr	r3, [pc, #108]	; (8001d84 <prvAddCurrentTaskToDelayedList+0x70>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001d18:	4e1b      	ldr	r6, [pc, #108]	; (8001d88 <prvAddCurrentTaskToDelayedList+0x74>)
const TickType_t xConstTickCount = xTickCount;
 8001d1a:	681d      	ldr	r5, [r3, #0]
{
 8001d1c:	4604      	mov	r4, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001d1e:	6830      	ldr	r0, [r6, #0]
{
 8001d20:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001d22:	3004      	adds	r0, #4
 8001d24:	f7ff fb61 	bl	80013ea <uxListRemove>
 8001d28:	4633      	mov	r3, r6
 8001d2a:	b940      	cbnz	r0, 8001d3e <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8001d2c:	2001      	movs	r0, #1
 8001d2e:	6831      	ldr	r1, [r6, #0]
 8001d30:	4e16      	ldr	r6, [pc, #88]	; (8001d8c <prvAddCurrentTaskToDelayedList+0x78>)
 8001d32:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8001d34:	6832      	ldr	r2, [r6, #0]
 8001d36:	4088      	lsls	r0, r1
 8001d38:	ea22 0200 	bic.w	r2, r2, r0
 8001d3c:	6032      	str	r2, [r6, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8001d3e:	1c62      	adds	r2, r4, #1
 8001d40:	d107      	bne.n	8001d52 <prvAddCurrentTaskToDelayedList+0x3e>
 8001d42:	b137      	cbz	r7, 8001d52 <prvAddCurrentTaskToDelayedList+0x3e>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001d44:	6819      	ldr	r1, [r3, #0]
 8001d46:	4812      	ldr	r0, [pc, #72]	; (8001d90 <prvAddCurrentTaskToDelayedList+0x7c>)
 8001d48:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8001d4a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001d4e:	f7ff bb29 	b.w	80013a4 <vListInsertEnd>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8001d52:	442c      	add	r4, r5
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001d54:	681a      	ldr	r2, [r3, #0]
			if( xTimeToWake < xConstTickCount )
 8001d56:	42a5      	cmp	r5, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001d58:	6054      	str	r4, [r2, #4]
			if( xTimeToWake < xConstTickCount )
 8001d5a:	d907      	bls.n	8001d6c <prvAddCurrentTaskToDelayedList+0x58>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001d5c:	4a0d      	ldr	r2, [pc, #52]	; (8001d94 <prvAddCurrentTaskToDelayedList+0x80>)
 8001d5e:	6810      	ldr	r0, [r2, #0]
 8001d60:	6819      	ldr	r1, [r3, #0]
}
 8001d62:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001d66:	3104      	adds	r1, #4
 8001d68:	f7ff bb28 	b.w	80013bc <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001d6c:	4a0a      	ldr	r2, [pc, #40]	; (8001d98 <prvAddCurrentTaskToDelayedList+0x84>)
 8001d6e:	6810      	ldr	r0, [r2, #0]
 8001d70:	6819      	ldr	r1, [r3, #0]
 8001d72:	3104      	adds	r1, #4
 8001d74:	f7ff fb22 	bl	80013bc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8001d78:	4b08      	ldr	r3, [pc, #32]	; (8001d9c <prvAddCurrentTaskToDelayedList+0x88>)
 8001d7a:	681a      	ldr	r2, [r3, #0]
 8001d7c:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 8001d7e:	bf38      	it	cc
 8001d80:	601c      	strcc	r4, [r3, #0]
 8001d82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001d84:	20001354 	.word	0x20001354
 8001d88:	20001230 	.word	0x20001230
 8001d8c:	200012dc 	.word	0x200012dc
 8001d90:	2000132c 	.word	0x2000132c
 8001d94:	20001238 	.word	0x20001238
 8001d98:	20001234 	.word	0x20001234
 8001d9c:	2000130c 	.word	0x2000130c

08001da0 <prvTaskIsTaskSuspended.part.0>:
 8001da0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001da4:	f383 8811 	msr	BASEPRI, r3
 8001da8:	f3bf 8f6f 	isb	sy
 8001dac:	f3bf 8f4f 	dsb	sy
 8001db0:	e7fe      	b.n	8001db0 <prvTaskIsTaskSuspended.part.0+0x10>
	...

08001db4 <xTaskCreate>:
	{
 8001db4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001db8:	ea4f 0a82 	mov.w	sl, r2, lsl #2
	{
 8001dbc:	4680      	mov	r8, r0
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001dbe:	4650      	mov	r0, sl
	{
 8001dc0:	460f      	mov	r7, r1
 8001dc2:	4699      	mov	r9, r3
 8001dc4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001dc6:	f7ff fc5d 	bl	8001684 <pvPortMalloc>
			if( pxStack != NULL )
 8001dca:	4605      	mov	r5, r0
 8001dcc:	2800      	cmp	r0, #0
 8001dce:	f000 8096 	beq.w	8001efe <xTaskCreate+0x14a>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8001dd2:	2054      	movs	r0, #84	; 0x54
 8001dd4:	f7ff fc56 	bl	8001684 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8001dd8:	4604      	mov	r4, r0
 8001dda:	2800      	cmp	r0, #0
 8001ddc:	f000 808c 	beq.w	8001ef8 <xTaskCreate+0x144>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8001de0:	f1aa 0a04 	sub.w	sl, sl, #4
					pxNewTCB->pxStack = pxStack;
 8001de4:	6305      	str	r5, [r0, #48]	; 0x30
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8001de6:	4455      	add	r5, sl
 8001de8:	1e7b      	subs	r3, r7, #1
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8001dea:	f025 0a07 	bic.w	sl, r5, #7
 8001dee:	f100 0234 	add.w	r2, r0, #52	; 0x34
 8001df2:	370f      	adds	r7, #15
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001df4:	7859      	ldrb	r1, [r3, #1]
 8001df6:	f802 1b01 	strb.w	r1, [r2], #1
		if( pcName[ x ] == 0x00 )
 8001dfa:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8001dfe:	b109      	cbz	r1, 8001e04 <xTaskCreate+0x50>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001e00:	42bb      	cmp	r3, r7
 8001e02:	d1f7      	bne.n	8001df4 <xTaskCreate+0x40>
 8001e04:	9d0a      	ldr	r5, [sp, #40]	; 0x28
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001e06:	f04f 0b00 	mov.w	fp, #0
 8001e0a:	2d06      	cmp	r5, #6
 8001e0c:	bf28      	it	cs
 8001e0e:	2506      	movcs	r5, #6
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001e10:	1d27      	adds	r7, r4, #4
	pxNewTCB->uxPriority = uxPriority;
 8001e12:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8001e14:	6465      	str	r5, [r4, #68]	; 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001e16:	4638      	mov	r0, r7
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001e18:	f884 b043 	strb.w	fp, [r4, #67]	; 0x43
		pxNewTCB->uxMutexesHeld = 0;
 8001e1c:	f8c4 b048 	str.w	fp, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001e20:	f7ff fabd 	bl	800139e <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001e24:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001e28:	f104 0018 	add.w	r0, r4, #24
 8001e2c:	f7ff fab7 	bl	800139e <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 8001e30:	f8c4 b04c 	str.w	fp, [r4, #76]	; 0x4c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001e34:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001e36:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001e38:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001e3a:	f884 b050 	strb.w	fp, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001e3e:	464a      	mov	r2, r9
 8001e40:	4641      	mov	r1, r8
 8001e42:	4650      	mov	r0, sl
 8001e44:	f7ff fb0a 	bl	800145c <pxPortInitialiseStack>
 8001e48:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8001e4a:	b106      	cbz	r6, 8001e4e <xTaskCreate+0x9a>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001e4c:	6034      	str	r4, [r6, #0]
	taskENTER_CRITICAL();
 8001e4e:	f7ff fb29 	bl	80014a4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8001e52:	4b32      	ldr	r3, [pc, #200]	; (8001f1c <xTaskCreate+0x168>)
		if( pxCurrentTCB == NULL )
 8001e54:	4e32      	ldr	r6, [pc, #200]	; (8001f20 <xTaskCreate+0x16c>)
		uxCurrentNumberOfTasks++;
 8001e56:	681a      	ldr	r2, [r3, #0]
 8001e58:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 8001f4c <xTaskCreate+0x198>
 8001e5c:	3201      	adds	r2, #1
 8001e5e:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8001e60:	6835      	ldr	r5, [r6, #0]
 8001e62:	2d00      	cmp	r5, #0
 8001e64:	d14e      	bne.n	8001f04 <xTaskCreate+0x150>
			pxCurrentTCB = pxNewTCB;
 8001e66:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	2b01      	cmp	r3, #1
 8001e6c:	d11d      	bne.n	8001eaa <xTaskCreate+0xf6>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001e6e:	eb08 0005 	add.w	r0, r8, r5
 8001e72:	3514      	adds	r5, #20
 8001e74:	f7ff fa88 	bl	8001388 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001e78:	2d8c      	cmp	r5, #140	; 0x8c
 8001e7a:	d1f8      	bne.n	8001e6e <xTaskCreate+0xba>
	vListInitialise( &xDelayedTaskList1 );
 8001e7c:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 8001f50 <xTaskCreate+0x19c>
	vListInitialise( &xDelayedTaskList2 );
 8001e80:	4d28      	ldr	r5, [pc, #160]	; (8001f24 <xTaskCreate+0x170>)
	vListInitialise( &xDelayedTaskList1 );
 8001e82:	4648      	mov	r0, r9
 8001e84:	f7ff fa80 	bl	8001388 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8001e88:	4628      	mov	r0, r5
 8001e8a:	f7ff fa7d 	bl	8001388 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8001e8e:	4826      	ldr	r0, [pc, #152]	; (8001f28 <xTaskCreate+0x174>)
 8001e90:	f7ff fa7a 	bl	8001388 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8001e94:	4825      	ldr	r0, [pc, #148]	; (8001f2c <xTaskCreate+0x178>)
 8001e96:	f7ff fa77 	bl	8001388 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8001e9a:	4825      	ldr	r0, [pc, #148]	; (8001f30 <xTaskCreate+0x17c>)
 8001e9c:	f7ff fa74 	bl	8001388 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8001ea0:	4b24      	ldr	r3, [pc, #144]	; (8001f34 <xTaskCreate+0x180>)
 8001ea2:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8001ea6:	4b24      	ldr	r3, [pc, #144]	; (8001f38 <xTaskCreate+0x184>)
 8001ea8:	601d      	str	r5, [r3, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8001eaa:	2501      	movs	r5, #1
		uxTaskNumber++;
 8001eac:	4a23      	ldr	r2, [pc, #140]	; (8001f3c <xTaskCreate+0x188>)
		prvAddTaskToReadyList( pxNewTCB );
 8001eae:	4924      	ldr	r1, [pc, #144]	; (8001f40 <xTaskCreate+0x18c>)
		uxTaskNumber++;
 8001eb0:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8001eb2:	6808      	ldr	r0, [r1, #0]
		uxTaskNumber++;
 8001eb4:	3301      	adds	r3, #1
 8001eb6:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8001eb8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001eba:	fa05 f302 	lsl.w	r3, r5, r2
 8001ebe:	4303      	orrs	r3, r0
 8001ec0:	2014      	movs	r0, #20
 8001ec2:	600b      	str	r3, [r1, #0]
 8001ec4:	fb00 8002 	mla	r0, r0, r2, r8
 8001ec8:	4639      	mov	r1, r7
 8001eca:	f7ff fa6b 	bl	80013a4 <vListInsertEnd>
	taskEXIT_CRITICAL();
 8001ece:	f7ff fb0b 	bl	80014e8 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8001ed2:	4b1c      	ldr	r3, [pc, #112]	; (8001f44 <xTaskCreate+0x190>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	b163      	cbz	r3, 8001ef2 <xTaskCreate+0x13e>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001ed8:	6833      	ldr	r3, [r6, #0]
 8001eda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001edc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001ede:	429a      	cmp	r2, r3
 8001ee0:	d207      	bcs.n	8001ef2 <xTaskCreate+0x13e>
			taskYIELD_IF_USING_PREEMPTION();
 8001ee2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001ee6:	4b18      	ldr	r3, [pc, #96]	; (8001f48 <xTaskCreate+0x194>)
 8001ee8:	601a      	str	r2, [r3, #0]
 8001eea:	f3bf 8f4f 	dsb	sy
 8001eee:	f3bf 8f6f 	isb	sy
	}
 8001ef2:	4628      	mov	r0, r5
 8001ef4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					vPortFree( pxStack );
 8001ef8:	4628      	mov	r0, r5
 8001efa:	f7ff fc51 	bl	80017a0 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001efe:	f04f 35ff 	mov.w	r5, #4294967295
 8001f02:	e7f6      	b.n	8001ef2 <xTaskCreate+0x13e>
			if( xSchedulerRunning == pdFALSE )
 8001f04:	4b0f      	ldr	r3, [pc, #60]	; (8001f44 <xTaskCreate+0x190>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d1ce      	bne.n	8001eaa <xTaskCreate+0xf6>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001f0c:	6833      	ldr	r3, [r6, #0]
 8001f0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f10:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001f12:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 8001f14:	bf98      	it	ls
 8001f16:	6034      	strls	r4, [r6, #0]
 8001f18:	e7c7      	b.n	8001eaa <xTaskCreate+0xf6>
 8001f1a:	bf00      	nop
 8001f1c:	200012c8 	.word	0x200012c8
 8001f20:	20001230 	.word	0x20001230
 8001f24:	200012f4 	.word	0x200012f4
 8001f28:	20001314 	.word	0x20001314
 8001f2c:	20001340 	.word	0x20001340
 8001f30:	2000132c 	.word	0x2000132c
 8001f34:	20001234 	.word	0x20001234
 8001f38:	20001238 	.word	0x20001238
 8001f3c:	200012d8 	.word	0x200012d8
 8001f40:	200012dc 	.word	0x200012dc
 8001f44:	20001328 	.word	0x20001328
 8001f48:	e000ed04 	.word	0xe000ed04
 8001f4c:	2000123c 	.word	0x2000123c
 8001f50:	200012e0 	.word	0x200012e0

08001f54 <vTaskStartScheduler>:
{
 8001f54:	b513      	push	{r0, r1, r4, lr}
		xReturn = xTaskCreate(	prvIdleTask,
 8001f56:	2400      	movs	r4, #0
 8001f58:	4b16      	ldr	r3, [pc, #88]	; (8001fb4 <vTaskStartScheduler+0x60>)
 8001f5a:	9400      	str	r4, [sp, #0]
 8001f5c:	9301      	str	r3, [sp, #4]
 8001f5e:	2280      	movs	r2, #128	; 0x80
 8001f60:	4623      	mov	r3, r4
 8001f62:	4915      	ldr	r1, [pc, #84]	; (8001fb8 <vTaskStartScheduler+0x64>)
 8001f64:	4815      	ldr	r0, [pc, #84]	; (8001fbc <vTaskStartScheduler+0x68>)
 8001f66:	f7ff ff25 	bl	8001db4 <xTaskCreate>
	if( xReturn == pdPASS )
 8001f6a:	2801      	cmp	r0, #1
 8001f6c:	d114      	bne.n	8001f98 <vTaskStartScheduler+0x44>
 8001f6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f72:	f383 8811 	msr	BASEPRI, r3
 8001f76:	f3bf 8f6f 	isb	sy
 8001f7a:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8001f7e:	f04f 32ff 	mov.w	r2, #4294967295
 8001f82:	4b0f      	ldr	r3, [pc, #60]	; (8001fc0 <vTaskStartScheduler+0x6c>)
 8001f84:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8001f86:	4b0f      	ldr	r3, [pc, #60]	; (8001fc4 <vTaskStartScheduler+0x70>)
 8001f88:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8001f8a:	4b0f      	ldr	r3, [pc, #60]	; (8001fc8 <vTaskStartScheduler+0x74>)
 8001f8c:	601c      	str	r4, [r3, #0]
}
 8001f8e:	b002      	add	sp, #8
 8001f90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 8001f94:	f7ff bb08 	b.w	80015a8 <xPortStartScheduler>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001f98:	3001      	adds	r0, #1
 8001f9a:	d108      	bne.n	8001fae <vTaskStartScheduler+0x5a>
 8001f9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fa0:	f383 8811 	msr	BASEPRI, r3
 8001fa4:	f3bf 8f6f 	isb	sy
 8001fa8:	f3bf 8f4f 	dsb	sy
 8001fac:	e7fe      	b.n	8001fac <vTaskStartScheduler+0x58>
}
 8001fae:	b002      	add	sp, #8
 8001fb0:	bd10      	pop	{r4, pc}
 8001fb2:	bf00      	nop
 8001fb4:	20001308 	.word	0x20001308
 8001fb8:	08003f7c 	.word	0x08003f7c
 8001fbc:	08002239 	.word	0x08002239
 8001fc0:	2000130c 	.word	0x2000130c
 8001fc4:	20001328 	.word	0x20001328
 8001fc8:	20001354 	.word	0x20001354

08001fcc <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8001fcc:	4a02      	ldr	r2, [pc, #8]	; (8001fd8 <vTaskSuspendAll+0xc>)
 8001fce:	6813      	ldr	r3, [r2, #0]
 8001fd0:	3301      	adds	r3, #1
 8001fd2:	6013      	str	r3, [r2, #0]
 8001fd4:	4770      	bx	lr
 8001fd6:	bf00      	nop
 8001fd8:	200012d4 	.word	0x200012d4

08001fdc <xTaskIncrementTick>:
{
 8001fdc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001fe0:	4b3c      	ldr	r3, [pc, #240]	; (80020d4 <xTaskIncrementTick+0xf8>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d153      	bne.n	8002090 <xTaskIncrementTick+0xb4>
		const TickType_t xConstTickCount = xTickCount + 1;
 8001fe8:	4b3b      	ldr	r3, [pc, #236]	; (80020d8 <xTaskIncrementTick+0xfc>)
 8001fea:	681c      	ldr	r4, [r3, #0]
 8001fec:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 8001fee:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 8001ff0:	b9bc      	cbnz	r4, 8002022 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 8001ff2:	4b3a      	ldr	r3, [pc, #232]	; (80020dc <xTaskIncrementTick+0x100>)
 8001ff4:	681a      	ldr	r2, [r3, #0]
 8001ff6:	6812      	ldr	r2, [r2, #0]
 8001ff8:	b142      	cbz	r2, 800200c <xTaskIncrementTick+0x30>
 8001ffa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ffe:	f383 8811 	msr	BASEPRI, r3
 8002002:	f3bf 8f6f 	isb	sy
 8002006:	f3bf 8f4f 	dsb	sy
 800200a:	e7fe      	b.n	800200a <xTaskIncrementTick+0x2e>
 800200c:	4a34      	ldr	r2, [pc, #208]	; (80020e0 <xTaskIncrementTick+0x104>)
 800200e:	6819      	ldr	r1, [r3, #0]
 8002010:	6810      	ldr	r0, [r2, #0]
 8002012:	6018      	str	r0, [r3, #0]
 8002014:	6011      	str	r1, [r2, #0]
 8002016:	4a33      	ldr	r2, [pc, #204]	; (80020e4 <xTaskIncrementTick+0x108>)
 8002018:	6813      	ldr	r3, [r2, #0]
 800201a:	3301      	adds	r3, #1
 800201c:	6013      	str	r3, [r2, #0]
 800201e:	f7ff fe67 	bl	8001cf0 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002022:	4d31      	ldr	r5, [pc, #196]	; (80020e8 <xTaskIncrementTick+0x10c>)
 8002024:	f04f 0b00 	mov.w	fp, #0
 8002028:	682b      	ldr	r3, [r5, #0]
 800202a:	4f30      	ldr	r7, [pc, #192]	; (80020ec <xTaskIncrementTick+0x110>)
 800202c:	429c      	cmp	r4, r3
 800202e:	d33e      	bcc.n	80020ae <xTaskIncrementTick+0xd2>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002030:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 80020dc <xTaskIncrementTick+0x100>
					prvAddTaskToReadyList( pxTCB );
 8002034:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 80020fc <xTaskIncrementTick+0x120>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002038:	f8d8 2000 	ldr.w	r2, [r8]
 800203c:	6812      	ldr	r2, [r2, #0]
 800203e:	bb72      	cbnz	r2, 800209e <xTaskIncrementTick+0xc2>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002040:	f04f 32ff 	mov.w	r2, #4294967295
 8002044:	602a      	str	r2, [r5, #0]
					break;
 8002046:	e032      	b.n	80020ae <xTaskIncrementTick+0xd2>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002048:	f106 0a04 	add.w	sl, r6, #4
 800204c:	4650      	mov	r0, sl
 800204e:	f7ff f9cc 	bl	80013ea <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002052:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 8002054:	b119      	cbz	r1, 800205e <xTaskIncrementTick+0x82>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002056:	f106 0018 	add.w	r0, r6, #24
 800205a:	f7ff f9c6 	bl	80013ea <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800205e:	2201      	movs	r2, #1
 8002060:	f04f 0e14 	mov.w	lr, #20
 8002064:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 8002066:	f8d9 3000 	ldr.w	r3, [r9]
 800206a:	fa02 f100 	lsl.w	r1, r2, r0
 800206e:	4319      	orrs	r1, r3
 8002070:	4b1f      	ldr	r3, [pc, #124]	; (80020f0 <xTaskIncrementTick+0x114>)
 8002072:	f8c9 1000 	str.w	r1, [r9]
 8002076:	fb0e 3000 	mla	r0, lr, r0, r3
 800207a:	4651      	mov	r1, sl
 800207c:	f7ff f992 	bl	80013a4 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002080:	6838      	ldr	r0, [r7, #0]
 8002082:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 8002084:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 8002086:	4291      	cmp	r1, r2
 8002088:	bf28      	it	cs
 800208a:	f04f 0b01 	movcs.w	fp, #1
 800208e:	e7d3      	b.n	8002038 <xTaskIncrementTick+0x5c>
		++uxPendedTicks;
 8002090:	4a18      	ldr	r2, [pc, #96]	; (80020f4 <xTaskIncrementTick+0x118>)
BaseType_t xSwitchRequired = pdFALSE;
 8002092:	f04f 0b00 	mov.w	fp, #0
		++uxPendedTicks;
 8002096:	6813      	ldr	r3, [r2, #0]
 8002098:	3301      	adds	r3, #1
 800209a:	6013      	str	r3, [r2, #0]
 800209c:	e011      	b.n	80020c2 <xTaskIncrementTick+0xe6>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800209e:	f8d8 2000 	ldr.w	r2, [r8]
 80020a2:	68d2      	ldr	r2, [r2, #12]
 80020a4:	68d6      	ldr	r6, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80020a6:	6871      	ldr	r1, [r6, #4]
					if( xConstTickCount < xItemValue )
 80020a8:	428c      	cmp	r4, r1
 80020aa:	d2cd      	bcs.n	8002048 <xTaskIncrementTick+0x6c>
						xNextTaskUnblockTime = xItemValue;
 80020ac:	6029      	str	r1, [r5, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80020ae:	683a      	ldr	r2, [r7, #0]
 80020b0:	4b0f      	ldr	r3, [pc, #60]	; (80020f0 <xTaskIncrementTick+0x114>)
 80020b2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80020b4:	2214      	movs	r2, #20
 80020b6:	434a      	muls	r2, r1
 80020b8:	589a      	ldr	r2, [r3, r2]
				xSwitchRequired = pdTRUE;
 80020ba:	2a02      	cmp	r2, #2
 80020bc:	bf28      	it	cs
 80020be:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 80020c2:	4a0d      	ldr	r2, [pc, #52]	; (80020f8 <xTaskIncrementTick+0x11c>)
 80020c4:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 80020c6:	2a00      	cmp	r2, #0
 80020c8:	bf18      	it	ne
 80020ca:	f04f 0b01 	movne.w	fp, #1
}
 80020ce:	4658      	mov	r0, fp
 80020d0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80020d4:	200012d4 	.word	0x200012d4
 80020d8:	20001354 	.word	0x20001354
 80020dc:	20001234 	.word	0x20001234
 80020e0:	20001238 	.word	0x20001238
 80020e4:	20001310 	.word	0x20001310
 80020e8:	2000130c 	.word	0x2000130c
 80020ec:	20001230 	.word	0x20001230
 80020f0:	2000123c 	.word	0x2000123c
 80020f4:	200012d0 	.word	0x200012d0
 80020f8:	20001358 	.word	0x20001358
 80020fc:	200012dc 	.word	0x200012dc

08002100 <xTaskResumeAll>:
{
 8002100:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
 8002104:	4c31      	ldr	r4, [pc, #196]	; (80021cc <xTaskResumeAll+0xcc>)
 8002106:	6823      	ldr	r3, [r4, #0]
 8002108:	b943      	cbnz	r3, 800211c <xTaskResumeAll+0x1c>
 800210a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800210e:	f383 8811 	msr	BASEPRI, r3
 8002112:	f3bf 8f6f 	isb	sy
 8002116:	f3bf 8f4f 	dsb	sy
 800211a:	e7fe      	b.n	800211a <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 800211c:	f7ff f9c2 	bl	80014a4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8002120:	6823      	ldr	r3, [r4, #0]
 8002122:	3b01      	subs	r3, #1
 8002124:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002126:	6824      	ldr	r4, [r4, #0]
 8002128:	b12c      	cbz	r4, 8002136 <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 800212a:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800212c:	f7ff f9dc 	bl	80014e8 <vPortExitCritical>
}
 8002130:	4620      	mov	r0, r4
 8002132:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002136:	4b26      	ldr	r3, [pc, #152]	; (80021d0 <xTaskResumeAll+0xd0>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d0f5      	beq.n	800212a <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800213e:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 80021e8 <xTaskResumeAll+0xe8>
					prvAddTaskToReadyList( pxTCB );
 8002142:	4f24      	ldr	r7, [pc, #144]	; (80021d4 <xTaskResumeAll+0xd4>)
 8002144:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 80021ec <xTaskResumeAll+0xec>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002148:	f8d9 3000 	ldr.w	r3, [r9]
 800214c:	b9e3      	cbnz	r3, 8002188 <xTaskResumeAll+0x88>
				if( pxTCB != NULL )
 800214e:	b10c      	cbz	r4, 8002154 <xTaskResumeAll+0x54>
					prvResetNextTaskUnblockTime();
 8002150:	f7ff fdce 	bl	8001cf0 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8002154:	4d20      	ldr	r5, [pc, #128]	; (80021d8 <xTaskResumeAll+0xd8>)
 8002156:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8002158:	b144      	cbz	r4, 800216c <xTaskResumeAll+0x6c>
								xYieldPending = pdTRUE;
 800215a:	2701      	movs	r7, #1
 800215c:	4e1f      	ldr	r6, [pc, #124]	; (80021dc <xTaskResumeAll+0xdc>)
							if( xTaskIncrementTick() != pdFALSE )
 800215e:	f7ff ff3d 	bl	8001fdc <xTaskIncrementTick>
 8002162:	b100      	cbz	r0, 8002166 <xTaskResumeAll+0x66>
								xYieldPending = pdTRUE;
 8002164:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8002166:	3c01      	subs	r4, #1
 8002168:	d1f9      	bne.n	800215e <xTaskResumeAll+0x5e>
						uxPendedTicks = 0;
 800216a:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 800216c:	4b1b      	ldr	r3, [pc, #108]	; (80021dc <xTaskResumeAll+0xdc>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d0da      	beq.n	800212a <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 8002174:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002178:	4b19      	ldr	r3, [pc, #100]	; (80021e0 <xTaskResumeAll+0xe0>)
 800217a:	601a      	str	r2, [r3, #0]
 800217c:	f3bf 8f4f 	dsb	sy
 8002180:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8002184:	2401      	movs	r4, #1
 8002186:	e7d1      	b.n	800212c <xTaskResumeAll+0x2c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8002188:	f8d9 300c 	ldr.w	r3, [r9, #12]
					prvAddTaskToReadyList( pxTCB );
 800218c:	2501      	movs	r5, #1
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800218e:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002190:	1d26      	adds	r6, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002192:	f104 0018 	add.w	r0, r4, #24
 8002196:	f7ff f928 	bl	80013ea <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800219a:	4630      	mov	r0, r6
 800219c:	f7ff f925 	bl	80013ea <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80021a0:	2014      	movs	r0, #20
 80021a2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80021a4:	6839      	ldr	r1, [r7, #0]
 80021a6:	fa05 f302 	lsl.w	r3, r5, r2
 80021aa:	430b      	orrs	r3, r1
 80021ac:	fb00 8002 	mla	r0, r0, r2, r8
 80021b0:	4631      	mov	r1, r6
 80021b2:	603b      	str	r3, [r7, #0]
 80021b4:	f7ff f8f6 	bl	80013a4 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80021b8:	4b0a      	ldr	r3, [pc, #40]	; (80021e4 <xTaskResumeAll+0xe4>)
 80021ba:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021c0:	429a      	cmp	r2, r3
						xYieldPending = pdTRUE;
 80021c2:	bf24      	itt	cs
 80021c4:	4b05      	ldrcs	r3, [pc, #20]	; (80021dc <xTaskResumeAll+0xdc>)
 80021c6:	601d      	strcs	r5, [r3, #0]
 80021c8:	e7be      	b.n	8002148 <xTaskResumeAll+0x48>
 80021ca:	bf00      	nop
 80021cc:	200012d4 	.word	0x200012d4
 80021d0:	200012c8 	.word	0x200012c8
 80021d4:	200012dc 	.word	0x200012dc
 80021d8:	200012d0 	.word	0x200012d0
 80021dc:	20001358 	.word	0x20001358
 80021e0:	e000ed04 	.word	0xe000ed04
 80021e4:	20001230 	.word	0x20001230
 80021e8:	20001314 	.word	0x20001314
 80021ec:	2000123c 	.word	0x2000123c

080021f0 <vTaskDelay>:
	{
 80021f0:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 80021f2:	b940      	cbnz	r0, 8002206 <vTaskDelay+0x16>
			portYIELD_WITHIN_API();
 80021f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80021f8:	4b0d      	ldr	r3, [pc, #52]	; (8002230 <vTaskDelay+0x40>)
 80021fa:	601a      	str	r2, [r3, #0]
 80021fc:	f3bf 8f4f 	dsb	sy
 8002200:	f3bf 8f6f 	isb	sy
 8002204:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8002206:	4b0b      	ldr	r3, [pc, #44]	; (8002234 <vTaskDelay+0x44>)
 8002208:	6819      	ldr	r1, [r3, #0]
 800220a:	b141      	cbz	r1, 800221e <vTaskDelay+0x2e>
 800220c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002210:	f383 8811 	msr	BASEPRI, r3
 8002214:	f3bf 8f6f 	isb	sy
 8002218:	f3bf 8f4f 	dsb	sy
 800221c:	e7fe      	b.n	800221c <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800221e:	f7ff fed5 	bl	8001fcc <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002222:	f7ff fd77 	bl	8001d14 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8002226:	f7ff ff6b 	bl	8002100 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 800222a:	2800      	cmp	r0, #0
 800222c:	d0e2      	beq.n	80021f4 <vTaskDelay+0x4>
 800222e:	bd08      	pop	{r3, pc}
 8002230:	e000ed04 	.word	0xe000ed04
 8002234:	200012d4 	.word	0x200012d4

08002238 <prvIdleTask>:
{
 8002238:	b508      	push	{r3, lr}
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 800223a:	4e17      	ldr	r6, [pc, #92]	; (8002298 <prvIdleTask+0x60>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800223c:	4c17      	ldr	r4, [pc, #92]	; (800229c <prvIdleTask+0x64>)
 800223e:	6823      	ldr	r3, [r4, #0]
 8002240:	b963      	cbnz	r3, 800225c <prvIdleTask+0x24>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002242:	4b17      	ldr	r3, [pc, #92]	; (80022a0 <prvIdleTask+0x68>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	2b01      	cmp	r3, #1
 8002248:	d9f8      	bls.n	800223c <prvIdleTask+0x4>
				taskYIELD();
 800224a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800224e:	4b15      	ldr	r3, [pc, #84]	; (80022a4 <prvIdleTask+0x6c>)
 8002250:	601a      	str	r2, [r3, #0]
 8002252:	f3bf 8f4f 	dsb	sy
 8002256:	f3bf 8f6f 	isb	sy
 800225a:	e7ef      	b.n	800223c <prvIdleTask+0x4>
			vTaskSuspendAll();
 800225c:	f7ff feb6 	bl	8001fcc <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8002260:	6835      	ldr	r5, [r6, #0]
			( void ) xTaskResumeAll();
 8002262:	f7ff ff4d 	bl	8002100 <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 8002266:	2d00      	cmp	r5, #0
 8002268:	d0e9      	beq.n	800223e <prvIdleTask+0x6>
				taskENTER_CRITICAL();
 800226a:	f7ff f91b 	bl	80014a4 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800226e:	68f3      	ldr	r3, [r6, #12]
 8002270:	68dd      	ldr	r5, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002272:	1d28      	adds	r0, r5, #4
 8002274:	f7ff f8b9 	bl	80013ea <uxListRemove>
					--uxCurrentNumberOfTasks;
 8002278:	4a0b      	ldr	r2, [pc, #44]	; (80022a8 <prvIdleTask+0x70>)
 800227a:	6813      	ldr	r3, [r2, #0]
 800227c:	3b01      	subs	r3, #1
 800227e:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 8002280:	6823      	ldr	r3, [r4, #0]
 8002282:	3b01      	subs	r3, #1
 8002284:	6023      	str	r3, [r4, #0]
				taskEXIT_CRITICAL();
 8002286:	f7ff f92f 	bl	80014e8 <vPortExitCritical>
			vPortFree( pxTCB->pxStack );
 800228a:	6b28      	ldr	r0, [r5, #48]	; 0x30
 800228c:	f7ff fa88 	bl	80017a0 <vPortFree>
			vPortFree( pxTCB );
 8002290:	4628      	mov	r0, r5
 8002292:	f7ff fa85 	bl	80017a0 <vPortFree>
 8002296:	e7d2      	b.n	800223e <prvIdleTask+0x6>
 8002298:	20001340 	.word	0x20001340
 800229c:	200012cc 	.word	0x200012cc
 80022a0:	2000123c 	.word	0x2000123c
 80022a4:	e000ed04 	.word	0xe000ed04
 80022a8:	200012c8 	.word	0x200012c8

080022ac <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80022ac:	4b17      	ldr	r3, [pc, #92]	; (800230c <vTaskSwitchContext+0x60>)
{
 80022ae:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80022b0:	681a      	ldr	r2, [r3, #0]
 80022b2:	4b17      	ldr	r3, [pc, #92]	; (8002310 <vTaskSwitchContext+0x64>)
 80022b4:	b112      	cbz	r2, 80022bc <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 80022b6:	2201      	movs	r2, #1
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80022b8:	601a      	str	r2, [r3, #0]
 80022ba:	bd10      	pop	{r4, pc}
		xYieldPending = pdFALSE;
 80022bc:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80022be:	4b15      	ldr	r3, [pc, #84]	; (8002314 <vTaskSwitchContext+0x68>)
 80022c0:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 80022c2:	fab3 f383 	clz	r3, r3
 80022c6:	2214      	movs	r2, #20
 80022c8:	b2db      	uxtb	r3, r3
 80022ca:	f1c3 031f 	rsb	r3, r3, #31
 80022ce:	435a      	muls	r2, r3
 80022d0:	4911      	ldr	r1, [pc, #68]	; (8002318 <vTaskSwitchContext+0x6c>)
 80022d2:	588c      	ldr	r4, [r1, r2]
 80022d4:	1888      	adds	r0, r1, r2
 80022d6:	b944      	cbnz	r4, 80022ea <vTaskSwitchContext+0x3e>
	__asm volatile
 80022d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022dc:	f383 8811 	msr	BASEPRI, r3
 80022e0:	f3bf 8f6f 	isb	sy
 80022e4:	f3bf 8f4f 	dsb	sy
 80022e8:	e7fe      	b.n	80022e8 <vTaskSwitchContext+0x3c>
 80022ea:	6844      	ldr	r4, [r0, #4]
 80022ec:	3208      	adds	r2, #8
 80022ee:	6864      	ldr	r4, [r4, #4]
 80022f0:	440a      	add	r2, r1
 80022f2:	4294      	cmp	r4, r2
 80022f4:	bf08      	it	eq
 80022f6:	6862      	ldreq	r2, [r4, #4]
 80022f8:	6044      	str	r4, [r0, #4]
 80022fa:	bf08      	it	eq
 80022fc:	6042      	streq	r2, [r0, #4]
 80022fe:	2214      	movs	r2, #20
 8002300:	fb02 1303 	mla	r3, r2, r3, r1
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	68da      	ldr	r2, [r3, #12]
 8002308:	4b04      	ldr	r3, [pc, #16]	; (800231c <vTaskSwitchContext+0x70>)
 800230a:	e7d5      	b.n	80022b8 <vTaskSwitchContext+0xc>
 800230c:	200012d4 	.word	0x200012d4
 8002310:	20001358 	.word	0x20001358
 8002314:	200012dc 	.word	0x200012dc
 8002318:	2000123c 	.word	0x2000123c
 800231c:	20001230 	.word	0x20001230

08002320 <vTaskPlaceOnEventList>:
{
 8002320:	b510      	push	{r4, lr}
 8002322:	460c      	mov	r4, r1
	configASSERT( pxEventList );
 8002324:	b940      	cbnz	r0, 8002338 <vTaskPlaceOnEventList+0x18>
 8002326:	f04f 0350 	mov.w	r3, #80	; 0x50
 800232a:	f383 8811 	msr	BASEPRI, r3
 800232e:	f3bf 8f6f 	isb	sy
 8002332:	f3bf 8f4f 	dsb	sy
 8002336:	e7fe      	b.n	8002336 <vTaskPlaceOnEventList+0x16>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002338:	4b05      	ldr	r3, [pc, #20]	; (8002350 <vTaskPlaceOnEventList+0x30>)
 800233a:	6819      	ldr	r1, [r3, #0]
 800233c:	3118      	adds	r1, #24
 800233e:	f7ff f83d 	bl	80013bc <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002342:	4620      	mov	r0, r4
}
 8002344:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002348:	2101      	movs	r1, #1
 800234a:	f7ff bce3 	b.w	8001d14 <prvAddCurrentTaskToDelayedList>
 800234e:	bf00      	nop
 8002350:	20001230 	.word	0x20001230

08002354 <xTaskRemoveFromEventList>:
{
 8002354:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8002356:	68c3      	ldr	r3, [r0, #12]
 8002358:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 800235a:	b944      	cbnz	r4, 800236e <xTaskRemoveFromEventList+0x1a>
 800235c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002360:	f383 8811 	msr	BASEPRI, r3
 8002364:	f3bf 8f6f 	isb	sy
 8002368:	f3bf 8f4f 	dsb	sy
 800236c:	e7fe      	b.n	800236c <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800236e:	f104 0518 	add.w	r5, r4, #24
 8002372:	4628      	mov	r0, r5
 8002374:	f7ff f839 	bl	80013ea <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002378:	4b11      	ldr	r3, [pc, #68]	; (80023c0 <xTaskRemoveFromEventList+0x6c>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	b9e3      	cbnz	r3, 80023b8 <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800237e:	1d25      	adds	r5, r4, #4
 8002380:	4628      	mov	r0, r5
 8002382:	f7ff f832 	bl	80013ea <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8002386:	2301      	movs	r3, #1
 8002388:	490e      	ldr	r1, [pc, #56]	; (80023c4 <xTaskRemoveFromEventList+0x70>)
 800238a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800238c:	6808      	ldr	r0, [r1, #0]
 800238e:	4093      	lsls	r3, r2
 8002390:	4303      	orrs	r3, r0
 8002392:	2014      	movs	r0, #20
 8002394:	600b      	str	r3, [r1, #0]
 8002396:	4629      	mov	r1, r5
 8002398:	4b0b      	ldr	r3, [pc, #44]	; (80023c8 <xTaskRemoveFromEventList+0x74>)
 800239a:	fb00 3002 	mla	r0, r0, r2, r3
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800239e:	f7ff f801 	bl	80013a4 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80023a2:	4b0a      	ldr	r3, [pc, #40]	; (80023cc <xTaskRemoveFromEventList+0x78>)
 80023a4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023aa:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 80023ac:	bf85      	ittet	hi
 80023ae:	2001      	movhi	r0, #1
 80023b0:	4b07      	ldrhi	r3, [pc, #28]	; (80023d0 <xTaskRemoveFromEventList+0x7c>)
		xReturn = pdFALSE;
 80023b2:	2000      	movls	r0, #0
		xYieldPending = pdTRUE;
 80023b4:	6018      	strhi	r0, [r3, #0]
}
 80023b6:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80023b8:	4629      	mov	r1, r5
 80023ba:	4806      	ldr	r0, [pc, #24]	; (80023d4 <xTaskRemoveFromEventList+0x80>)
 80023bc:	e7ef      	b.n	800239e <xTaskRemoveFromEventList+0x4a>
 80023be:	bf00      	nop
 80023c0:	200012d4 	.word	0x200012d4
 80023c4:	200012dc 	.word	0x200012dc
 80023c8:	2000123c 	.word	0x2000123c
 80023cc:	20001230 	.word	0x20001230
 80023d0:	20001358 	.word	0x20001358
 80023d4:	20001314 	.word	0x20001314

080023d8 <vTaskSetTimeOutState>:
{
 80023d8:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
 80023da:	b908      	cbnz	r0, 80023e0 <vTaskSetTimeOutState+0x8>
 80023dc:	f7ff fce0 	bl	8001da0 <prvTaskIsTaskSuspended.part.0>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80023e0:	4b03      	ldr	r3, [pc, #12]	; (80023f0 <vTaskSetTimeOutState+0x18>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80023e6:	4b03      	ldr	r3, [pc, #12]	; (80023f4 <vTaskSetTimeOutState+0x1c>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	6043      	str	r3, [r0, #4]
 80023ec:	bd08      	pop	{r3, pc}
 80023ee:	bf00      	nop
 80023f0:	20001310 	.word	0x20001310
 80023f4:	20001354 	.word	0x20001354

080023f8 <xTaskCheckForTimeOut>:
{
 80023f8:	b538      	push	{r3, r4, r5, lr}
 80023fa:	460d      	mov	r5, r1
	configASSERT( pxTimeOut );
 80023fc:	4604      	mov	r4, r0
 80023fe:	b940      	cbnz	r0, 8002412 <xTaskCheckForTimeOut+0x1a>
 8002400:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002404:	f383 8811 	msr	BASEPRI, r3
 8002408:	f3bf 8f6f 	isb	sy
 800240c:	f3bf 8f4f 	dsb	sy
 8002410:	e7fe      	b.n	8002410 <xTaskCheckForTimeOut+0x18>
	configASSERT( pxTicksToWait );
 8002412:	b941      	cbnz	r1, 8002426 <xTaskCheckForTimeOut+0x2e>
 8002414:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002418:	f383 8811 	msr	BASEPRI, r3
 800241c:	f3bf 8f6f 	isb	sy
 8002420:	f3bf 8f4f 	dsb	sy
 8002424:	e7fe      	b.n	8002424 <xTaskCheckForTimeOut+0x2c>
	taskENTER_CRITICAL();
 8002426:	f7ff f83d 	bl	80014a4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 800242a:	4b0e      	ldr	r3, [pc, #56]	; (8002464 <xTaskCheckForTimeOut+0x6c>)
 800242c:	6819      	ldr	r1, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 800242e:	682b      	ldr	r3, [r5, #0]
 8002430:	1c5a      	adds	r2, r3, #1
 8002432:	d010      	beq.n	8002456 <xTaskCheckForTimeOut+0x5e>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002434:	4a0c      	ldr	r2, [pc, #48]	; (8002468 <xTaskCheckForTimeOut+0x70>)
 8002436:	6820      	ldr	r0, [r4, #0]
 8002438:	6812      	ldr	r2, [r2, #0]
 800243a:	4290      	cmp	r0, r2
 800243c:	6862      	ldr	r2, [r4, #4]
 800243e:	d001      	beq.n	8002444 <xTaskCheckForTimeOut+0x4c>
 8002440:	4291      	cmp	r1, r2
 8002442:	d20d      	bcs.n	8002460 <xTaskCheckForTimeOut+0x68>
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002444:	1a88      	subs	r0, r1, r2
 8002446:	4283      	cmp	r3, r0
 8002448:	d90a      	bls.n	8002460 <xTaskCheckForTimeOut+0x68>
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 800244a:	1a5b      	subs	r3, r3, r1
 800244c:	4413      	add	r3, r2
 800244e:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8002450:	4620      	mov	r0, r4
 8002452:	f7ff ffc1 	bl	80023d8 <vTaskSetTimeOutState>
				xReturn = pdFALSE;
 8002456:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8002458:	f7ff f846 	bl	80014e8 <vPortExitCritical>
}
 800245c:	4620      	mov	r0, r4
 800245e:	bd38      	pop	{r3, r4, r5, pc}
			xReturn = pdTRUE;
 8002460:	2401      	movs	r4, #1
 8002462:	e7f9      	b.n	8002458 <xTaskCheckForTimeOut+0x60>
 8002464:	20001354 	.word	0x20001354
 8002468:	20001310 	.word	0x20001310

0800246c <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 800246c:	2201      	movs	r2, #1
 800246e:	4b01      	ldr	r3, [pc, #4]	; (8002474 <vTaskMissedYield+0x8>)
 8002470:	601a      	str	r2, [r3, #0]
 8002472:	4770      	bx	lr
 8002474:	20001358 	.word	0x20001358

08002478 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8002478:	4b05      	ldr	r3, [pc, #20]	; (8002490 <xTaskGetSchedulerState+0x18>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	b133      	cbz	r3, 800248c <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800247e:	4b05      	ldr	r3, [pc, #20]	; (8002494 <xTaskGetSchedulerState+0x1c>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 8002484:	bf0c      	ite	eq
 8002486:	2002      	moveq	r0, #2
 8002488:	2000      	movne	r0, #0
 800248a:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 800248c:	2001      	movs	r0, #1
	}
 800248e:	4770      	bx	lr
 8002490:	20001328 	.word	0x20001328
 8002494:	200012d4 	.word	0x200012d4

08002498 <vTaskPriorityInherit>:
	{
 8002498:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		if( pxMutexHolder != NULL )
 800249c:	4604      	mov	r4, r0
 800249e:	2800      	cmp	r0, #0
 80024a0:	d039      	beq.n	8002516 <vTaskPriorityInherit+0x7e>
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 80024a2:	4d1e      	ldr	r5, [pc, #120]	; (800251c <vTaskPriorityInherit+0x84>)
 80024a4:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80024a6:	682a      	ldr	r2, [r5, #0]
 80024a8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d233      	bcs.n	8002516 <vTaskPriorityInherit+0x7e>
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80024ae:	2714      	movs	r7, #20
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80024b0:	6982      	ldr	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80024b2:	4e1b      	ldr	r6, [pc, #108]	; (8002520 <vTaskPriorityInherit+0x88>)
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80024b4:	2a00      	cmp	r2, #0
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80024b6:	bfa8      	it	ge
 80024b8:	682a      	ldrge	r2, [r5, #0]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80024ba:	fb07 6303 	mla	r3, r7, r3, r6
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80024be:	bfa2      	ittt	ge
 80024c0:	6ad2      	ldrge	r2, [r2, #44]	; 0x2c
 80024c2:	f1c2 0207 	rsbge	r2, r2, #7
 80024c6:	6182      	strge	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80024c8:	6942      	ldr	r2, [r0, #20]
 80024ca:	429a      	cmp	r2, r3
 80024cc:	d120      	bne.n	8002510 <vTaskPriorityInherit+0x78>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80024ce:	f100 0804 	add.w	r8, r0, #4
 80024d2:	4640      	mov	r0, r8
 80024d4:	f7fe ff89 	bl	80013ea <uxListRemove>
 80024d8:	4a12      	ldr	r2, [pc, #72]	; (8002524 <vTaskPriorityInherit+0x8c>)
 80024da:	b948      	cbnz	r0, 80024f0 <vTaskPriorityInherit+0x58>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80024dc:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80024de:	4347      	muls	r7, r0
 80024e0:	59f3      	ldr	r3, [r6, r7]
 80024e2:	b92b      	cbnz	r3, 80024f0 <vTaskPriorityInherit+0x58>
 80024e4:	2101      	movs	r1, #1
 80024e6:	6813      	ldr	r3, [r2, #0]
 80024e8:	4081      	lsls	r1, r0
 80024ea:	ea23 0301 	bic.w	r3, r3, r1
 80024ee:	6013      	str	r3, [r2, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80024f0:	682b      	ldr	r3, [r5, #0]
					prvAddTaskToReadyList( pxTCB );
 80024f2:	6811      	ldr	r1, [r2, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80024f4:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 80024f6:	2301      	movs	r3, #1
 80024f8:	4083      	lsls	r3, r0
 80024fa:	430b      	orrs	r3, r1
 80024fc:	6013      	str	r3, [r2, #0]
 80024fe:	2314      	movs	r3, #20
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002500:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8002502:	4641      	mov	r1, r8
 8002504:	fb03 6000 	mla	r0, r3, r0, r6
	}
 8002508:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
					prvAddTaskToReadyList( pxTCB );
 800250c:	f7fe bf4a 	b.w	80013a4 <vListInsertEnd>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002510:	682b      	ldr	r3, [r5, #0]
 8002512:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002514:	62c3      	str	r3, [r0, #44]	; 0x2c
 8002516:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800251a:	bf00      	nop
 800251c:	20001230 	.word	0x20001230
 8002520:	2000123c 	.word	0x2000123c
 8002524:	200012dc 	.word	0x200012dc

08002528 <xTaskPriorityDisinherit>:
	{
 8002528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if( pxMutexHolder != NULL )
 800252a:	4604      	mov	r4, r0
 800252c:	b908      	cbnz	r0, 8002532 <xTaskPriorityDisinherit+0xa>
	BaseType_t xReturn = pdFALSE;
 800252e:	2000      	movs	r0, #0
 8002530:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 8002532:	4b22      	ldr	r3, [pc, #136]	; (80025bc <xTaskPriorityDisinherit+0x94>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4298      	cmp	r0, r3
 8002538:	d008      	beq.n	800254c <xTaskPriorityDisinherit+0x24>
 800253a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800253e:	f383 8811 	msr	BASEPRI, r3
 8002542:	f3bf 8f6f 	isb	sy
 8002546:	f3bf 8f4f 	dsb	sy
 800254a:	e7fe      	b.n	800254a <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 800254c:	6c83      	ldr	r3, [r0, #72]	; 0x48
 800254e:	b943      	cbnz	r3, 8002562 <xTaskPriorityDisinherit+0x3a>
 8002550:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002554:	f383 8811 	msr	BASEPRI, r3
 8002558:	f3bf 8f6f 	isb	sy
 800255c:	f3bf 8f4f 	dsb	sy
 8002560:	e7fe      	b.n	8002560 <xTaskPriorityDisinherit+0x38>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002562:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8002564:	6c42      	ldr	r2, [r0, #68]	; 0x44
			( pxTCB->uxMutexesHeld )--;
 8002566:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002568:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 800256a:	6483      	str	r3, [r0, #72]	; 0x48
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800256c:	d0df      	beq.n	800252e <xTaskPriorityDisinherit+0x6>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800256e:	2b00      	cmp	r3, #0
 8002570:	d1dd      	bne.n	800252e <xTaskPriorityDisinherit+0x6>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002572:	1d05      	adds	r5, r0, #4
 8002574:	4628      	mov	r0, r5
 8002576:	f7fe ff38 	bl	80013ea <uxListRemove>
 800257a:	4e11      	ldr	r6, [pc, #68]	; (80025c0 <xTaskPriorityDisinherit+0x98>)
 800257c:	4a11      	ldr	r2, [pc, #68]	; (80025c4 <xTaskPriorityDisinherit+0x9c>)
 800257e:	b950      	cbnz	r0, 8002596 <xTaskPriorityDisinherit+0x6e>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8002580:	2114      	movs	r1, #20
 8002582:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8002584:	4379      	muls	r1, r7
 8002586:	5873      	ldr	r3, [r6, r1]
 8002588:	b92b      	cbnz	r3, 8002596 <xTaskPriorityDisinherit+0x6e>
 800258a:	2001      	movs	r0, #1
 800258c:	6813      	ldr	r3, [r2, #0]
 800258e:	40b8      	lsls	r0, r7
 8002590:	ea23 0300 	bic.w	r3, r3, r0
 8002594:	6013      	str	r3, [r2, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8002596:	6c63      	ldr	r3, [r4, #68]	; 0x44
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002598:	f1c3 0107 	rsb	r1, r3, #7
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800259c:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800259e:	61a1      	str	r1, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 80025a0:	2401      	movs	r4, #1
 80025a2:	6811      	ldr	r1, [r2, #0]
 80025a4:	fa04 f003 	lsl.w	r0, r4, r3
 80025a8:	4308      	orrs	r0, r1
 80025aa:	6010      	str	r0, [r2, #0]
 80025ac:	2014      	movs	r0, #20
 80025ae:	4629      	mov	r1, r5
 80025b0:	fb00 6003 	mla	r0, r0, r3, r6
 80025b4:	f7fe fef6 	bl	80013a4 <vListInsertEnd>
					xReturn = pdTRUE;
 80025b8:	4620      	mov	r0, r4
	}
 80025ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80025bc:	20001230 	.word	0x20001230
 80025c0:	2000123c 	.word	0x2000123c
 80025c4:	200012dc 	.word	0x200012dc

080025c8 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 80025c8:	4b04      	ldr	r3, [pc, #16]	; (80025dc <pvTaskIncrementMutexHeldCount+0x14>)
 80025ca:	681a      	ldr	r2, [r3, #0]
 80025cc:	b11a      	cbz	r2, 80025d6 <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 80025ce:	6819      	ldr	r1, [r3, #0]
 80025d0:	6c8a      	ldr	r2, [r1, #72]	; 0x48
 80025d2:	3201      	adds	r2, #1
 80025d4:	648a      	str	r2, [r1, #72]	; 0x48
		return pxCurrentTCB;
 80025d6:	6818      	ldr	r0, [r3, #0]
	}
 80025d8:	4770      	bx	lr
 80025da:	bf00      	nop
 80025dc:	20001230 	.word	0x20001230

080025e0 <delay>:
#include "delay.h"

void delay(uint16_t value)
{
	LL_mDelay(value);
 80025e0:	f7fe be92 	b.w	8001308 <LL_mDelay>

080025e4 <get_sys_tick>:
}

uint32_t get_sys_tick(void)
{
	return SysTick->VAL;
 80025e4:	4b01      	ldr	r3, [pc, #4]	; (80025ec <get_sys_tick+0x8>)
 80025e6:	6898      	ldr	r0, [r3, #8]
}
 80025e8:	4770      	bx	lr
 80025ea:	bf00      	nop
 80025ec:	e000e010 	.word	0xe000e010

080025f0 <NVIC_EncodePriority.constprop.1>:
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025f0:	f000 0007 	and.w	r0, r0, #7
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025f4:	f1c0 0207 	rsb	r2, r0, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025f8:	1d03      	adds	r3, r0, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025fa:	2a04      	cmp	r2, #4
 80025fc:	bf28      	it	cs
 80025fe:	2204      	movcs	r2, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002600:	2b06      	cmp	r3, #6
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002602:	f04f 0301 	mov.w	r3, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002606:	bf98      	it	ls
 8002608:	2000      	movls	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800260a:	fa03 f302 	lsl.w	r3, r3, r2
 800260e:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002612:	bf88      	it	hi
 8002614:	3803      	subhi	r0, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002616:	f003 0308 	and.w	r3, r3, #8
         );
}
 800261a:	fa03 f000 	lsl.w	r0, r3, r0
 800261e:	4770      	bx	lr

08002620 <GPIO_Init>:
#include "encoder_driver.h"

static bool button_status = false, rotate_status = false, rotate_pin_A, rotate_pin_B;

void GPIO_Init()
{
 8002620:	b570      	push	{r4, r5, r6, lr}
    LL_EXTI_InitTypeDef EXTI_InitStruct = {0};

    EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_1;
    EXTI_InitStruct.LineCommand = ENABLE;
 8002622:	2401      	movs	r4, #1
    LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8002624:	2500      	movs	r5, #0
    EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_1;
 8002626:	2602      	movs	r6, #2
{
 8002628:	b088      	sub	sp, #32
    EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
    EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
    LL_EXTI_Init(&EXTI_InitStruct);
 800262a:	a801      	add	r0, sp, #4
    LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 800262c:	9502      	str	r5, [sp, #8]
    EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_1;
 800262e:	9601      	str	r6, [sp, #4]
    EXTI_InitStruct.LineCommand = ENABLE;
 8002630:	f88d 4008 	strb.w	r4, [sp, #8]
    EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8002634:	f88d 400a 	strb.w	r4, [sp, #10]
    LL_EXTI_Init(&EXTI_InitStruct);
 8002638:	f7fe fbd0 	bl	8000ddc <LL_EXTI_Init>

    EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_10;
 800263c:	f44f 6380 	mov.w	r3, #1024	; 0x400
    EXTI_InitStruct.LineCommand = ENABLE;
    EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
    EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
    LL_EXTI_Init(&EXTI_InitStruct);
 8002640:	a801      	add	r0, sp, #4
    EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_10;
 8002642:	9301      	str	r3, [sp, #4]
    EXTI_InitStruct.LineCommand = ENABLE;
 8002644:	f88d 4008 	strb.w	r4, [sp, #8]
    EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8002648:	f88d 5009 	strb.w	r5, [sp, #9]
    EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 800264c:	f88d 600a 	strb.w	r6, [sp, #10]
    LL_EXTI_Init(&EXTI_InitStruct);
 8002650:	f7fe fbc4 	bl	8000ddc <LL_EXTI_Init>
  *         @arg @ref LL_GPIO_AF_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_AF_SetEXTISource(uint32_t Port, uint32_t Line)
{
  MODIFY_REG(AFIO->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 8002654:	4921      	ldr	r1, [pc, #132]	; (80026dc <GPIO_Init+0xbc>)
 8002656:	23f0      	movs	r3, #240	; 0xf0
 8002658:	688a      	ldr	r2, [r1, #8]
 800265a:	fa93 f3a3 	rbit	r3, r3
 800265e:	fab3 f383 	clz	r3, r3
 8002662:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002666:	fa04 f303 	lsl.w	r3, r4, r3
 800266a:	4313      	orrs	r3, r2
 800266c:	608b      	str	r3, [r1, #8]
 800266e:	690b      	ldr	r3, [r1, #16]
 8002670:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 8002674:	fa92 f2a2 	rbit	r2, r2
 8002678:	fab2 f282 	clz	r2, r2
 800267c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002680:	4094      	lsls	r4, r2
 8002682:	431c      	orrs	r4, r3

    LL_GPIO_AF_SetEXTISource(LL_GPIO_AF_EXTI_PORTB, LL_GPIO_AF_EXTI_LINE1);
    LL_GPIO_AF_SetEXTISource(LL_GPIO_AF_EXTI_PORTB, LL_GPIO_AF_EXTI_LINE10);


	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002684:	2214      	movs	r2, #20
 8002686:	610c      	str	r4, [r1, #16]
 8002688:	a803      	add	r0, sp, #12
 800268a:	4629      	mov	r1, r5
 800268c:	f000 fe0b 	bl	80032a6 <memset>

    GPIO_InitStruct.Pin = LL_GPIO_PIN_1 | LL_GPIO_PIN_10 | LL_GPIO_PIN_11;
 8002690:	4b13      	ldr	r3, [pc, #76]	; (80026e0 <GPIO_Init+0xc0>)
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002692:	4c14      	ldr	r4, [pc, #80]	; (80026e4 <GPIO_Init+0xc4>)
 8002694:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002696:	2308      	movs	r3, #8
 8002698:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 800269a:	2303      	movs	r3, #3
    GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
    LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800269c:	a903      	add	r1, sp, #12
 800269e:	4812      	ldr	r0, [pc, #72]	; (80026e8 <GPIO_Init+0xc8>)
    GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80026a0:	9305      	str	r3, [sp, #20]
    LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026a2:	f7fe fbf3 	bl	8000e8c <LL_GPIO_Init>
 80026a6:	68e0      	ldr	r0, [r4, #12]

    NVIC_SetPriority(EXTI1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),8, 0));
 80026a8:	f3c0 2002 	ubfx	r0, r0, #8, #3
 80026ac:	f7ff ffa0 	bl	80025f0 <NVIC_EncodePriority.constprop.1>
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80026b0:	2380      	movs	r3, #128	; 0x80
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026b2:	490e      	ldr	r1, [pc, #56]	; (80026ec <GPIO_Init+0xcc>)
 80026b4:	0100      	lsls	r0, r0, #4
 80026b6:	b2c0      	uxtb	r0, r0
 80026b8:	f881 0307 	strb.w	r0, [r1, #775]	; 0x307
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80026bc:	600b      	str	r3, [r1, #0]
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026be:	68e0      	ldr	r0, [r4, #12]
    NVIC_EnableIRQ(EXTI1_IRQn);


    NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),8, 0));
 80026c0:	f3c0 2002 	ubfx	r0, r0, #8, #3
 80026c4:	f7ff ff94 	bl	80025f0 <NVIC_EncodePriority.constprop.1>
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80026c8:	f44f 7380 	mov.w	r3, #256	; 0x100
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026cc:	0100      	lsls	r0, r0, #4
 80026ce:	b2c0      	uxtb	r0, r0
 80026d0:	f881 0328 	strb.w	r0, [r1, #808]	; 0x328
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80026d4:	604b      	str	r3, [r1, #4]
    NVIC_EnableIRQ(EXTI15_10_IRQn);
}
 80026d6:	b008      	add	sp, #32
 80026d8:	bd70      	pop	{r4, r5, r6, pc}
 80026da:	bf00      	nop
 80026dc:	40010000 	.word	0x40010000
 80026e0:	040c020e 	.word	0x040c020e
 80026e4:	e000ed00 	.word	0xe000ed00
 80026e8:	40010c00 	.word	0x40010c00
 80026ec:	e000e100 	.word	0xe000e100

080026f0 <EXTI1_IRQHandler>:
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR, ExtiLine);
 80026f0:	2202      	movs	r2, #2
 80026f2:	4b03      	ldr	r3, [pc, #12]	; (8002700 <EXTI1_IRQHandler+0x10>)
 80026f4:	615a      	str	r2, [r3, #20]

void EXTI1_IRQHandler(void)
{
	LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_1);

	button_status = true;
 80026f6:	2201      	movs	r2, #1
 80026f8:	4b02      	ldr	r3, [pc, #8]	; (8002704 <EXTI1_IRQHandler+0x14>)
 80026fa:	701a      	strb	r2, [r3, #0]
 80026fc:	4770      	bx	lr
 80026fe:	bf00      	nop
 8002700:	40010400 	.word	0x40010400
 8002704:	2000135c 	.word	0x2000135c

08002708 <GetButton>:
}

bool GetButton(void)
{
	return button_status;
}
 8002708:	4b01      	ldr	r3, [pc, #4]	; (8002710 <GetButton+0x8>)
 800270a:	7818      	ldrb	r0, [r3, #0]
 800270c:	4770      	bx	lr
 800270e:	bf00      	nop
 8002710:	2000135c 	.word	0x2000135c

08002714 <ClearButton>:

void ClearButton()
{
    button_status = false;
 8002714:	2200      	movs	r2, #0
 8002716:	4b01      	ldr	r3, [pc, #4]	; (800271c <ClearButton+0x8>)
 8002718:	701a      	strb	r2, [r3, #0]
 800271a:	4770      	bx	lr
 800271c:	2000135c 	.word	0x2000135c

08002720 <GetRotateStatus>:
}

bool GetRotateStatus(void)
{
	return rotate_status;
}
 8002720:	4b01      	ldr	r3, [pc, #4]	; (8002728 <GetRotateStatus+0x8>)
 8002722:	7818      	ldrb	r0, [r3, #0]
 8002724:	4770      	bx	lr
 8002726:	bf00      	nop
 8002728:	2000135f 	.word	0x2000135f

0800272c <ClearRotateStatus>:

void ClearRotateStatus()
{
    rotate_status = false;
 800272c:	2200      	movs	r2, #0
 800272e:	4b01      	ldr	r3, [pc, #4]	; (8002734 <ClearRotateStatus+0x8>)
 8002730:	701a      	strb	r2, [r3, #0]
 8002732:	4770      	bx	lr
 8002734:	2000135f 	.word	0x2000135f

08002738 <GetRotatePinB>:
}

bool GetRotatePinB()
{
	return rotate_pin_A;
}
 8002738:	4b01      	ldr	r3, [pc, #4]	; (8002740 <GetRotatePinB+0x8>)
 800273a:	7818      	ldrb	r0, [r3, #0]
 800273c:	4770      	bx	lr
 800273e:	bf00      	nop
 8002740:	2000135d 	.word	0x2000135d

08002744 <GetRotatePinA>:

bool GetRotatePinA()
{
	return rotate_pin_B;
}
 8002744:	4b01      	ldr	r3, [pc, #4]	; (800274c <GetRotatePinA+0x8>)
 8002746:	7818      	ldrb	r0, [r3, #0]
 8002748:	4770      	bx	lr
 800274a:	bf00      	nop
 800274c:	2000135e 	.word	0x2000135e

08002750 <GPIO_Read_Pin>:
  return (READ_REG(GPIOx->IDR));
 8002750:	4b03      	ldr	r3, [pc, #12]	; (8002760 <GPIO_Read_Pin+0x10>)
 8002752:	689b      	ldr	r3, [r3, #8]

uint8_t GPIO_Read_Pin(uint8_t mask)
{
	uint16_t port_bits = LL_GPIO_ReadInputPort(GPIOB);
	return ((port_bits & (1 << mask)) != 0);
 8002754:	b29b      	uxth	r3, r3
 8002756:	fa43 f000 	asr.w	r0, r3, r0
}
 800275a:	f000 0001 	and.w	r0, r0, #1
 800275e:	4770      	bx	lr
 8002760:	40010c00 	.word	0x40010c00

08002764 <EXTI15_10_IRQHandler>:
 8002764:	f44f 6280 	mov.w	r2, #1024	; 0x400
{
 8002768:	b508      	push	{r3, lr}
 800276a:	4b0b      	ldr	r3, [pc, #44]	; (8002798 <EXTI15_10_IRQHandler+0x34>)
	rotate_pin_A = GPIO_Read_Pin(10);
 800276c:	200a      	movs	r0, #10
 800276e:	615a      	str	r2, [r3, #20]
	rotate_status = true;
 8002770:	2201      	movs	r2, #1
 8002772:	4b0a      	ldr	r3, [pc, #40]	; (800279c <EXTI15_10_IRQHandler+0x38>)
 8002774:	701a      	strb	r2, [r3, #0]
	rotate_pin_A = GPIO_Read_Pin(10);
 8002776:	f7ff ffeb 	bl	8002750 <GPIO_Read_Pin>
 800277a:	3000      	adds	r0, #0
 800277c:	bf18      	it	ne
 800277e:	2001      	movne	r0, #1
 8002780:	4b07      	ldr	r3, [pc, #28]	; (80027a0 <EXTI15_10_IRQHandler+0x3c>)
 8002782:	7018      	strb	r0, [r3, #0]
	rotate_pin_B = GPIO_Read_Pin(11);
 8002784:	200b      	movs	r0, #11
 8002786:	f7ff ffe3 	bl	8002750 <GPIO_Read_Pin>
 800278a:	3000      	adds	r0, #0
 800278c:	bf18      	it	ne
 800278e:	2001      	movne	r0, #1
 8002790:	4b04      	ldr	r3, [pc, #16]	; (80027a4 <EXTI15_10_IRQHandler+0x40>)
 8002792:	7018      	strb	r0, [r3, #0]
 8002794:	bd08      	pop	{r3, pc}
 8002796:	bf00      	nop
 8002798:	40010400 	.word	0x40010400
 800279c:	2000135f 	.word	0x2000135f
 80027a0:	2000135d 	.word	0x2000135d
 80027a4:	2000135e 	.word	0x2000135e

080027a8 <EncoderQueueInit>:

xQueueHandle encoder_queue;
EncoderRotateInfo xEncoder_info;

void EncoderQueueInit(void)
{
 80027a8:	b508      	push	{r3, lr}
	encoder_queue = xQueueCreate( 2, sizeof(EncoderRotateInfo));
 80027aa:	2200      	movs	r2, #0
 80027ac:	2104      	movs	r1, #4
 80027ae:	2002      	movs	r0, #2
 80027b0:	f7ff f8ee 	bl	8001990 <xQueueGenericCreate>
 80027b4:	4b01      	ldr	r3, [pc, #4]	; (80027bc <EncoderQueueInit+0x14>)
 80027b6:	6018      	str	r0, [r3, #0]
 80027b8:	bd08      	pop	{r3, pc}
 80027ba:	bf00      	nop
 80027bc:	2000197c 	.word	0x2000197c

080027c0 <EncoderQueue_Send>:
}

void EncoderQueue_Send(uint16_t value, uint8_t button)
{
 80027c0:	b410      	push	{r4}
	const portTickType xTicksToWait = 100 / portTICK_RATE_MS;
	xEncoder_info.button = button;
 80027c2:	4c05      	ldr	r4, [pc, #20]	; (80027d8 <EncoderQueue_Send+0x18>)
	xEncoder_info.state = value;
	xQueueSendToBack(encoder_queue, &xEncoder_info, xTicksToWait);
 80027c4:	2300      	movs	r3, #0
	xEncoder_info.state = value;
 80027c6:	8020      	strh	r0, [r4, #0]
	xQueueSendToBack(encoder_queue, &xEncoder_info, xTicksToWait);
 80027c8:	4804      	ldr	r0, [pc, #16]	; (80027dc <EncoderQueue_Send+0x1c>)
	xEncoder_info.button = button;
 80027ca:	70a1      	strb	r1, [r4, #2]
	xQueueSendToBack(encoder_queue, &xEncoder_info, xTicksToWait);
 80027cc:	2264      	movs	r2, #100	; 0x64
 80027ce:	4621      	mov	r1, r4
 80027d0:	6800      	ldr	r0, [r0, #0]
}
 80027d2:	bc10      	pop	{r4}
	xQueueSendToBack(encoder_queue, &xEncoder_info, xTicksToWait);
 80027d4:	f7ff b8fe 	b.w	80019d4 <xQueueGenericSend>
 80027d8:	20001980 	.word	0x20001980
 80027dc:	2000197c 	.word	0x2000197c

080027e0 <EncoderQueue_Receive>:

EncoderRotateInfo EncoderQueue_Receive(void)
{
	EncoderRotateInfo value;
	xQueueReceive(encoder_queue, &value, 0);
 80027e0:	2300      	movs	r3, #0
{
 80027e2:	b507      	push	{r0, r1, r2, lr}
	xQueueReceive(encoder_queue, &value, 0);
 80027e4:	4808      	ldr	r0, [pc, #32]	; (8002808 <EncoderQueue_Receive+0x28>)
 80027e6:	461a      	mov	r2, r3
 80027e8:	4669      	mov	r1, sp
 80027ea:	6800      	ldr	r0, [r0, #0]
 80027ec:	f7ff f9a8 	bl	8001b40 <xQueueGenericReceive>
	return value;
 80027f0:	2000      	movs	r0, #0
 80027f2:	9b00      	ldr	r3, [sp, #0]
 80027f4:	b29a      	uxth	r2, r3
 80027f6:	f362 000f 	bfi	r0, r2, #0, #16
 80027fa:	0c1b      	lsrs	r3, r3, #16
 80027fc:	f363 401f 	bfi	r0, r3, #16, #16
}
 8002800:	b003      	add	sp, #12
 8002802:	f85d fb04 	ldr.w	pc, [sp], #4
 8002806:	bf00      	nop
 8002808:	2000197c 	.word	0x2000197c

0800280c <EncoderQueue_IsElements>:
bool EncoderQueue_IsElements(void)
{
 800280c:	b508      	push	{r3, lr}
	if(uxQueueMessagesWaiting(encoder_queue) > 0)
 800280e:	4b04      	ldr	r3, [pc, #16]	; (8002820 <EncoderQueue_IsElements+0x14>)
 8002810:	6818      	ldr	r0, [r3, #0]
 8002812:	f7ff fa59 	bl	8001cc8 <uxQueueMessagesWaiting>
	{
		return true;
	}
	return false;
}
 8002816:	3000      	adds	r0, #0
 8002818:	bf18      	it	ne
 800281a:	2001      	movne	r0, #1
 800281c:	bd08      	pop	{r3, pc}
 800281e:	bf00      	nop
 8002820:	2000197c 	.word	0x2000197c

08002824 <pxEncoder>:
#include "encoder_queue.h"
#include "encoder.h"
#include "cmsis_os.h"

static void pxEncoder(void * arg)
{
 8002824:	b508      	push	{r3, lr}
	EncoderInit();
 8002826:	f7fd ff73 	bl	8000710 <EncoderInit>
			case eButton:
			{
				encoder_button_step++;
				if(encoder_button_step > 4)
				{
					encoder_button_step = 0;
 800282a:	2500      	movs	r5, #0
				EncoderQueue_Send(-1000, encoder_button_step);
				break;
			}
			case eRight:
			{
				EncoderQueue_Send(1000, encoder_button_step);
 800282c:	4c0e      	ldr	r4, [pc, #56]	; (8002868 <pxEncoder+0x44>)
		switch(Encoder_State())
 800282e:	f7fd ff71 	bl	8000714 <Encoder_State>
 8002832:	2802      	cmp	r0, #2
 8002834:	d014      	beq.n	8002860 <pxEncoder+0x3c>
 8002836:	2803      	cmp	r0, #3
 8002838:	d007      	beq.n	800284a <pxEncoder+0x26>
 800283a:	2801      	cmp	r0, #1
 800283c:	d10c      	bne.n	8002858 <pxEncoder+0x34>
				EncoderQueue_Send(-1000, encoder_button_step);
 800283e:	f64f 4018 	movw	r0, #64536	; 0xfc18
 8002842:	7821      	ldrb	r1, [r4, #0]
				EncoderQueue_Send(1000, encoder_button_step);
 8002844:	f7ff ffbc 	bl	80027c0 <EncoderQueue_Send>
				break;
 8002848:	e006      	b.n	8002858 <pxEncoder+0x34>
				encoder_button_step++;
 800284a:	7823      	ldrb	r3, [r4, #0]
 800284c:	3301      	adds	r3, #1
 800284e:	b2db      	uxtb	r3, r3
				if(encoder_button_step > 4)
 8002850:	2b04      	cmp	r3, #4
				encoder_button_step++;
 8002852:	bf94      	ite	ls
 8002854:	7023      	strbls	r3, [r4, #0]
					encoder_button_step = 0;
 8002856:	7025      	strbhi	r5, [r4, #0]
			}
			default: break;
		}
		osDelay(5);
 8002858:	2005      	movs	r0, #5
 800285a:	f7fe fd8d 	bl	8001378 <osDelay>
		switch(Encoder_State())
 800285e:	e7e6      	b.n	800282e <pxEncoder+0xa>
				EncoderQueue_Send(1000, encoder_button_step);
 8002860:	7821      	ldrb	r1, [r4, #0]
 8002862:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002866:	e7ed      	b.n	8002844 <pxEncoder+0x20>
 8002868:	20001360 	.word	0x20001360

0800286c <EncoderTaskInit>:
	}
}

void EncoderTaskInit(void)
{
	xTaskCreate(pxEncoder, "Encoder", configMINIMAL_STACK_SIZE, NULL, osPriorityNormal, NULL);
 800286c:	2300      	movs	r3, #0
{
 800286e:	b507      	push	{r0, r1, r2, lr}
	xTaskCreate(pxEncoder, "Encoder", configMINIMAL_STACK_SIZE, NULL, osPriorityNormal, NULL);
 8002870:	2280      	movs	r2, #128	; 0x80
 8002872:	9301      	str	r3, [sp, #4]
 8002874:	9300      	str	r3, [sp, #0]
 8002876:	4903      	ldr	r1, [pc, #12]	; (8002884 <EncoderTaskInit+0x18>)
 8002878:	4803      	ldr	r0, [pc, #12]	; (8002888 <EncoderTaskInit+0x1c>)
 800287a:	f7ff fa9b 	bl	8001db4 <xTaskCreate>
}
 800287e:	b003      	add	sp, #12
 8002880:	f85d fb04 	ldr.w	pc, [sp], #4
 8002884:	08003f81 	.word	0x08003f81
 8002888:	08002825 	.word	0x08002825

0800288c <pxESP>:
	}
	return 1;
}

static void pxESP(void * arg)
{
 800288c:	b508      	push	{r3, lr}
	StatusLedInit();
 800288e:	f000 fa6b 	bl	8002d68 <StatusLedInit>
	ESPInit();
 8002892:	f7fd fdf5 	bl	8000480 <ESPInit>
	while((ESP_SetModeSoftAP()==0) || (ESP_SetParamsSoftAP("ESP", "12345678")==0) || (ESP_StartTCPServer(80)==0))
 8002896:	4d13      	ldr	r5, [pc, #76]	; (80028e4 <pxESP+0x58>)
 8002898:	4e13      	ldr	r6, [pc, #76]	; (80028e8 <pxESP+0x5c>)
		gMissConnection++;
 800289a:	4c14      	ldr	r4, [pc, #80]	; (80028ec <pxESP+0x60>)
	while((ESP_SetModeSoftAP()==0) || (ESP_SetParamsSoftAP("ESP", "12345678")==0) || (ESP_StartTCPServer(80)==0))
 800289c:	f7fd fee6 	bl	800066c <ESP_SetModeSoftAP>
 80028a0:	b158      	cbz	r0, 80028ba <pxESP+0x2e>
 80028a2:	4629      	mov	r1, r5
 80028a4:	4630      	mov	r0, r6
 80028a6:	f7fd fe8d 	bl	80005c4 <ESP_SetParamsSoftAP>
 80028aa:	b130      	cbz	r0, 80028ba <pxESP+0x2e>
 80028ac:	2050      	movs	r0, #80	; 0x50
 80028ae:	f7fd fe59 	bl	8000564 <ESP_StartTCPServer>
 80028b2:	b110      	cbz	r0, 80028ba <pxESP+0x2e>

	if(!espStart(5))
	{
		ErrorBlink();
	}
	else StatusLedON();
 80028b4:	f000 fa86 	bl	8002dc4 <StatusLedON>
 80028b8:	e009      	b.n	80028ce <pxESP+0x42>
		gMissConnection++;
 80028ba:	7823      	ldrb	r3, [r4, #0]
 80028bc:	3301      	adds	r3, #1
 80028be:	7023      	strb	r3, [r4, #0]
		ESP_Resset();
 80028c0:	f7fd fde5 	bl	800048e <ESP_Resset>
		if(gMissConnection >= fails)
 80028c4:	7823      	ldrb	r3, [r4, #0]
 80028c6:	2b04      	cmp	r3, #4
 80028c8:	dde8      	ble.n	800289c <pxESP+0x10>
		ErrorBlink();
 80028ca:	f000 fa83 	bl	8002dd4 <ErrorBlink>

	while(1)
	{
		ESP_Request(PAGES, FUNCTIONS, 2);
 80028ce:	4d08      	ldr	r5, [pc, #32]	; (80028f0 <pxESP+0x64>)
 80028d0:	4c08      	ldr	r4, [pc, #32]	; (80028f4 <pxESP+0x68>)
 80028d2:	4620      	mov	r0, r4
 80028d4:	2202      	movs	r2, #2
 80028d6:	4629      	mov	r1, r5
 80028d8:	f7fe f834 	bl	8000944 <ESP_Request>
		osDelay(10);
 80028dc:	200a      	movs	r0, #10
 80028de:	f7fe fd4b 	bl	8001378 <osDelay>
 80028e2:	e7f6      	b.n	80028d2 <pxESP+0x46>
 80028e4:	08003f89 	.word	0x08003f89
 80028e8:	08003f92 	.word	0x08003f92
 80028ec:	20001361 	.word	0x20001361
 80028f0:	08003d40 	.word	0x08003d40
 80028f4:	20000000 	.word	0x20000000

080028f8 <ESPTaskInit>:
	}
}


void ESPTaskInit(void)
{
 80028f8:	b507      	push	{r0, r1, r2, lr}
	xTaskCreate(pxESP, "ESP", configMINIMAL_STACK_SIZE, NULL, osPriorityAboveNormal, NULL);
 80028fa:	2300      	movs	r3, #0
 80028fc:	2201      	movs	r2, #1
 80028fe:	4905      	ldr	r1, [pc, #20]	; (8002914 <ESPTaskInit+0x1c>)
 8002900:	e88d 000c 	stmia.w	sp, {r2, r3}
 8002904:	4804      	ldr	r0, [pc, #16]	; (8002918 <ESPTaskInit+0x20>)
 8002906:	2280      	movs	r2, #128	; 0x80
 8002908:	f7ff fa54 	bl	8001db4 <xTaskCreate>
}
 800290c:	b003      	add	sp, #12
 800290e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002912:	bf00      	nop
 8002914:	08003f92 	.word	0x08003f92
 8002918:	0800288d 	.word	0x0800288d

0800291c <LL_ADC_SetChannelSamplingTime.constprop.0>:
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
 800291c:	b510      	push	{r4, lr}
 800291e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002922:	fa93 f2a3 	rbit	r2, r3
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 8002926:	fab2 f282 	clz	r2, r2
 800292a:	4c0b      	ldr	r4, [pc, #44]	; (8002958 <LL_ADC_SetChannelSamplingTime.constprop.0+0x3c>)
 800292c:	40d3      	lsrs	r3, r2
 800292e:	f04f 70f8 	mov.w	r0, #32505856	; 0x1f00000
 8002932:	fa90 f1a0 	rbit	r1, r0
  MODIFY_REG(*preg,
 8002936:	fab1 f281 	clz	r2, r1
 800293a:	fa90 f0a0 	rbit	r0, r0
 800293e:	f44f 0140 	mov.w	r1, #12582912	; 0xc00000
 8002942:	40d1      	lsrs	r1, r2
 8002944:	2207      	movs	r2, #7
 8002946:	fa02 f101 	lsl.w	r1, r2, r1
 800294a:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
 800294e:	ea22 0201 	bic.w	r2, r2, r1
 8002952:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
 8002956:	bd10      	pop	{r4, pc}
 8002958:	4001240c 	.word	0x4001240c

0800295c <MX_ADC1_Init>:
#include "ldr_driver.h"

uint16_t ADC1_value = 0;

void MX_ADC1_Init(void)
{
 800295c:	b530      	push	{r4, r5, lr}
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 800295e:	2400      	movs	r4, #0
{
 8002960:	b091      	sub	sp, #68	; 0x44
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8002962:	4621      	mov	r1, r4
 8002964:	2214      	movs	r2, #20
 8002966:	a806      	add	r0, sp, #24
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8002968:	9404      	str	r4, [sp, #16]
 800296a:	9405      	str	r4, [sp, #20]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 800296c:	9401      	str	r4, [sp, #4]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 800296e:	f000 fc9a 	bl	80032a6 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002972:	4621      	mov	r1, r4
 8002974:	2214      	movs	r2, #20
 8002976:	a80b      	add	r0, sp, #44	; 0x2c
 8002978:	f000 fc95 	bl	80032a6 <memset>
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800297c:	4b2d      	ldr	r3, [pc, #180]	; (8002a34 <MX_ADC1_Init+0xd8>)
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
  ADC_InitStruct.SequencersScanMode = LL_ADC_SEQ_SCAN_DISABLE;
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 800297e:	4d2e      	ldr	r5, [pc, #184]	; (8002a38 <MX_ADC1_Init+0xdc>)
 8002980:	699a      	ldr	r2, [r3, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002982:	a90b      	add	r1, sp, #44	; 0x2c
 8002984:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002988:	619a      	str	r2, [r3, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800298a:	699a      	ldr	r2, [r3, #24]
 800298c:	482b      	ldr	r0, [pc, #172]	; (8002a3c <MX_ADC1_Init+0xe0>)
 800298e:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8002992:	9203      	str	r2, [sp, #12]
  (void)tmpreg;
 8002994:	9a03      	ldr	r2, [sp, #12]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002996:	699a      	ldr	r2, [r3, #24]
 8002998:	f042 0204 	orr.w	r2, r2, #4
 800299c:	619a      	str	r2, [r3, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800299e:	699b      	ldr	r3, [r3, #24]
 80029a0:	f003 0304 	and.w	r3, r3, #4
 80029a4:	9302      	str	r3, [sp, #8]
  (void)tmpreg;
 80029a6:	9b02      	ldr	r3, [sp, #8]
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;
 80029a8:	f241 0310 	movw	r3, #4112	; 0x1010
 80029ac:	930b      	str	r3, [sp, #44]	; 0x2c
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029ae:	f7fe fa6d 	bl	8000e8c <LL_GPIO_Init>
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 80029b2:	a904      	add	r1, sp, #16
 80029b4:	4628      	mov	r0, r5
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 80029b6:	9404      	str	r4, [sp, #16]
  ADC_InitStruct.SequencersScanMode = LL_ADC_SEQ_SCAN_DISABLE;
 80029b8:	9405      	str	r4, [sp, #20]
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 80029ba:	f7fe f9d9 	bl	8000d70 <LL_ADC_Init>
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 80029be:	a910      	add	r1, sp, #64	; 0x40
 80029c0:	f841 4d3c 	str.w	r4, [r1, #-60]!
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 80029c4:	4628      	mov	r0, r5
 80029c6:	f7fe f9bd 	bl	8000d44 <LL_ADC_CommonInit>

  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 80029ca:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_SCAN_DISABLE;
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 80029ce:	a906      	add	r1, sp, #24
 80029d0:	4628      	mov	r0, r5
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 80029d2:	9306      	str	r3, [sp, #24]
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 80029d4:	9407      	str	r4, [sp, #28]
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_SCAN_DISABLE;
 80029d6:	9408      	str	r4, [sp, #32]
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 80029d8:	9409      	str	r4, [sp, #36]	; 0x24
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 80029da:	940a      	str	r4, [sp, #40]	; 0x28
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 80029dc:	f7fe f9db 	bl	8000d96 <LL_ADC_REG_Init>
 80029e0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80029e4:	fa93 f3a3 	rbit	r3, r3
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 80029e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80029ec:	fab3 f383 	clz	r3, r3
 80029f0:	4913      	ldr	r1, [pc, #76]	; (8002a40 <MX_ADC1_Init+0xe4>)
 80029f2:	40da      	lsrs	r2, r3
  MODIFY_REG(*preg,
 80029f4:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
 80029f8:	f023 031f 	bic.w	r3, r3, #31
 80029fc:	f043 0304 	orr.w	r3, r3, #4
 8002a00:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_4);
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_4, LL_ADC_SAMPLINGTIME_1CYCLE_5);
 8002a04:	f7ff ff8a 	bl	800291c <LL_ADC_SetChannelSamplingTime.constprop.0>
 8002a08:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a0c:	4b0d      	ldr	r3, [pc, #52]	; (8002a44 <MX_ADC1_Init+0xe8>)
 8002a0e:	68db      	ldr	r3, [r3, #12]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a10:	4b0d      	ldr	r3, [pc, #52]	; (8002a48 <MX_ADC1_Init+0xec>)
 8002a12:	f883 4312 	strb.w	r4, [r3, #786]	; 0x312
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002a16:	601a      	str	r2, [r3, #0]
{
  /* Note: on this STM32 serie, there is no flag ADC group regular           */
  /*       end of unitary conversion.                                         */
  /*       Flag noted as "EOC" is corresponding to flag "EOS"                 */
  /*       in other STM32 families).                                          */
  SET_BIT(ADCx->CR1, ADC_CR1_EOCIE);
 8002a18:	686b      	ldr	r3, [r5, #4]
 8002a1a:	f043 0320 	orr.w	r3, r3, #32
 8002a1e:	606b      	str	r3, [r5, #4]
  return (READ_BIT(ADCx->CR2, ADC_CR2_ADON) == (ADC_CR2_ADON));
 8002a20:	68ab      	ldr	r3, [r5, #8]
  /* ADC1 interrupt Init */
  NVIC_SetPriority(ADC1_2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
  NVIC_EnableIRQ(ADC1_2_IRQn);
  LL_ADC_EnableIT_EOS(ADC1);

  if (LL_ADC_IsEnabled(ADC1) == 0)
 8002a22:	07db      	lsls	r3, r3, #31
  SET_BIT(ADCx->CR2, ADC_CR2_ADON);
 8002a24:	bf5e      	ittt	pl
 8002a26:	68ab      	ldrpl	r3, [r5, #8]
 8002a28:	f043 0301 	orrpl.w	r3, r3, #1
 8002a2c:	60ab      	strpl	r3, [r5, #8]
  {
	  LL_ADC_Enable(ADC1);
  }
}
 8002a2e:	b011      	add	sp, #68	; 0x44
 8002a30:	bd30      	pop	{r4, r5, pc}
 8002a32:	bf00      	nop
 8002a34:	40021000 	.word	0x40021000
 8002a38:	40012400 	.word	0x40012400
 8002a3c:	40010800 	.word	0x40010800
 8002a40:	4001242c 	.word	0x4001242c
 8002a44:	e000ed00 	.word	0xe000ed00
 8002a48:	e000e100 	.word	0xe000e100

08002a4c <ADC1_Activate>:

void ADC1_Activate(void)
{
 8002a4c:	b510      	push	{r4, lr}
  return (READ_BIT(ADCx->CR2, ADC_CR2_ADON) == (ADC_CR2_ADON));
 8002a4e:	4c0a      	ldr	r4, [pc, #40]	; (8002a78 <ADC1_Activate+0x2c>)
 8002a50:	68a3      	ldr	r3, [r4, #8]
	if (LL_ADC_IsEnabled(ADC1) == 1)
 8002a52:	07da      	lsls	r2, r3, #31
 8002a54:	d50f      	bpl.n	8002a76 <ADC1_Activate+0x2a>
	{
		LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_4, LL_ADC_SAMPLINGTIME_1CYCLE_5);
 8002a56:	f7ff ff61 	bl	800291c <LL_ADC_SetChannelSamplingTime.constprop.0>
  SET_BIT(ADCx->CR2, ADC_CR2_ADON);
 8002a5a:	68a3      	ldr	r3, [r4, #8]
		LL_ADC_Enable(ADC1);
		LL_mDelay(1);
 8002a5c:	2001      	movs	r0, #1
 8002a5e:	f043 0301 	orr.w	r3, r3, #1
 8002a62:	60a3      	str	r3, [r4, #8]
 8002a64:	f7fe fc50 	bl	8001308 <LL_mDelay>
  SET_BIT(ADCx->CR2, ADC_CR2_CAL);
 8002a68:	68a3      	ldr	r3, [r4, #8]
 8002a6a:	f043 0304 	orr.w	r3, r3, #4
 8002a6e:	60a3      	str	r3, [r4, #8]
  return (READ_BIT(ADCx->CR2, ADC_CR2_CAL) == (ADC_CR2_CAL));
 8002a70:	68a3      	ldr	r3, [r4, #8]

	    LL_ADC_StartCalibration(ADC1);
	    while (LL_ADC_IsCalibrationOnGoing(ADC1) != 0);
 8002a72:	075b      	lsls	r3, r3, #29
 8002a74:	d4fc      	bmi.n	8002a70 <ADC1_Activate+0x24>
 8002a76:	bd10      	pop	{r4, pc}
 8002a78:	40012400 	.word	0x40012400

08002a7c <ADC1_2_IRQHandler>:
  return (READ_BIT(ADCx->SR, LL_ADC_FLAG_EOS) == (LL_ADC_FLAG_EOS));
 8002a7c:	4b05      	ldr	r3, [pc, #20]	; (8002a94 <ADC1_2_IRQHandler+0x18>)
 8002a7e:	681a      	ldr	r2, [r3, #0]
	}
}

void ADC1_2_IRQHandler(void)
{
  if(LL_ADC_IsActiveFlag_EOS(ADC1) != 0)
 8002a80:	0792      	lsls	r2, r2, #30
 8002a82:	d505      	bpl.n	8002a90 <ADC1_2_IRQHandler+0x14>
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_EOS);
 8002a84:	f06f 0202 	mvn.w	r2, #2
 8002a88:	601a      	str	r2, [r3, #0]
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 8002a8a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  {
    LL_ADC_ClearFlag_EOS(ADC1);

    ADC1_value = LL_ADC_REG_ReadConversionData12(ADC1);
 8002a8c:	4b02      	ldr	r3, [pc, #8]	; (8002a98 <ADC1_2_IRQHandler+0x1c>)
 8002a8e:	801a      	strh	r2, [r3, #0]
 8002a90:	4770      	bx	lr
 8002a92:	bf00      	nop
 8002a94:	40012400 	.word	0x40012400
 8002a98:	20001362 	.word	0x20001362

08002a9c <ADC1_Get>:
}

uint16_t ADC1_Get()
{
	return ADC1_value;
}
 8002a9c:	4b01      	ldr	r3, [pc, #4]	; (8002aa4 <ADC1_Get+0x8>)
 8002a9e:	8818      	ldrh	r0, [r3, #0]
 8002aa0:	4770      	bx	lr
 8002aa2:	bf00      	nop
 8002aa4:	20001362 	.word	0x20001362

08002aa8 <LDRQueueInit>:

xQueueHandle ldr_queue;

void LDRQueueInit(void)
{
	  ldr_queue = xQueueCreate(2, sizeof(uint16_t));
 8002aa8:	2102      	movs	r1, #2
{
 8002aaa:	b508      	push	{r3, lr}
	  ldr_queue = xQueueCreate(2, sizeof(uint16_t));
 8002aac:	2200      	movs	r2, #0
 8002aae:	4608      	mov	r0, r1
 8002ab0:	f7fe ff6e 	bl	8001990 <xQueueGenericCreate>
 8002ab4:	4b01      	ldr	r3, [pc, #4]	; (8002abc <LDRQueueInit+0x14>)
 8002ab6:	6018      	str	r0, [r3, #0]
 8002ab8:	bd08      	pop	{r3, pc}
 8002aba:	bf00      	nop
 8002abc:	20001984 	.word	0x20001984

08002ac0 <LDRQueue_Send>:
}

void LDRQueue_Send(uint16_t value)
{
 8002ac0:	b507      	push	{r0, r1, r2, lr}
 8002ac2:	a902      	add	r1, sp, #8
 8002ac4:	f821 0d02 	strh.w	r0, [r1, #-2]!
	const portTickType xTicksToWait = 100 / portTICK_RATE_MS;
	xQueueSendToBack(ldr_queue, &value, xTicksToWait);
 8002ac8:	4804      	ldr	r0, [pc, #16]	; (8002adc <LDRQueue_Send+0x1c>)
 8002aca:	2300      	movs	r3, #0
 8002acc:	2264      	movs	r2, #100	; 0x64
 8002ace:	6800      	ldr	r0, [r0, #0]
 8002ad0:	f7fe ff80 	bl	80019d4 <xQueueGenericSend>
}
 8002ad4:	b003      	add	sp, #12
 8002ad6:	f85d fb04 	ldr.w	pc, [sp], #4
 8002ada:	bf00      	nop
 8002adc:	20001984 	.word	0x20001984

08002ae0 <LDRQueue_Receive>:

uint16_t LDRQueue_Receive(void)
{
	uint16_t value;
	xQueueReceive(ldr_queue, &value, 0);
 8002ae0:	2300      	movs	r3, #0
{
 8002ae2:	b507      	push	{r0, r1, r2, lr}
	xQueueReceive(ldr_queue, &value, 0);
 8002ae4:	4805      	ldr	r0, [pc, #20]	; (8002afc <LDRQueue_Receive+0x1c>)
 8002ae6:	461a      	mov	r2, r3
 8002ae8:	f10d 0106 	add.w	r1, sp, #6
 8002aec:	6800      	ldr	r0, [r0, #0]
 8002aee:	f7ff f827 	bl	8001b40 <xQueueGenericReceive>
	return value;
}
 8002af2:	f8bd 0006 	ldrh.w	r0, [sp, #6]
 8002af6:	b003      	add	sp, #12
 8002af8:	f85d fb04 	ldr.w	pc, [sp], #4
 8002afc:	20001984 	.word	0x20001984

08002b00 <LDRQueue_IsElements>:

bool LDRQueue_IsElements(void)
{
 8002b00:	b508      	push	{r3, lr}
	if(uxQueueMessagesWaiting(ldr_queue) > 0)
 8002b02:	4b04      	ldr	r3, [pc, #16]	; (8002b14 <LDRQueue_IsElements+0x14>)
 8002b04:	6818      	ldr	r0, [r3, #0]
 8002b06:	f7ff f8df 	bl	8001cc8 <uxQueueMessagesWaiting>
	{
		return true;
	}
	return false;
}
 8002b0a:	3000      	adds	r0, #0
 8002b0c:	bf18      	it	ne
 8002b0e:	2001      	movne	r0, #1
 8002b10:	bd08      	pop	{r3, pc}
 8002b12:	bf00      	nop
 8002b14:	20001984 	.word	0x20001984

08002b18 <pxLDR>:
#include "ldr.h"
#include "ldr_queue.h"
#include "cmsis_os.h"

static void pxLDR(void * arg)
{
 8002b18:	b508      	push	{r3, lr}
	LDRInit();
 8002b1a:	f7fd fe14 	bl	8000746 <LDRInit>
	while(1)
	{
		uint16_t adc_value = LDR_Get();
 8002b1e:	f7fd fe14 	bl	800074a <LDR_Get>
		LDRQueue_Send(adc_value);
 8002b22:	f7ff ffcd 	bl	8002ac0 <LDRQueue_Send>
		osDelay(100);
 8002b26:	2064      	movs	r0, #100	; 0x64
 8002b28:	f7fe fc26 	bl	8001378 <osDelay>
 8002b2c:	e7f7      	b.n	8002b1e <pxLDR+0x6>
	...

08002b30 <LDRTaskInit>:
	}
}

void LDRTaskInit(void)
{
	xTaskCreate(pxLDR, "LDR", configMINIMAL_STACK_SIZE, NULL, osPriorityNormal, NULL);
 8002b30:	2300      	movs	r3, #0
{
 8002b32:	b507      	push	{r0, r1, r2, lr}
	xTaskCreate(pxLDR, "LDR", configMINIMAL_STACK_SIZE, NULL, osPriorityNormal, NULL);
 8002b34:	2280      	movs	r2, #128	; 0x80
 8002b36:	9301      	str	r3, [sp, #4]
 8002b38:	9300      	str	r3, [sp, #0]
 8002b3a:	4903      	ldr	r1, [pc, #12]	; (8002b48 <LDRTaskInit+0x18>)
 8002b3c:	4803      	ldr	r0, [pc, #12]	; (8002b4c <LDRTaskInit+0x1c>)
 8002b3e:	f7ff f939 	bl	8001db4 <xTaskCreate>
}
 8002b42:	b003      	add	sp, #12
 8002b44:	f85d fb04 	ldr.w	pc, [sp], #4
 8002b48:	08003f96 	.word	0x08003f96
 8002b4c:	08002b19 	.word	0x08002b19

08002b50 <MX_TIM4_Init>:
#include "led_driver.h"

void MX_TIM4_Init(void)
{
 8002b50:	b5f0      	push	{r4, r5, r6, r7, lr}
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002b52:	2414      	movs	r4, #20
{
 8002b54:	b095      	sub	sp, #84	; 0x54
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002b56:	4622      	mov	r2, r4
 8002b58:	2100      	movs	r1, #0
 8002b5a:	a802      	add	r0, sp, #8
  SET_BIT(RCC->APB1ENR, Periphs);
 8002b5c:	4e3e      	ldr	r6, [pc, #248]	; (8002c58 <MX_TIM4_Init+0x108>)
 8002b5e:	f000 fba2 	bl	80032a6 <memset>
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8002b62:	2220      	movs	r2, #32
 8002b64:	2100      	movs	r1, #0
 8002b66:	a80c      	add	r0, sp, #48	; 0x30
 8002b68:	f000 fb9d 	bl	80032a6 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b6c:	4622      	mov	r2, r4
 8002b6e:	2100      	movs	r1, #0
 8002b70:	a807      	add	r0, sp, #28
 8002b72:	f000 fb98 	bl	80032a6 <memset>
 8002b76:	69f3      	ldr	r3, [r6, #28]

  TIM_InitStruct.Prescaler = 0;
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
  TIM_InitStruct.Autoreload = 65535;
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8002b78:	4c38      	ldr	r4, [pc, #224]	; (8002c5c <MX_TIM4_Init+0x10c>)
 8002b7a:	f043 0304 	orr.w	r3, r3, #4
 8002b7e:	61f3      	str	r3, [r6, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002b80:	69f3      	ldr	r3, [r6, #28]
 8002b82:	a902      	add	r1, sp, #8
 8002b84:	f003 0304 	and.w	r3, r3, #4
 8002b88:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8002b8a:	9b01      	ldr	r3, [sp, #4]
  TIM_InitStruct.Autoreload = 65535;
 8002b8c:	f64f 73ff 	movw	r3, #65535	; 0xffff
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8002b90:	4620      	mov	r0, r4
  TIM_InitStruct.Autoreload = 65535;
 8002b92:	9304      	str	r3, [sp, #16]
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8002b94:	f7fe fa58 	bl	8001048 <LL_TIM_Init>
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8002b98:	6823      	ldr	r3, [r4, #0]
  LL_TIM_EnableARRPreload(TIM4);

  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8002b9a:	2500      	movs	r5, #0
 8002b9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ba0:	6023      	str	r3, [r4, #0]
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8002ba2:	2360      	movs	r3, #96	; 0x60
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8002ba4:	950d      	str	r5, [sp, #52]	; 0x34
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8002ba6:	930c      	str	r3, [sp, #48]	; 0x30
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8002ba8:	950e      	str	r5, [sp, #56]	; 0x38
  return (uint32_t)(READ_REG(TIMx->ARR));
 8002baa:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  TIM_OC_InitStruct.CompareValue = LL_TIM_GetAutoReload(TIM4);
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
  TIM_OC_InitStruct.OCNPolarity  = LL_TIM_OCPOLARITY_HIGH;
  TIM_OC_InitStruct.OCIdleState  = LL_TIM_OCIDLESTATE_LOW;
  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8002bac:	aa0c      	add	r2, sp, #48	; 0x30
 8002bae:	2101      	movs	r1, #1
 8002bb0:	4620      	mov	r0, r4
  TIM_OC_InitStruct.CompareValue = LL_TIM_GetAutoReload(TIM4);
 8002bb2:	930f      	str	r3, [sp, #60]	; 0x3c
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8002bb4:	9510      	str	r5, [sp, #64]	; 0x40
  TIM_OC_InitStruct.OCNPolarity  = LL_TIM_OCPOLARITY_HIGH;
 8002bb6:	9511      	str	r5, [sp, #68]	; 0x44
  TIM_OC_InitStruct.OCIdleState  = LL_TIM_OCIDLESTATE_LOW;
 8002bb8:	9512      	str	r5, [sp, #72]	; 0x48
  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 8002bba:	9513      	str	r5, [sp, #76]	; 0x4c
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8002bbc:	f7fe fa7c 	bl	80010b8 <LL_TIM_OC_Init>
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8002bc0:	69a3      	ldr	r3, [r4, #24]

  LL_TIM_OC_DisableFast(TIM4, LL_TIM_CHANNEL_CH1);
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8002bc2:	aa0c      	add	r2, sp, #48	; 0x30
 8002bc4:	f023 0304 	bic.w	r3, r3, #4
 8002bc8:	61a3      	str	r3, [r4, #24]
 8002bca:	2110      	movs	r1, #16
 8002bcc:	4620      	mov	r0, r4
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8002bce:	950d      	str	r5, [sp, #52]	; 0x34
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8002bd0:	950e      	str	r5, [sp, #56]	; 0x38
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8002bd2:	f7fe fa71 	bl	80010b8 <LL_TIM_OC_Init>
 8002bd6:	69a3      	ldr	r3, [r4, #24]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8002bd8:	4f21      	ldr	r7, [pc, #132]	; (8002c60 <MX_TIM4_Init+0x110>)
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8002bda:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002bde:	61a3      	str	r3, [r4, #24]

  LL_TIM_OC_DisableFast(TIM4, LL_TIM_CHANNEL_CH2);
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8002be0:	aa0c      	add	r2, sp, #48	; 0x30
 8002be2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002be6:	4620      	mov	r0, r4
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8002be8:	950d      	str	r5, [sp, #52]	; 0x34
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8002bea:	950e      	str	r5, [sp, #56]	; 0x38
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8002bec:	f7fe fa64 	bl	80010b8 <LL_TIM_OC_Init>
 8002bf0:	687b      	ldr	r3, [r7, #4]
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7|LL_GPIO_PIN_8;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bf2:	a907      	add	r1, sp, #28
 8002bf4:	f023 0304 	bic.w	r3, r3, #4
 8002bf8:	607b      	str	r3, [r7, #4]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8002bfa:	6863      	ldr	r3, [r4, #4]
 8002bfc:	4819      	ldr	r0, [pc, #100]	; (8002c64 <MX_TIM4_Init+0x114>)
 8002bfe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c02:	6063      	str	r3, [r4, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8002c04:	68a3      	ldr	r3, [r4, #8]
 8002c06:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002c0a:	60a3      	str	r3, [r4, #8]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002c0c:	69b3      	ldr	r3, [r6, #24]
 8002c0e:	f043 0308 	orr.w	r3, r3, #8
 8002c12:	61b3      	str	r3, [r6, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002c14:	69b3      	ldr	r3, [r6, #24]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002c16:	950a      	str	r5, [sp, #40]	; 0x28
 8002c18:	f003 0308 	and.w	r3, r3, #8
 8002c1c:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8002c1e:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7|LL_GPIO_PIN_8;
 8002c20:	4b11      	ldr	r3, [pc, #68]	; (8002c68 <MX_TIM4_Init+0x118>)
 8002c22:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002c24:	2309      	movs	r3, #9
 8002c26:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8002c28:	2303      	movs	r3, #3
 8002c2a:	9309      	str	r3, [sp, #36]	; 0x24
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c2c:	f7fe f92e 	bl	8000e8c <LL_GPIO_Init>
  SET_BIT(TIMx->CCER, Channels);
 8002c30:	6a23      	ldr	r3, [r4, #32]
 8002c32:	f443 7388 	orr.w	r3, r3, #272	; 0x110
 8002c36:	f043 0301 	orr.w	r3, r3, #1
 8002c3a:	6223      	str	r3, [r4, #32]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8002c3c:	6823      	ldr	r3, [r4, #0]
 8002c3e:	f043 0301 	orr.w	r3, r3, #1
 8002c42:	6023      	str	r3, [r4, #0]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8002c44:	6963      	ldr	r3, [r4, #20]
 8002c46:	f043 0301 	orr.w	r3, r3, #1
 8002c4a:	6163      	str	r3, [r4, #20]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8002c4c:	6365      	str	r5, [r4, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8002c4e:	63a5      	str	r5, [r4, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8002c50:	63e5      	str	r5, [r4, #60]	; 0x3c
  LL_TIM_GenerateEvent_UPDATE(TIM4);

  LL_TIM_OC_SetCompareCH1(TIM4, 0);
  LL_TIM_OC_SetCompareCH2(TIM4, 0);
  LL_TIM_OC_SetCompareCH3(TIM4, 0);
}
 8002c52:	b015      	add	sp, #84	; 0x54
 8002c54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c56:	bf00      	nop
 8002c58:	40021000 	.word	0x40021000
 8002c5c:	40000800 	.word	0x40000800
 8002c60:	40000818 	.word	0x40000818
 8002c64:	40010c00 	.word	0x40010c00
 8002c68:	0401c0c1 	.word	0x0401c0c1

08002c6c <TIM4_SET_CH1>:
  WRITE_REG(TIMx->CCR1, CompareValue);
 8002c6c:	4b01      	ldr	r3, [pc, #4]	; (8002c74 <TIM4_SET_CH1+0x8>)
 8002c6e:	6358      	str	r0, [r3, #52]	; 0x34
 8002c70:	4770      	bx	lr
 8002c72:	bf00      	nop
 8002c74:	40000800 	.word	0x40000800

08002c78 <TIM4_SET_CH2>:
  WRITE_REG(TIMx->CCR2, CompareValue);
 8002c78:	4b01      	ldr	r3, [pc, #4]	; (8002c80 <TIM4_SET_CH2+0x8>)
 8002c7a:	6398      	str	r0, [r3, #56]	; 0x38
 8002c7c:	4770      	bx	lr
 8002c7e:	bf00      	nop
 8002c80:	40000800 	.word	0x40000800

08002c84 <TIM4_SET_CH3>:
  WRITE_REG(TIMx->CCR3, CompareValue);
 8002c84:	4b01      	ldr	r3, [pc, #4]	; (8002c8c <TIM4_SET_CH3+0x8>)
 8002c86:	63d8      	str	r0, [r3, #60]	; 0x3c
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	40000800 	.word	0x40000800

08002c90 <pxLed>:
	if(value < 0) value = 0;
	return value;
}

static void pxLed(void * arg)
{
 8002c90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	LedInit();
 8002c92:	f7fd fd76 	bl	8000782 <LedInit>

	uint16_t ldr_value = 65535;
 8002c96:	f64f 76ff 	movw	r6, #65535	; 0xffff
	EncoderRotateInfo xEncoder_info;

	while(1)
	{
		if(EncoderQueue_IsElements())
 8002c9a:	f7ff fdb7 	bl	800280c <EncoderQueue_IsElements>
 8002c9e:	b1f0      	cbz	r0, 8002cde <pxLed+0x4e>
		{
			xEncoder_info = EncoderQueue_Receive();
 8002ca0:	f7ff fd9e 	bl	80027e0 <EncoderQueue_Receive>
 8002ca4:	9001      	str	r0, [sp, #4]
 8002ca6:	b204      	sxth	r4, r0
			int32_t red = Led_Get_Color(eRed), green = Led_Get_Color(eGreen), blue = Led_Get_Color(eBlue);
 8002ca8:	2000      	movs	r0, #0
 8002caa:	f7fd fd85 	bl	80007b8 <Led_Get_Color>
 8002cae:	4605      	mov	r5, r0
 8002cb0:	2001      	movs	r0, #1
 8002cb2:	f7fd fd81 	bl	80007b8 <Led_Get_Color>
 8002cb6:	4607      	mov	r7, r0
 8002cb8:	2002      	movs	r0, #2
 8002cba:	f7fd fd7d 	bl	80007b8 <Led_Get_Color>

			switch(xEncoder_info.button)
 8002cbe:	f99d 3006 	ldrsb.w	r3, [sp, #6]
 8002cc2:	3b01      	subs	r3, #1
 8002cc4:	2b03      	cmp	r3, #3
 8002cc6:	d80a      	bhi.n	8002cde <pxLed+0x4e>
 8002cc8:	e8df f003 	tbb	[pc, r3]
 8002ccc:	221c1602 	.word	0x221c1602
			{
				case 0: break;
				case 1:
					{
						Led_Set_Color(eRed, constrain(red + xEncoder_info.state));
 8002cd0:	2000      	movs	r0, #0
 8002cd2:	1961      	adds	r1, r4, r5
 8002cd4:	f381 0110 	usat	r1, #16, r1
 8002cd8:	b289      	uxth	r1, r1
						break;
					}
				case 2:
					{
						Led_Set_Color(eGreen, constrain(green + xEncoder_info.state));
 8002cda:	f7fd fd5b 	bl	8000794 <Led_Set_Color>
						break;
					}
				default: break;
			}
		}
		if(LDRQueue_IsElements())
 8002cde:	f7ff ff0f 	bl	8002b00 <LDRQueue_IsElements>
 8002ce2:	b110      	cbz	r0, 8002cea <pxLed+0x5a>
		{
			 ldr_value = LDRQueue_Receive();
 8002ce4:	f7ff fefc 	bl	8002ae0 <LDRQueue_Receive>
 8002ce8:	4606      	mov	r6, r0
		}

		Led_Refresh(ldr_value);
 8002cea:	4630      	mov	r0, r6
 8002cec:	f7fd fd76 	bl	80007dc <Led_Refresh>
		osDelay(10);
 8002cf0:	200a      	movs	r0, #10
 8002cf2:	f7fe fb41 	bl	8001378 <osDelay>
		if(EncoderQueue_IsElements())
 8002cf6:	e7d0      	b.n	8002c9a <pxLed+0xa>
						Led_Set_Color(eGreen, constrain(green + xEncoder_info.state));
 8002cf8:	19e1      	adds	r1, r4, r7
 8002cfa:	f381 0110 	usat	r1, #16, r1
 8002cfe:	b289      	uxth	r1, r1
 8002d00:	2001      	movs	r0, #1
 8002d02:	e7ea      	b.n	8002cda <pxLed+0x4a>
						Led_Set_Color(eBlue, constrain(blue + xEncoder_info.state));
 8002d04:	1821      	adds	r1, r4, r0
 8002d06:	f381 0110 	usat	r1, #16, r1
 8002d0a:	b289      	uxth	r1, r1
 8002d0c:	2002      	movs	r0, #2
 8002d0e:	e7e4      	b.n	8002cda <pxLed+0x4a>
						Led_Set(constrain(red + xEncoder_info.state), constrain(green + xEncoder_info.state), constrain(blue + xEncoder_info.state));
 8002d10:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002d14:	1902      	adds	r2, r0, r4
 8002d16:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 8002d1a:	1939      	adds	r1, r7, r4
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 8002d22:	eb05 0004 	add.w	r0, r5, r4
 8002d26:	bfa8      	it	ge
 8002d28:	461a      	movge	r2, r3
 8002d2a:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8002d2e:	4299      	cmp	r1, r3
 8002d30:	bfa8      	it	ge
 8002d32:	4619      	movge	r1, r3
 8002d34:	4298      	cmp	r0, r3
 8002d36:	bfa8      	it	ge
 8002d38:	4618      	movge	r0, r3
 8002d3a:	b292      	uxth	r2, r2
 8002d3c:	b289      	uxth	r1, r1
 8002d3e:	b280      	uxth	r0, r0
 8002d40:	f7fd fd22 	bl	8000788 <Led_Set>
						break;
 8002d44:	e7cb      	b.n	8002cde <pxLed+0x4e>
	...

08002d48 <LedTaskInit>:
	}
}

void LedTaskInit(void)
{
	xTaskCreate(pxLed, "Led", configMINIMAL_STACK_SIZE, NULL, osPriorityNormal, NULL);
 8002d48:	2300      	movs	r3, #0
{
 8002d4a:	b507      	push	{r0, r1, r2, lr}
	xTaskCreate(pxLed, "Led", configMINIMAL_STACK_SIZE, NULL, osPriorityNormal, NULL);
 8002d4c:	2280      	movs	r2, #128	; 0x80
 8002d4e:	9301      	str	r3, [sp, #4]
 8002d50:	9300      	str	r3, [sp, #0]
 8002d52:	4903      	ldr	r1, [pc, #12]	; (8002d60 <LedTaskInit+0x18>)
 8002d54:	4803      	ldr	r0, [pc, #12]	; (8002d64 <LedTaskInit+0x1c>)
 8002d56:	f7ff f82d 	bl	8001db4 <xTaskCreate>
}
 8002d5a:	b003      	add	sp, #12
 8002d5c:	f85d fb04 	ldr.w	pc, [sp], #4
 8002d60:	08003f9a 	.word	0x08003f9a
 8002d64:	08002c91 	.word	0x08002c91

08002d68 <StatusLedInit>:
  SET_BIT(RCC->APB2ENR, Periphs);
 8002d68:	4b13      	ldr	r3, [pc, #76]	; (8002db8 <StatusLedInit+0x50>)
#include "status_led.h"
#include "main.h"

void StatusLedInit(void)
{
 8002d6a:	b500      	push	{lr}
 8002d6c:	699a      	ldr	r2, [r3, #24]
 8002d6e:	b089      	sub	sp, #36	; 0x24
 8002d70:	f042 0204 	orr.w	r2, r2, #4
 8002d74:	619a      	str	r2, [r3, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002d76:	699a      	ldr	r2, [r3, #24]
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);

  	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d78:	2100      	movs	r1, #0
 8002d7a:	f002 0204 	and.w	r2, r2, #4
 8002d7e:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8002d80:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002d82:	699a      	ldr	r2, [r3, #24]
 8002d84:	a803      	add	r0, sp, #12
 8002d86:	f042 0208 	orr.w	r2, r2, #8
 8002d8a:	619a      	str	r2, [r3, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002d8c:	699b      	ldr	r3, [r3, #24]
 8002d8e:	2214      	movs	r2, #20
 8002d90:	f003 0308 	and.w	r3, r3, #8
 8002d94:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8002d96:	9b01      	ldr	r3, [sp, #4]
 8002d98:	f000 fa85 	bl	80032a6 <memset>

    GPIO_InitStruct.Pin = LL_GPIO_PIN_13;
 8002d9c:	4b07      	ldr	r3, [pc, #28]	; (8002dbc <StatusLedInit+0x54>)
    GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
    GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
    GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
    LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d9e:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = LL_GPIO_PIN_13;
 8002da0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002da2:	2301      	movs	r3, #1
 8002da4:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8002da6:	2303      	movs	r3, #3
    LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002da8:	4805      	ldr	r0, [pc, #20]	; (8002dc0 <StatusLedInit+0x58>)
    GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8002daa:	9305      	str	r3, [sp, #20]
    LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dac:	f7fe f86e 	bl	8000e8c <LL_GPIO_Init>
}
 8002db0:	b009      	add	sp, #36	; 0x24
 8002db2:	f85d fb04 	ldr.w	pc, [sp], #4
 8002db6:	bf00      	nop
 8002db8:	40021000 	.word	0x40021000
 8002dbc:	04200020 	.word	0x04200020
 8002dc0:	40010c00 	.word	0x40010c00

08002dc4 <StatusLedON>:
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8002dc4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002dc8:	4b01      	ldr	r3, [pc, #4]	; (8002dd0 <StatusLedON+0xc>)
 8002dca:	611a      	str	r2, [r3, #16]
 8002dcc:	4770      	bx	lr
 8002dce:	bf00      	nop
 8002dd0:	40010c00 	.word	0x40010c00

08002dd4 <ErrorBlink>:
{
	LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_13);
}

void ErrorBlink()
{
 8002dd4:	b508      	push	{r3, lr}
  WRITE_REG(GPIOx->ODR, READ_REG(GPIOx->ODR) ^ ((PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU));
 8002dd6:	4c04      	ldr	r4, [pc, #16]	; (8002de8 <ErrorBlink+0x14>)
 8002dd8:	68e3      	ldr	r3, [r4, #12]
	while(1)
	{
		LL_GPIO_TogglePin(GPIOB, LL_GPIO_PIN_13);
		LL_mDelay(200);
 8002dda:	20c8      	movs	r0, #200	; 0xc8
 8002ddc:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8002de0:	60e3      	str	r3, [r4, #12]
 8002de2:	f7fe fa91 	bl	8001308 <LL_mDelay>
 8002de6:	e7f7      	b.n	8002dd8 <ErrorBlink+0x4>
 8002de8:	40010c00 	.word	0x40010c00

08002dec <USART_SendData_byte>:
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
  USARTx->DR = Value;
 8002dec:	4b02      	ldr	r3, [pc, #8]	; (8002df8 <USART_SendData_byte+0xc>)
 8002dee:	6058      	str	r0, [r3, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TC) == (USART_SR_TC));
 8002df0:	681a      	ldr	r2, [r3, #0]
//char uart_rx_buffer[512];

void USART_SendData_byte(char data)
{
	LL_USART_TransmitData8(USART1, data);
	while (!LL_USART_IsActiveFlag_TC(USART1));
 8002df2:	0652      	lsls	r2, r2, #25
 8002df4:	d5fc      	bpl.n	8002df0 <USART_SendData_byte+0x4>
}
 8002df6:	4770      	bx	lr
 8002df8:	40013800 	.word	0x40013800

08002dfc <USART_SendData>:

void USART_SendData(char * data, uint32_t data_length)
{
 8002dfc:	b570      	push	{r4, r5, r6, lr}
 8002dfe:	4604      	mov	r4, r0
  USARTx->DR = Value;
 8002e00:	4d07      	ldr	r5, [pc, #28]	; (8002e20 <USART_SendData+0x24>)
 8002e02:	1846      	adds	r6, r0, r1
	for(int i = 0; i < data_length; i++)
 8002e04:	42b4      	cmp	r4, r6
 8002e06:	d100      	bne.n	8002e0a <USART_SendData+0xe>
	{
		LL_USART_TransmitData8(USART1, data[i]);
		LL_mDelay(2);
		while (!LL_USART_IsActiveFlag_TC(USART1));
	}
}
 8002e08:	bd70      	pop	{r4, r5, r6, pc}
		LL_USART_TransmitData8(USART1, data[i]);
 8002e0a:	f814 3b01 	ldrb.w	r3, [r4], #1
		LL_mDelay(2);
 8002e0e:	2002      	movs	r0, #2
 8002e10:	606b      	str	r3, [r5, #4]
 8002e12:	f7fe fa79 	bl	8001308 <LL_mDelay>
  return (READ_BIT(USARTx->SR, USART_SR_TC) == (USART_SR_TC));
 8002e16:	682b      	ldr	r3, [r5, #0]
		while (!LL_USART_IsActiveFlag_TC(USART1));
 8002e18:	065b      	lsls	r3, r3, #25
 8002e1a:	d5fc      	bpl.n	8002e16 <USART_SendData+0x1a>
 8002e1c:	e7f2      	b.n	8002e04 <USART_SendData+0x8>
 8002e1e:	bf00      	nop
 8002e20:	40013800 	.word	0x40013800

08002e24 <USART_CharReception_Callback>:

void USART_CharReception_Callback(void)
{
 8002e24:	b507      	push	{r0, r1, r2, lr}
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8002e26:	4b05      	ldr	r3, [pc, #20]	; (8002e3c <USART_CharReception_Callback+0x18>)
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	b2db      	uxtb	r3, r3
	__IO uint32_t received_char;
	received_char = LL_USART_ReceiveData8(USART1);
 8002e2c:	9301      	str	r3, [sp, #4]

	RingBuff_Push(received_char);
 8002e2e:	9801      	ldr	r0, [sp, #4]
 8002e30:	b2c0      	uxtb	r0, r0
 8002e32:	f7fd fdbb 	bl	80009ac <RingBuff_Push>
  //LL_USART_TransmitData8(USART1, received_char);
}
 8002e36:	b003      	add	sp, #12
 8002e38:	f85d fb04 	ldr.w	pc, [sp], #4
 8002e3c:	40013800 	.word	0x40013800

08002e40 <Error_Callback>:
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002e40:	2220      	movs	r2, #32
 8002e42:	4b05      	ldr	r3, [pc, #20]	; (8002e58 <Error_Callback+0x18>)

void Error_Callback(void)
{
 8002e44:	b082      	sub	sp, #8
 8002e46:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __IO uint32_t sr_reg;

  NVIC_DisableIRQ(USART1_IRQn);

  sr_reg = LL_USART_ReadReg(USART1, SR);
 8002e4a:	4b04      	ldr	r3, [pc, #16]	; (8002e5c <Error_Callback+0x1c>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	9301      	str	r3, [sp, #4]
  if (sr_reg & LL_USART_SR_NE)
 8002e50:	9b01      	ldr	r3, [sp, #4]
  {

  }
}
 8002e52:	b002      	add	sp, #8
 8002e54:	4770      	bx	lr
 8002e56:	bf00      	nop
 8002e58:	e000e100 	.word	0xe000e100
 8002e5c:	40013800 	.word	0x40013800

08002e60 <USART1_IRQHandler>:
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8002e60:	4b05      	ldr	r3, [pc, #20]	; (8002e78 <USART1_IRQHandler+0x18>)
 8002e62:	681a      	ldr	r2, [r3, #0]

void USART1_IRQHandler(void)
{
  if(LL_USART_IsActiveFlag_RXNE(USART1) && LL_USART_IsEnabledIT_RXNE(USART1))
 8002e64:	0692      	lsls	r2, r2, #26
 8002e66:	d504      	bpl.n	8002e72 <USART1_IRQHandler+0x12>
  return (READ_BIT(USARTx->CR1, USART_CR1_RXNEIE) == (USART_CR1_RXNEIE));
 8002e68:	68db      	ldr	r3, [r3, #12]
 8002e6a:	069b      	lsls	r3, r3, #26
 8002e6c:	d501      	bpl.n	8002e72 <USART1_IRQHandler+0x12>
  {
    USART_CharReception_Callback();
 8002e6e:	f7ff bfd9 	b.w	8002e24 <USART_CharReception_Callback>
  }
  else
  {
    Error_Callback();
 8002e72:	f7ff bfe5 	b.w	8002e40 <Error_Callback>
 8002e76:	bf00      	nop
 8002e78:	40013800 	.word	0x40013800

08002e7c <USART1_Reset>:
  }
}

void USART1_Reset(void)
{
 8002e7c:	b538      	push	{r3, r4, r5, lr}
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8002e7e:	f44f 7580 	mov.w	r5, #256	; 0x100
 8002e82:	4c03      	ldr	r4, [pc, #12]	; (8002e90 <USART1_Reset+0x14>)
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_8);
	LL_mDelay(10);
 8002e84:	200a      	movs	r0, #10
 8002e86:	6165      	str	r5, [r4, #20]
 8002e88:	f7fe fa3e 	bl	8001308 <LL_mDelay>
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8002e8c:	6125      	str	r5, [r4, #16]
 8002e8e:	bd38      	pop	{r3, r4, r5, pc}
 8002e90:	40010800 	.word	0x40010800

08002e94 <MX_USART1_UART_Init>:
	LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_8);
}

void MX_USART1_UART_Init(void)
{
 8002e94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002e98:	b08e      	sub	sp, #56	; 0x38
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002e9a:	2218      	movs	r2, #24
 8002e9c:	2100      	movs	r1, #0
 8002e9e:	a808      	add	r0, sp, #32
 8002ea0:	f000 fa01 	bl	80032a6 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ea4:	2214      	movs	r2, #20
 8002ea6:	2100      	movs	r1, #0
 8002ea8:	a803      	add	r0, sp, #12
 8002eaa:	f000 f9fc 	bl	80032a6 <memset>
  SET_BIT(RCC->APB2ENR, Periphs);
 8002eae:	4b34      	ldr	r3, [pc, #208]	; (8002f80 <MX_USART1_UART_Init+0xec>)

  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002eb0:	2701      	movs	r7, #1
 8002eb2:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8002eb4:	f04f 0803 	mov.w	r8, #3
 8002eb8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002ebc:	619a      	str	r2, [r3, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002ebe:	699a      	ldr	r2, [r3, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ec0:	4e30      	ldr	r6, [pc, #192]	; (8002f84 <MX_USART1_UART_Init+0xf0>)
 8002ec2:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8002ec6:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8002ec8:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002eca:	699a      	ldr	r2, [r3, #24]
 8002ecc:	a903      	add	r1, sp, #12
 8002ece:	f042 0204 	orr.w	r2, r2, #4
 8002ed2:	619a      	str	r2, [r3, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002ed4:	699b      	ldr	r3, [r3, #24]
 8002ed6:	4630      	mov	r0, r6
 8002ed8:	f003 0304 	and.w	r3, r3, #4
 8002edc:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8002ede:	9b01      	ldr	r3, [sp, #4]
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8002ee0:	4b29      	ldr	r3, [pc, #164]	; (8002f88 <MX_USART1_UART_Init+0xf4>)
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8002ee2:	f8cd 8014 	str.w	r8, [sp, #20]
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8002ee6:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002ee8:	2309      	movs	r3, #9
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002eea:	9707      	str	r7, [sp, #28]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002eec:	9304      	str	r3, [sp, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002eee:	f7fd ffcd 	bl	8000e8c <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 8002ef2:	4b26      	ldr	r3, [pc, #152]	; (8002f8c <MX_USART1_UART_Init+0xf8>)
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;

  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;

  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ef4:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 8002ef6:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 8002ef8:	2304      	movs	r3, #4
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002efa:	4630      	mov	r0, r6
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002efc:	2500      	movs	r5, #0
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 8002efe:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8002f00:	f8cd 8014 	str.w	r8, [sp, #20]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002f04:	9707      	str	r7, [sp, #28]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f06:	f7fd ffc1 	bl	8000e8c <LL_GPIO_Init>
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002f0a:	2220      	movs	r2, #32
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f0c:	4b20      	ldr	r3, [pc, #128]	; (8002f90 <MX_USART1_UART_Init+0xfc>)
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;

  LL_USART_Init(USART1, &USART_InitStruct);
 8002f0e:	4c21      	ldr	r4, [pc, #132]	; (8002f94 <MX_USART1_UART_Init+0x100>)
 8002f10:	68db      	ldr	r3, [r3, #12]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f12:	4b21      	ldr	r3, [pc, #132]	; (8002f98 <MX_USART1_UART_Init+0x104>)
 8002f14:	eb0d 0102 	add.w	r1, sp, r2
 8002f18:	f883 5325 	strb.w	r5, [r3, #805]	; 0x325
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002f1c:	605a      	str	r2, [r3, #4]
  USART_InitStruct.BaudRate = 115200;
 8002f1e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002f22:	9308      	str	r3, [sp, #32]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002f24:	230c      	movs	r3, #12
  LL_USART_Init(USART1, &USART_InitStruct);
 8002f26:	4620      	mov	r0, r4
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002f28:	930c      	str	r3, [sp, #48]	; 0x30
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002f2a:	9509      	str	r5, [sp, #36]	; 0x24
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002f2c:	950a      	str	r5, [sp, #40]	; 0x28
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002f2e:	950b      	str	r5, [sp, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002f30:	950d      	str	r5, [sp, #52]	; 0x34
  LL_USART_Init(USART1, &USART_InitStruct);
 8002f32:	f7fe f989 	bl	8001248 <LL_USART_Init>
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f36:	6923      	ldr	r3, [r4, #16]
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f38:	a903      	add	r1, sp, #12
 8002f3a:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8002f3e:	6123      	str	r3, [r4, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8002f40:	6963      	ldr	r3, [r4, #20]
 8002f42:	4630      	mov	r0, r6
 8002f44:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8002f48:	6163      	str	r3, [r4, #20]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8002f4a:	68e3      	ldr	r3, [r4, #12]
 8002f4c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002f50:	60e3      	str	r3, [r4, #12]
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8002f52:	68e3      	ldr	r3, [r4, #12]
 8002f54:	f043 0320 	orr.w	r3, r3, #32
 8002f58:	60e3      	str	r3, [r4, #12]
  SET_BIT(USARTx->CR3, USART_CR3_EIE);
 8002f5a:	6963      	ldr	r3, [r4, #20]
 8002f5c:	433b      	orrs	r3, r7
 8002f5e:	6163      	str	r3, [r4, #20]
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8002f60:	4b0e      	ldr	r3, [pc, #56]	; (8002f9c <MX_USART1_UART_Init+0x108>)
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002f62:	9704      	str	r7, [sp, #16]
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8002f64:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8002f66:	f8cd 8014 	str.w	r8, [sp, #20]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002f6a:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002f6c:	9707      	str	r7, [sp, #28]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f6e:	f7fd ff8d 	bl	8000e8c <LL_GPIO_Init>
 8002f72:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002f76:	6133      	str	r3, [r6, #16]

  LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_8);
}
 8002f78:	b00e      	add	sp, #56	; 0x38
 8002f7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002f7e:	bf00      	nop
 8002f80:	40021000 	.word	0x40021000
 8002f84:	40010800 	.word	0x40010800
 8002f88:	04020002 	.word	0x04020002
 8002f8c:	04040004 	.word	0x04040004
 8002f90:	e000ed00 	.word	0xe000ed00
 8002f94:	40013800 	.word	0x40013800
 8002f98:	e000e100 	.word	0xe000e100
 8002f9c:	04010001 	.word	0x04010001

08002fa0 <StartDefaultTask>:
  LDRTaskInit();
  EncoderTaskInit();
}

void StartDefaultTask(void const * argument)
{
 8002fa0:	b508      	push	{r3, lr}

  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002fa2:	2001      	movs	r0, #1
 8002fa4:	f7fe f9e8 	bl	8001378 <osDelay>
 8002fa8:	e7fb      	b.n	8002fa2 <StartDefaultTask+0x2>
	...

08002fac <MX_FREERTOS_Init>:
void MX_FREERTOS_Init(void) {
 8002fac:	b530      	push	{r4, r5, lr}
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8002fae:	4d0d      	ldr	r5, [pc, #52]	; (8002fe4 <MX_FREERTOS_Init+0x38>)
void MX_FREERTOS_Init(void) {
 8002fb0:	b087      	sub	sp, #28
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8002fb2:	ac01      	add	r4, sp, #4
 8002fb4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002fb6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002fb8:	682b      	ldr	r3, [r5, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8002fba:	2100      	movs	r1, #0
 8002fbc:	a801      	add	r0, sp, #4
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8002fbe:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8002fc0:	f7fe f9c1 	bl	8001346 <osThreadCreate>
 8002fc4:	4b08      	ldr	r3, [pc, #32]	; (8002fe8 <MX_FREERTOS_Init+0x3c>)
 8002fc6:	6018      	str	r0, [r3, #0]
  EncoderQueueInit();
 8002fc8:	f7ff fbee 	bl	80027a8 <EncoderQueueInit>
  LDRQueueInit();
 8002fcc:	f7ff fd6c 	bl	8002aa8 <LDRQueueInit>
  LedTaskInit();
 8002fd0:	f7ff feba 	bl	8002d48 <LedTaskInit>
  ESPTaskInit();
 8002fd4:	f7ff fc90 	bl	80028f8 <ESPTaskInit>
  LDRTaskInit();
 8002fd8:	f7ff fdaa 	bl	8002b30 <LDRTaskInit>
  EncoderTaskInit();
 8002fdc:	f7ff fc46 	bl	800286c <EncoderTaskInit>
}
 8002fe0:	b007      	add	sp, #28
 8002fe2:	bd30      	pop	{r4, r5, pc}
 8002fe4:	08003cb8 	.word	0x08003cb8
 8002fe8:	20001988 	.word	0x20001988

08002fec <SystemClock_Config>:
  }

}

void SystemClock_Config(void)
{
 8002fec:	b508      	push	{r3, lr}
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8002fee:	4b1a      	ldr	r3, [pc, #104]	; (8003058 <SystemClock_Config+0x6c>)
 8002ff0:	681a      	ldr	r2, [r3, #0]
 8002ff2:	f022 0207 	bic.w	r2, r2, #7
 8002ff6:	601a      	str	r2, [r3, #0]
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8002ff8:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8002ffa:	4b18      	ldr	r3, [pc, #96]	; (800305c <SystemClock_Config+0x70>)
 8002ffc:	681a      	ldr	r2, [r3, #0]
 8002ffe:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8003002:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003006:	601a      	str	r2, [r3, #0]
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	f042 0201 	orr.w	r2, r2, #1
 800300e:	601a      	str	r2, [r3, #0]
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8003010:	681a      	ldr	r2, [r3, #0]
    Error_Handler();  
  }
  LL_RCC_HSI_SetCalibTrimming(16);
  LL_RCC_HSI_Enable();

  while(LL_RCC_HSI_IsReady() != 1)
 8003012:	0792      	lsls	r2, r2, #30
 8003014:	d5fc      	bpl.n	8003010 <SystemClock_Config+0x24>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8003016:	685a      	ldr	r2, [r3, #4]
 8003018:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800301c:	605a      	str	r2, [r3, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800301e:	685a      	ldr	r2, [r3, #4]
 8003020:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003024:	605a      	str	r2, [r3, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8003026:	685a      	ldr	r2, [r3, #4]
 8003028:	f422 5260 	bic.w	r2, r2, #14336	; 0x3800
 800302c:	605a      	str	r2, [r3, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800302e:	685a      	ldr	r2, [r3, #4]
 8003030:	f022 0203 	bic.w	r2, r2, #3
 8003034:	605a      	str	r2, [r3, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003036:	685a      	ldr	r2, [r3, #4]
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);

  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 8003038:	f012 0f0c 	tst.w	r2, #12
 800303c:	d1fb      	bne.n	8003036 <SystemClock_Config+0x4a>
  {
  
  }
  LL_Init1msTick(8000000);
 800303e:	4808      	ldr	r0, [pc, #32]	; (8003060 <SystemClock_Config+0x74>)
 8003040:	f7fe f954 	bl	80012ec <LL_Init1msTick>
  */
__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
{
  if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
  {
    SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8003044:	4a07      	ldr	r2, [pc, #28]	; (8003064 <SystemClock_Config+0x78>)
  LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
  LL_SetSystemCoreClock(8000000);
 8003046:	4806      	ldr	r0, [pc, #24]	; (8003060 <SystemClock_Config+0x74>)
 8003048:	6813      	ldr	r3, [r2, #0]
 800304a:	f043 0304 	orr.w	r3, r3, #4
 800304e:	6013      	str	r3, [r2, #0]
}
 8003050:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  LL_SetSystemCoreClock(8000000);
 8003054:	f7fe b96c 	b.w	8001330 <LL_SetSystemCoreClock>
 8003058:	40022000 	.word	0x40022000
 800305c:	40021000 	.word	0x40021000
 8003060:	007a1200 	.word	0x007a1200
 8003064:	e000e010 	.word	0xe000e010

08003068 <main>:
{
 8003068:	b508      	push	{r3, lr}
  HAL_Init();
 800306a:	f7fd fcc7 	bl	80009fc <HAL_Init>
  SystemClock_Config();
 800306e:	f7ff ffbd 	bl	8002fec <SystemClock_Config>
  MX_FREERTOS_Init();
 8003072:	f7ff ff9b 	bl	8002fac <MX_FREERTOS_Init>
  osKernelStart();
 8003076:	f7fe f961 	bl	800133c <osKernelStart>
 800307a:	e7fe      	b.n	800307a <main+0x12>

0800307c <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  if (htim->Instance == TIM1) {
 800307c:	6802      	ldr	r2, [r0, #0]
 800307e:	4b03      	ldr	r3, [pc, #12]	; (800308c <HAL_TIM_PeriodElapsedCallback+0x10>)
 8003080:	429a      	cmp	r2, r3
 8003082:	d101      	bne.n	8003088 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
 8003084:	f7fd bccc 	b.w	8000a20 <HAL_IncTick>
 8003088:	4770      	bx	lr
 800308a:	bf00      	nop
 800308c:	40012c00 	.word	0x40012c00

08003090 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003090:	4b11      	ldr	r3, [pc, #68]	; (80030d8 <HAL_MspInit+0x48>)
{
 8003092:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 8003094:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003096:	210f      	movs	r1, #15
  __HAL_RCC_AFIO_CLK_ENABLE();
 8003098:	f042 0201 	orr.w	r2, r2, #1
 800309c:	619a      	str	r2, [r3, #24]
 800309e:	699a      	ldr	r2, [r3, #24]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80030a0:	f06f 0001 	mvn.w	r0, #1
  __HAL_RCC_AFIO_CLK_ENABLE();
 80030a4:	f002 0201 	and.w	r2, r2, #1
 80030a8:	9200      	str	r2, [sp, #0]
 80030aa:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80030ac:	69da      	ldr	r2, [r3, #28]
 80030ae:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80030b2:	61da      	str	r2, [r3, #28]
 80030b4:	69db      	ldr	r3, [r3, #28]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80030b6:	2200      	movs	r2, #0
  __HAL_RCC_PWR_CLK_ENABLE();
 80030b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030bc:	9301      	str	r3, [sp, #4]
 80030be:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80030c0:	f7fd fccc 	bl	8000a5c <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80030c4:	4a05      	ldr	r2, [pc, #20]	; (80030dc <HAL_MspInit+0x4c>)
 80030c6:	6853      	ldr	r3, [r2, #4]
 80030c8:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80030cc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80030d0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80030d2:	b003      	add	sp, #12
 80030d4:	f85d fb04 	ldr.w	pc, [sp], #4
 80030d8:	40021000 	.word	0x40021000
 80030dc:	40010000 	.word	0x40010000

080030e0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030e0:	b510      	push	{r4, lr}
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0); 
 80030e2:	4601      	mov	r1, r0
{
 80030e4:	b088      	sub	sp, #32
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0); 
 80030e6:	2200      	movs	r2, #0
 80030e8:	2019      	movs	r0, #25
 80030ea:	f7fd fcb7 	bl	8000a5c <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn); 
 80030ee:	2019      	movs	r0, #25
 80030f0:	f7fd fce8 	bl	8000ac4 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80030f4:	4b14      	ldr	r3, [pc, #80]	; (8003148 <HAL_InitTick+0x68>)
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80030f6:	a901      	add	r1, sp, #4
  __HAL_RCC_TIM1_CLK_ENABLE();
 80030f8:	699a      	ldr	r2, [r3, #24]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80030fa:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM1_CLK_ENABLE();
 80030fc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003100:	619a      	str	r2, [r3, #24]
 8003102:	699b      	ldr	r3, [r3, #24]
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8003104:	4c11      	ldr	r4, [pc, #68]	; (800314c <HAL_InitTick+0x6c>)
  __HAL_RCC_TIM1_CLK_ENABLE();
 8003106:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800310a:	9302      	str	r3, [sp, #8]
 800310c:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800310e:	f7fd fcf5 	bl	8000afc <HAL_RCC_GetClockConfig>
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8003112:	f7fd fce3 	bl	8000adc <HAL_RCC_GetPCLK2Freq>
  htim1.Instance = TIM1;
 8003116:	4b0e      	ldr	r3, [pc, #56]	; (8003150 <HAL_InitTick+0x70>)
 8003118:	6023      	str	r3, [r4, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 800311a:	f240 33e7 	movw	r3, #999	; 0x3e7
 800311e:	60e3      	str	r3, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8003120:	4b0c      	ldr	r3, [pc, #48]	; (8003154 <HAL_InitTick+0x74>)
 8003122:	fbb0 f0f3 	udiv	r0, r0, r3
  htim1.Init.Prescaler = uwPrescalerValue;
  htim1.Init.ClockDivision = 0;
 8003126:	2300      	movs	r3, #0
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8003128:	3801      	subs	r0, #1
  htim1.Init.Prescaler = uwPrescalerValue;
 800312a:	6060      	str	r0, [r4, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 800312c:	4620      	mov	r0, r4
  htim1.Init.ClockDivision = 0;
 800312e:	6123      	str	r3, [r4, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003130:	60a3      	str	r3, [r4, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8003132:	f7fd fdeb 	bl	8000d0c <HAL_TIM_Base_Init>
 8003136:	b920      	cbnz	r0, 8003142 <HAL_InitTick+0x62>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8003138:	4620      	mov	r0, r4
 800313a:	f7fd fcfe 	bl	8000b3a <HAL_TIM_Base_Start_IT>
  }
  
  /* Return function status */
  return HAL_ERROR;
}
 800313e:	b008      	add	sp, #32
 8003140:	bd10      	pop	{r4, pc}
  return HAL_ERROR;
 8003142:	2001      	movs	r0, #1
 8003144:	e7fb      	b.n	800313e <HAL_InitTick+0x5e>
 8003146:	bf00      	nop
 8003148:	40021000 	.word	0x40021000
 800314c:	2000198c 	.word	0x2000198c
 8003150:	40012c00 	.word	0x40012c00
 8003154:	000f4240 	.word	0x000f4240

08003158 <NMI_Handler>:
 8003158:	4770      	bx	lr

0800315a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800315a:	e7fe      	b.n	800315a <HardFault_Handler>

0800315c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800315c:	e7fe      	b.n	800315c <MemManage_Handler>

0800315e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800315e:	e7fe      	b.n	800315e <BusFault_Handler>

08003160 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003160:	e7fe      	b.n	8003160 <UsageFault_Handler>

08003162 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003162:	4770      	bx	lr

08003164 <TIM1_UP_IRQHandler>:
void TIM1_UP_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003164:	4801      	ldr	r0, [pc, #4]	; (800316c <TIM1_UP_IRQHandler+0x8>)
 8003166:	f7fd bcf7 	b.w	8000b58 <HAL_TIM_IRQHandler>
 800316a:	bf00      	nop
 800316c:	2000198c 	.word	0x2000198c

08003170 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8003170:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003172:	4b0a      	ldr	r3, [pc, #40]	; (800319c <_sbrk+0x2c>)
{
 8003174:	4602      	mov	r2, r0
	if (heap_end == 0)
 8003176:	6819      	ldr	r1, [r3, #0]
 8003178:	b909      	cbnz	r1, 800317e <_sbrk+0xe>
		heap_end = &end;
 800317a:	4909      	ldr	r1, [pc, #36]	; (80031a0 <_sbrk+0x30>)
 800317c:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 800317e:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 8003180:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8003182:	4402      	add	r2, r0
 8003184:	428a      	cmp	r2, r1
 8003186:	d906      	bls.n	8003196 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8003188:	f000 f858 	bl	800323c <__errno>
 800318c:	230c      	movs	r3, #12
 800318e:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8003190:	f04f 30ff 	mov.w	r0, #4294967295
 8003194:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8003196:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8003198:	bd08      	pop	{r3, pc}
 800319a:	bf00      	nop
 800319c:	20001364 	.word	0x20001364
 80031a0:	200019d0 	.word	0x200019d0

080031a4 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80031a4:	4b0f      	ldr	r3, [pc, #60]	; (80031e4 <SystemInit+0x40>)
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	f042 0201 	orr.w	r2, r2, #1
 80031ac:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80031ae:	6859      	ldr	r1, [r3, #4]
 80031b0:	4a0d      	ldr	r2, [pc, #52]	; (80031e8 <SystemInit+0x44>)
 80031b2:	400a      	ands	r2, r1
 80031b4:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80031bc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80031c0:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80031c2:	681a      	ldr	r2, [r3, #0]
 80031c4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80031c8:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80031ca:	685a      	ldr	r2, [r3, #4]
 80031cc:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80031d0:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80031d2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80031d6:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80031d8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80031dc:	4b03      	ldr	r3, [pc, #12]	; (80031ec <SystemInit+0x48>)
 80031de:	609a      	str	r2, [r3, #8]
 80031e0:	4770      	bx	lr
 80031e2:	bf00      	nop
 80031e4:	40021000 	.word	0x40021000
 80031e8:	f8ff0000 	.word	0xf8ff0000
 80031ec:	e000ed00 	.word	0xe000ed00

080031f0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80031f0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80031f2:	e003      	b.n	80031fc <LoopCopyDataInit>

080031f4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80031f4:	4b0b      	ldr	r3, [pc, #44]	; (8003224 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80031f6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80031f8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80031fa:	3104      	adds	r1, #4

080031fc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80031fc:	480a      	ldr	r0, [pc, #40]	; (8003228 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80031fe:	4b0b      	ldr	r3, [pc, #44]	; (800322c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8003200:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8003202:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003204:	d3f6      	bcc.n	80031f4 <CopyDataInit>
  ldr r2, =_sbss
 8003206:	4a0a      	ldr	r2, [pc, #40]	; (8003230 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8003208:	e002      	b.n	8003210 <LoopFillZerobss>

0800320a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800320a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800320c:	f842 3b04 	str.w	r3, [r2], #4

08003210 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8003210:	4b08      	ldr	r3, [pc, #32]	; (8003234 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8003212:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003214:	d3f9      	bcc.n	800320a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003216:	f7ff ffc5 	bl	80031a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800321a:	f000 f815 	bl	8003248 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800321e:	f7ff ff23 	bl	8003068 <main>
  bx lr
 8003222:	4770      	bx	lr
  ldr r3, =_sidata
 8003224:	08004110 	.word	0x08004110
  ldr r0, =_sdata
 8003228:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800322c:	200001e4 	.word	0x200001e4
  ldr r2, =_sbss
 8003230:	200001e4 	.word	0x200001e4
  ldr r3, = _ebss
 8003234:	200019d0 	.word	0x200019d0

08003238 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003238:	e7fe      	b.n	8003238 <CAN1_RX1_IRQHandler>
	...

0800323c <__errno>:
 800323c:	4b01      	ldr	r3, [pc, #4]	; (8003244 <__errno+0x8>)
 800323e:	6818      	ldr	r0, [r3, #0]
 8003240:	4770      	bx	lr
 8003242:	bf00      	nop
 8003244:	20000014 	.word	0x20000014

08003248 <__libc_init_array>:
 8003248:	b570      	push	{r4, r5, r6, lr}
 800324a:	2500      	movs	r5, #0
 800324c:	4e0c      	ldr	r6, [pc, #48]	; (8003280 <__libc_init_array+0x38>)
 800324e:	4c0d      	ldr	r4, [pc, #52]	; (8003284 <__libc_init_array+0x3c>)
 8003250:	1ba4      	subs	r4, r4, r6
 8003252:	10a4      	asrs	r4, r4, #2
 8003254:	42a5      	cmp	r5, r4
 8003256:	d109      	bne.n	800326c <__libc_init_array+0x24>
 8003258:	f000 fd22 	bl	8003ca0 <_init>
 800325c:	2500      	movs	r5, #0
 800325e:	4e0a      	ldr	r6, [pc, #40]	; (8003288 <__libc_init_array+0x40>)
 8003260:	4c0a      	ldr	r4, [pc, #40]	; (800328c <__libc_init_array+0x44>)
 8003262:	1ba4      	subs	r4, r4, r6
 8003264:	10a4      	asrs	r4, r4, #2
 8003266:	42a5      	cmp	r5, r4
 8003268:	d105      	bne.n	8003276 <__libc_init_array+0x2e>
 800326a:	bd70      	pop	{r4, r5, r6, pc}
 800326c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003270:	4798      	blx	r3
 8003272:	3501      	adds	r5, #1
 8003274:	e7ee      	b.n	8003254 <__libc_init_array+0xc>
 8003276:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800327a:	4798      	blx	r3
 800327c:	3501      	adds	r5, #1
 800327e:	e7f2      	b.n	8003266 <__libc_init_array+0x1e>
 8003280:	08004108 	.word	0x08004108
 8003284:	08004108 	.word	0x08004108
 8003288:	08004108 	.word	0x08004108
 800328c:	0800410c 	.word	0x0800410c

08003290 <memcpy>:
 8003290:	b510      	push	{r4, lr}
 8003292:	1e43      	subs	r3, r0, #1
 8003294:	440a      	add	r2, r1
 8003296:	4291      	cmp	r1, r2
 8003298:	d100      	bne.n	800329c <memcpy+0xc>
 800329a:	bd10      	pop	{r4, pc}
 800329c:	f811 4b01 	ldrb.w	r4, [r1], #1
 80032a0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80032a4:	e7f7      	b.n	8003296 <memcpy+0x6>

080032a6 <memset>:
 80032a6:	4603      	mov	r3, r0
 80032a8:	4402      	add	r2, r0
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d100      	bne.n	80032b0 <memset+0xa>
 80032ae:	4770      	bx	lr
 80032b0:	f803 1b01 	strb.w	r1, [r3], #1
 80032b4:	e7f9      	b.n	80032aa <memset+0x4>
	...

080032b8 <siprintf>:
 80032b8:	b40e      	push	{r1, r2, r3}
 80032ba:	f44f 7102 	mov.w	r1, #520	; 0x208
 80032be:	b500      	push	{lr}
 80032c0:	b09c      	sub	sp, #112	; 0x70
 80032c2:	f8ad 1014 	strh.w	r1, [sp, #20]
 80032c6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80032ca:	9104      	str	r1, [sp, #16]
 80032cc:	9107      	str	r1, [sp, #28]
 80032ce:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80032d2:	ab1d      	add	r3, sp, #116	; 0x74
 80032d4:	9002      	str	r0, [sp, #8]
 80032d6:	9006      	str	r0, [sp, #24]
 80032d8:	4808      	ldr	r0, [pc, #32]	; (80032fc <siprintf+0x44>)
 80032da:	f853 2b04 	ldr.w	r2, [r3], #4
 80032de:	f8ad 1016 	strh.w	r1, [sp, #22]
 80032e2:	6800      	ldr	r0, [r0, #0]
 80032e4:	a902      	add	r1, sp, #8
 80032e6:	9301      	str	r3, [sp, #4]
 80032e8:	f000 f92c 	bl	8003544 <_svfiprintf_r>
 80032ec:	2200      	movs	r2, #0
 80032ee:	9b02      	ldr	r3, [sp, #8]
 80032f0:	701a      	strb	r2, [r3, #0]
 80032f2:	b01c      	add	sp, #112	; 0x70
 80032f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80032f8:	b003      	add	sp, #12
 80032fa:	4770      	bx	lr
 80032fc:	20000014 	.word	0x20000014

08003300 <strstr>:
 8003300:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003302:	7803      	ldrb	r3, [r0, #0]
 8003304:	b133      	cbz	r3, 8003314 <strstr+0x14>
 8003306:	4603      	mov	r3, r0
 8003308:	4618      	mov	r0, r3
 800330a:	1c5e      	adds	r6, r3, #1
 800330c:	781b      	ldrb	r3, [r3, #0]
 800330e:	b933      	cbnz	r3, 800331e <strstr+0x1e>
 8003310:	4618      	mov	r0, r3
 8003312:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003314:	780b      	ldrb	r3, [r1, #0]
 8003316:	2b00      	cmp	r3, #0
 8003318:	bf18      	it	ne
 800331a:	2000      	movne	r0, #0
 800331c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800331e:	1e4d      	subs	r5, r1, #1
 8003320:	1e44      	subs	r4, r0, #1
 8003322:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 8003326:	2a00      	cmp	r2, #0
 8003328:	d0f3      	beq.n	8003312 <strstr+0x12>
 800332a:	f814 7f01 	ldrb.w	r7, [r4, #1]!
 800332e:	4633      	mov	r3, r6
 8003330:	4297      	cmp	r7, r2
 8003332:	d0f6      	beq.n	8003322 <strstr+0x22>
 8003334:	e7e8      	b.n	8003308 <strstr+0x8>

08003336 <_strtol_l.isra.0>:
 8003336:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800333a:	4680      	mov	r8, r0
 800333c:	4689      	mov	r9, r1
 800333e:	4692      	mov	sl, r2
 8003340:	461f      	mov	r7, r3
 8003342:	468b      	mov	fp, r1
 8003344:	465d      	mov	r5, fp
 8003346:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003348:	f815 4b01 	ldrb.w	r4, [r5], #1
 800334c:	f000 f88a 	bl	8003464 <__locale_ctype_ptr_l>
 8003350:	4420      	add	r0, r4
 8003352:	7846      	ldrb	r6, [r0, #1]
 8003354:	f016 0608 	ands.w	r6, r6, #8
 8003358:	d10b      	bne.n	8003372 <_strtol_l.isra.0+0x3c>
 800335a:	2c2d      	cmp	r4, #45	; 0x2d
 800335c:	d10b      	bne.n	8003376 <_strtol_l.isra.0+0x40>
 800335e:	2601      	movs	r6, #1
 8003360:	782c      	ldrb	r4, [r5, #0]
 8003362:	f10b 0502 	add.w	r5, fp, #2
 8003366:	b167      	cbz	r7, 8003382 <_strtol_l.isra.0+0x4c>
 8003368:	2f10      	cmp	r7, #16
 800336a:	d114      	bne.n	8003396 <_strtol_l.isra.0+0x60>
 800336c:	2c30      	cmp	r4, #48	; 0x30
 800336e:	d00a      	beq.n	8003386 <_strtol_l.isra.0+0x50>
 8003370:	e011      	b.n	8003396 <_strtol_l.isra.0+0x60>
 8003372:	46ab      	mov	fp, r5
 8003374:	e7e6      	b.n	8003344 <_strtol_l.isra.0+0xe>
 8003376:	2c2b      	cmp	r4, #43	; 0x2b
 8003378:	bf04      	itt	eq
 800337a:	782c      	ldrbeq	r4, [r5, #0]
 800337c:	f10b 0502 	addeq.w	r5, fp, #2
 8003380:	e7f1      	b.n	8003366 <_strtol_l.isra.0+0x30>
 8003382:	2c30      	cmp	r4, #48	; 0x30
 8003384:	d127      	bne.n	80033d6 <_strtol_l.isra.0+0xa0>
 8003386:	782b      	ldrb	r3, [r5, #0]
 8003388:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800338c:	2b58      	cmp	r3, #88	; 0x58
 800338e:	d14b      	bne.n	8003428 <_strtol_l.isra.0+0xf2>
 8003390:	2710      	movs	r7, #16
 8003392:	786c      	ldrb	r4, [r5, #1]
 8003394:	3502      	adds	r5, #2
 8003396:	2e00      	cmp	r6, #0
 8003398:	bf0c      	ite	eq
 800339a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800339e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80033a2:	2200      	movs	r2, #0
 80033a4:	fbb1 fef7 	udiv	lr, r1, r7
 80033a8:	4610      	mov	r0, r2
 80033aa:	fb07 1c1e 	mls	ip, r7, lr, r1
 80033ae:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80033b2:	2b09      	cmp	r3, #9
 80033b4:	d811      	bhi.n	80033da <_strtol_l.isra.0+0xa4>
 80033b6:	461c      	mov	r4, r3
 80033b8:	42a7      	cmp	r7, r4
 80033ba:	dd1d      	ble.n	80033f8 <_strtol_l.isra.0+0xc2>
 80033bc:	1c53      	adds	r3, r2, #1
 80033be:	d007      	beq.n	80033d0 <_strtol_l.isra.0+0x9a>
 80033c0:	4586      	cmp	lr, r0
 80033c2:	d316      	bcc.n	80033f2 <_strtol_l.isra.0+0xbc>
 80033c4:	d101      	bne.n	80033ca <_strtol_l.isra.0+0x94>
 80033c6:	45a4      	cmp	ip, r4
 80033c8:	db13      	blt.n	80033f2 <_strtol_l.isra.0+0xbc>
 80033ca:	2201      	movs	r2, #1
 80033cc:	fb00 4007 	mla	r0, r0, r7, r4
 80033d0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80033d4:	e7eb      	b.n	80033ae <_strtol_l.isra.0+0x78>
 80033d6:	270a      	movs	r7, #10
 80033d8:	e7dd      	b.n	8003396 <_strtol_l.isra.0+0x60>
 80033da:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80033de:	2b19      	cmp	r3, #25
 80033e0:	d801      	bhi.n	80033e6 <_strtol_l.isra.0+0xb0>
 80033e2:	3c37      	subs	r4, #55	; 0x37
 80033e4:	e7e8      	b.n	80033b8 <_strtol_l.isra.0+0x82>
 80033e6:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80033ea:	2b19      	cmp	r3, #25
 80033ec:	d804      	bhi.n	80033f8 <_strtol_l.isra.0+0xc2>
 80033ee:	3c57      	subs	r4, #87	; 0x57
 80033f0:	e7e2      	b.n	80033b8 <_strtol_l.isra.0+0x82>
 80033f2:	f04f 32ff 	mov.w	r2, #4294967295
 80033f6:	e7eb      	b.n	80033d0 <_strtol_l.isra.0+0x9a>
 80033f8:	1c53      	adds	r3, r2, #1
 80033fa:	d108      	bne.n	800340e <_strtol_l.isra.0+0xd8>
 80033fc:	2322      	movs	r3, #34	; 0x22
 80033fe:	4608      	mov	r0, r1
 8003400:	f8c8 3000 	str.w	r3, [r8]
 8003404:	f1ba 0f00 	cmp.w	sl, #0
 8003408:	d107      	bne.n	800341a <_strtol_l.isra.0+0xe4>
 800340a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800340e:	b106      	cbz	r6, 8003412 <_strtol_l.isra.0+0xdc>
 8003410:	4240      	negs	r0, r0
 8003412:	f1ba 0f00 	cmp.w	sl, #0
 8003416:	d00c      	beq.n	8003432 <_strtol_l.isra.0+0xfc>
 8003418:	b122      	cbz	r2, 8003424 <_strtol_l.isra.0+0xee>
 800341a:	3d01      	subs	r5, #1
 800341c:	f8ca 5000 	str.w	r5, [sl]
 8003420:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003424:	464d      	mov	r5, r9
 8003426:	e7f9      	b.n	800341c <_strtol_l.isra.0+0xe6>
 8003428:	2430      	movs	r4, #48	; 0x30
 800342a:	2f00      	cmp	r7, #0
 800342c:	d1b3      	bne.n	8003396 <_strtol_l.isra.0+0x60>
 800342e:	2708      	movs	r7, #8
 8003430:	e7b1      	b.n	8003396 <_strtol_l.isra.0+0x60>
 8003432:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08003438 <strtol>:
 8003438:	4b08      	ldr	r3, [pc, #32]	; (800345c <strtol+0x24>)
 800343a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800343c:	681c      	ldr	r4, [r3, #0]
 800343e:	4d08      	ldr	r5, [pc, #32]	; (8003460 <strtol+0x28>)
 8003440:	6a23      	ldr	r3, [r4, #32]
 8003442:	2b00      	cmp	r3, #0
 8003444:	bf08      	it	eq
 8003446:	462b      	moveq	r3, r5
 8003448:	9300      	str	r3, [sp, #0]
 800344a:	4613      	mov	r3, r2
 800344c:	460a      	mov	r2, r1
 800344e:	4601      	mov	r1, r0
 8003450:	4620      	mov	r0, r4
 8003452:	f7ff ff70 	bl	8003336 <_strtol_l.isra.0>
 8003456:	b003      	add	sp, #12
 8003458:	bd30      	pop	{r4, r5, pc}
 800345a:	bf00      	nop
 800345c:	20000014 	.word	0x20000014
 8003460:	20000078 	.word	0x20000078

08003464 <__locale_ctype_ptr_l>:
 8003464:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8003468:	4770      	bx	lr

0800346a <__ascii_mbtowc>:
 800346a:	b082      	sub	sp, #8
 800346c:	b901      	cbnz	r1, 8003470 <__ascii_mbtowc+0x6>
 800346e:	a901      	add	r1, sp, #4
 8003470:	b142      	cbz	r2, 8003484 <__ascii_mbtowc+0x1a>
 8003472:	b14b      	cbz	r3, 8003488 <__ascii_mbtowc+0x1e>
 8003474:	7813      	ldrb	r3, [r2, #0]
 8003476:	600b      	str	r3, [r1, #0]
 8003478:	7812      	ldrb	r2, [r2, #0]
 800347a:	1c10      	adds	r0, r2, #0
 800347c:	bf18      	it	ne
 800347e:	2001      	movne	r0, #1
 8003480:	b002      	add	sp, #8
 8003482:	4770      	bx	lr
 8003484:	4610      	mov	r0, r2
 8003486:	e7fb      	b.n	8003480 <__ascii_mbtowc+0x16>
 8003488:	f06f 0001 	mvn.w	r0, #1
 800348c:	e7f8      	b.n	8003480 <__ascii_mbtowc+0x16>

0800348e <__ssputs_r>:
 800348e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003492:	688e      	ldr	r6, [r1, #8]
 8003494:	4682      	mov	sl, r0
 8003496:	429e      	cmp	r6, r3
 8003498:	460c      	mov	r4, r1
 800349a:	4691      	mov	r9, r2
 800349c:	4698      	mov	r8, r3
 800349e:	d835      	bhi.n	800350c <__ssputs_r+0x7e>
 80034a0:	898a      	ldrh	r2, [r1, #12]
 80034a2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80034a6:	d031      	beq.n	800350c <__ssputs_r+0x7e>
 80034a8:	2302      	movs	r3, #2
 80034aa:	6825      	ldr	r5, [r4, #0]
 80034ac:	6909      	ldr	r1, [r1, #16]
 80034ae:	1a6f      	subs	r7, r5, r1
 80034b0:	6965      	ldr	r5, [r4, #20]
 80034b2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80034b6:	fb95 f5f3 	sdiv	r5, r5, r3
 80034ba:	f108 0301 	add.w	r3, r8, #1
 80034be:	443b      	add	r3, r7
 80034c0:	429d      	cmp	r5, r3
 80034c2:	bf38      	it	cc
 80034c4:	461d      	movcc	r5, r3
 80034c6:	0553      	lsls	r3, r2, #21
 80034c8:	d531      	bpl.n	800352e <__ssputs_r+0xa0>
 80034ca:	4629      	mov	r1, r5
 80034cc:	f000 fb48 	bl	8003b60 <_malloc_r>
 80034d0:	4606      	mov	r6, r0
 80034d2:	b950      	cbnz	r0, 80034ea <__ssputs_r+0x5c>
 80034d4:	230c      	movs	r3, #12
 80034d6:	f8ca 3000 	str.w	r3, [sl]
 80034da:	89a3      	ldrh	r3, [r4, #12]
 80034dc:	f04f 30ff 	mov.w	r0, #4294967295
 80034e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80034e4:	81a3      	strh	r3, [r4, #12]
 80034e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80034ea:	463a      	mov	r2, r7
 80034ec:	6921      	ldr	r1, [r4, #16]
 80034ee:	f7ff fecf 	bl	8003290 <memcpy>
 80034f2:	89a3      	ldrh	r3, [r4, #12]
 80034f4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80034f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80034fc:	81a3      	strh	r3, [r4, #12]
 80034fe:	6126      	str	r6, [r4, #16]
 8003500:	443e      	add	r6, r7
 8003502:	6026      	str	r6, [r4, #0]
 8003504:	4646      	mov	r6, r8
 8003506:	6165      	str	r5, [r4, #20]
 8003508:	1bed      	subs	r5, r5, r7
 800350a:	60a5      	str	r5, [r4, #8]
 800350c:	4546      	cmp	r6, r8
 800350e:	bf28      	it	cs
 8003510:	4646      	movcs	r6, r8
 8003512:	4649      	mov	r1, r9
 8003514:	4632      	mov	r2, r6
 8003516:	6820      	ldr	r0, [r4, #0]
 8003518:	f000 fabb 	bl	8003a92 <memmove>
 800351c:	68a3      	ldr	r3, [r4, #8]
 800351e:	2000      	movs	r0, #0
 8003520:	1b9b      	subs	r3, r3, r6
 8003522:	60a3      	str	r3, [r4, #8]
 8003524:	6823      	ldr	r3, [r4, #0]
 8003526:	441e      	add	r6, r3
 8003528:	6026      	str	r6, [r4, #0]
 800352a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800352e:	462a      	mov	r2, r5
 8003530:	f000 fb74 	bl	8003c1c <_realloc_r>
 8003534:	4606      	mov	r6, r0
 8003536:	2800      	cmp	r0, #0
 8003538:	d1e1      	bne.n	80034fe <__ssputs_r+0x70>
 800353a:	6921      	ldr	r1, [r4, #16]
 800353c:	4650      	mov	r0, sl
 800353e:	f000 fac3 	bl	8003ac8 <_free_r>
 8003542:	e7c7      	b.n	80034d4 <__ssputs_r+0x46>

08003544 <_svfiprintf_r>:
 8003544:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003548:	b09d      	sub	sp, #116	; 0x74
 800354a:	9303      	str	r3, [sp, #12]
 800354c:	898b      	ldrh	r3, [r1, #12]
 800354e:	4680      	mov	r8, r0
 8003550:	061c      	lsls	r4, r3, #24
 8003552:	460d      	mov	r5, r1
 8003554:	4616      	mov	r6, r2
 8003556:	d50f      	bpl.n	8003578 <_svfiprintf_r+0x34>
 8003558:	690b      	ldr	r3, [r1, #16]
 800355a:	b96b      	cbnz	r3, 8003578 <_svfiprintf_r+0x34>
 800355c:	2140      	movs	r1, #64	; 0x40
 800355e:	f000 faff 	bl	8003b60 <_malloc_r>
 8003562:	6028      	str	r0, [r5, #0]
 8003564:	6128      	str	r0, [r5, #16]
 8003566:	b928      	cbnz	r0, 8003574 <_svfiprintf_r+0x30>
 8003568:	230c      	movs	r3, #12
 800356a:	f8c8 3000 	str.w	r3, [r8]
 800356e:	f04f 30ff 	mov.w	r0, #4294967295
 8003572:	e0c4      	b.n	80036fe <_svfiprintf_r+0x1ba>
 8003574:	2340      	movs	r3, #64	; 0x40
 8003576:	616b      	str	r3, [r5, #20]
 8003578:	2300      	movs	r3, #0
 800357a:	9309      	str	r3, [sp, #36]	; 0x24
 800357c:	2320      	movs	r3, #32
 800357e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003582:	2330      	movs	r3, #48	; 0x30
 8003584:	f04f 0b01 	mov.w	fp, #1
 8003588:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800358c:	4637      	mov	r7, r6
 800358e:	463c      	mov	r4, r7
 8003590:	f814 3b01 	ldrb.w	r3, [r4], #1
 8003594:	2b00      	cmp	r3, #0
 8003596:	d13c      	bne.n	8003612 <_svfiprintf_r+0xce>
 8003598:	ebb7 0a06 	subs.w	sl, r7, r6
 800359c:	d00b      	beq.n	80035b6 <_svfiprintf_r+0x72>
 800359e:	4653      	mov	r3, sl
 80035a0:	4632      	mov	r2, r6
 80035a2:	4629      	mov	r1, r5
 80035a4:	4640      	mov	r0, r8
 80035a6:	f7ff ff72 	bl	800348e <__ssputs_r>
 80035aa:	3001      	adds	r0, #1
 80035ac:	f000 80a2 	beq.w	80036f4 <_svfiprintf_r+0x1b0>
 80035b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80035b2:	4453      	add	r3, sl
 80035b4:	9309      	str	r3, [sp, #36]	; 0x24
 80035b6:	783b      	ldrb	r3, [r7, #0]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	f000 809b 	beq.w	80036f4 <_svfiprintf_r+0x1b0>
 80035be:	2300      	movs	r3, #0
 80035c0:	f04f 32ff 	mov.w	r2, #4294967295
 80035c4:	9304      	str	r3, [sp, #16]
 80035c6:	9307      	str	r3, [sp, #28]
 80035c8:	9205      	str	r2, [sp, #20]
 80035ca:	9306      	str	r3, [sp, #24]
 80035cc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80035d0:	931a      	str	r3, [sp, #104]	; 0x68
 80035d2:	2205      	movs	r2, #5
 80035d4:	7821      	ldrb	r1, [r4, #0]
 80035d6:	4850      	ldr	r0, [pc, #320]	; (8003718 <_svfiprintf_r+0x1d4>)
 80035d8:	f000 fa4d 	bl	8003a76 <memchr>
 80035dc:	1c67      	adds	r7, r4, #1
 80035de:	9b04      	ldr	r3, [sp, #16]
 80035e0:	b9d8      	cbnz	r0, 800361a <_svfiprintf_r+0xd6>
 80035e2:	06d9      	lsls	r1, r3, #27
 80035e4:	bf44      	itt	mi
 80035e6:	2220      	movmi	r2, #32
 80035e8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80035ec:	071a      	lsls	r2, r3, #28
 80035ee:	bf44      	itt	mi
 80035f0:	222b      	movmi	r2, #43	; 0x2b
 80035f2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80035f6:	7822      	ldrb	r2, [r4, #0]
 80035f8:	2a2a      	cmp	r2, #42	; 0x2a
 80035fa:	d016      	beq.n	800362a <_svfiprintf_r+0xe6>
 80035fc:	2100      	movs	r1, #0
 80035fe:	200a      	movs	r0, #10
 8003600:	9a07      	ldr	r2, [sp, #28]
 8003602:	4627      	mov	r7, r4
 8003604:	783b      	ldrb	r3, [r7, #0]
 8003606:	3401      	adds	r4, #1
 8003608:	3b30      	subs	r3, #48	; 0x30
 800360a:	2b09      	cmp	r3, #9
 800360c:	d950      	bls.n	80036b0 <_svfiprintf_r+0x16c>
 800360e:	b1c9      	cbz	r1, 8003644 <_svfiprintf_r+0x100>
 8003610:	e011      	b.n	8003636 <_svfiprintf_r+0xf2>
 8003612:	2b25      	cmp	r3, #37	; 0x25
 8003614:	d0c0      	beq.n	8003598 <_svfiprintf_r+0x54>
 8003616:	4627      	mov	r7, r4
 8003618:	e7b9      	b.n	800358e <_svfiprintf_r+0x4a>
 800361a:	4a3f      	ldr	r2, [pc, #252]	; (8003718 <_svfiprintf_r+0x1d4>)
 800361c:	463c      	mov	r4, r7
 800361e:	1a80      	subs	r0, r0, r2
 8003620:	fa0b f000 	lsl.w	r0, fp, r0
 8003624:	4318      	orrs	r0, r3
 8003626:	9004      	str	r0, [sp, #16]
 8003628:	e7d3      	b.n	80035d2 <_svfiprintf_r+0x8e>
 800362a:	9a03      	ldr	r2, [sp, #12]
 800362c:	1d11      	adds	r1, r2, #4
 800362e:	6812      	ldr	r2, [r2, #0]
 8003630:	9103      	str	r1, [sp, #12]
 8003632:	2a00      	cmp	r2, #0
 8003634:	db01      	blt.n	800363a <_svfiprintf_r+0xf6>
 8003636:	9207      	str	r2, [sp, #28]
 8003638:	e004      	b.n	8003644 <_svfiprintf_r+0x100>
 800363a:	4252      	negs	r2, r2
 800363c:	f043 0302 	orr.w	r3, r3, #2
 8003640:	9207      	str	r2, [sp, #28]
 8003642:	9304      	str	r3, [sp, #16]
 8003644:	783b      	ldrb	r3, [r7, #0]
 8003646:	2b2e      	cmp	r3, #46	; 0x2e
 8003648:	d10d      	bne.n	8003666 <_svfiprintf_r+0x122>
 800364a:	787b      	ldrb	r3, [r7, #1]
 800364c:	1c79      	adds	r1, r7, #1
 800364e:	2b2a      	cmp	r3, #42	; 0x2a
 8003650:	d132      	bne.n	80036b8 <_svfiprintf_r+0x174>
 8003652:	9b03      	ldr	r3, [sp, #12]
 8003654:	3702      	adds	r7, #2
 8003656:	1d1a      	adds	r2, r3, #4
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	9203      	str	r2, [sp, #12]
 800365c:	2b00      	cmp	r3, #0
 800365e:	bfb8      	it	lt
 8003660:	f04f 33ff 	movlt.w	r3, #4294967295
 8003664:	9305      	str	r3, [sp, #20]
 8003666:	4c2d      	ldr	r4, [pc, #180]	; (800371c <_svfiprintf_r+0x1d8>)
 8003668:	2203      	movs	r2, #3
 800366a:	7839      	ldrb	r1, [r7, #0]
 800366c:	4620      	mov	r0, r4
 800366e:	f000 fa02 	bl	8003a76 <memchr>
 8003672:	b138      	cbz	r0, 8003684 <_svfiprintf_r+0x140>
 8003674:	2340      	movs	r3, #64	; 0x40
 8003676:	1b00      	subs	r0, r0, r4
 8003678:	fa03 f000 	lsl.w	r0, r3, r0
 800367c:	9b04      	ldr	r3, [sp, #16]
 800367e:	3701      	adds	r7, #1
 8003680:	4303      	orrs	r3, r0
 8003682:	9304      	str	r3, [sp, #16]
 8003684:	7839      	ldrb	r1, [r7, #0]
 8003686:	2206      	movs	r2, #6
 8003688:	4825      	ldr	r0, [pc, #148]	; (8003720 <_svfiprintf_r+0x1dc>)
 800368a:	1c7e      	adds	r6, r7, #1
 800368c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003690:	f000 f9f1 	bl	8003a76 <memchr>
 8003694:	2800      	cmp	r0, #0
 8003696:	d035      	beq.n	8003704 <_svfiprintf_r+0x1c0>
 8003698:	4b22      	ldr	r3, [pc, #136]	; (8003724 <_svfiprintf_r+0x1e0>)
 800369a:	b9fb      	cbnz	r3, 80036dc <_svfiprintf_r+0x198>
 800369c:	9b03      	ldr	r3, [sp, #12]
 800369e:	3307      	adds	r3, #7
 80036a0:	f023 0307 	bic.w	r3, r3, #7
 80036a4:	3308      	adds	r3, #8
 80036a6:	9303      	str	r3, [sp, #12]
 80036a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80036aa:	444b      	add	r3, r9
 80036ac:	9309      	str	r3, [sp, #36]	; 0x24
 80036ae:	e76d      	b.n	800358c <_svfiprintf_r+0x48>
 80036b0:	fb00 3202 	mla	r2, r0, r2, r3
 80036b4:	2101      	movs	r1, #1
 80036b6:	e7a4      	b.n	8003602 <_svfiprintf_r+0xbe>
 80036b8:	2300      	movs	r3, #0
 80036ba:	240a      	movs	r4, #10
 80036bc:	4618      	mov	r0, r3
 80036be:	9305      	str	r3, [sp, #20]
 80036c0:	460f      	mov	r7, r1
 80036c2:	783a      	ldrb	r2, [r7, #0]
 80036c4:	3101      	adds	r1, #1
 80036c6:	3a30      	subs	r2, #48	; 0x30
 80036c8:	2a09      	cmp	r2, #9
 80036ca:	d903      	bls.n	80036d4 <_svfiprintf_r+0x190>
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d0ca      	beq.n	8003666 <_svfiprintf_r+0x122>
 80036d0:	9005      	str	r0, [sp, #20]
 80036d2:	e7c8      	b.n	8003666 <_svfiprintf_r+0x122>
 80036d4:	fb04 2000 	mla	r0, r4, r0, r2
 80036d8:	2301      	movs	r3, #1
 80036da:	e7f1      	b.n	80036c0 <_svfiprintf_r+0x17c>
 80036dc:	ab03      	add	r3, sp, #12
 80036de:	9300      	str	r3, [sp, #0]
 80036e0:	462a      	mov	r2, r5
 80036e2:	4b11      	ldr	r3, [pc, #68]	; (8003728 <_svfiprintf_r+0x1e4>)
 80036e4:	a904      	add	r1, sp, #16
 80036e6:	4640      	mov	r0, r8
 80036e8:	f3af 8000 	nop.w
 80036ec:	f1b0 3fff 	cmp.w	r0, #4294967295
 80036f0:	4681      	mov	r9, r0
 80036f2:	d1d9      	bne.n	80036a8 <_svfiprintf_r+0x164>
 80036f4:	89ab      	ldrh	r3, [r5, #12]
 80036f6:	065b      	lsls	r3, r3, #25
 80036f8:	f53f af39 	bmi.w	800356e <_svfiprintf_r+0x2a>
 80036fc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80036fe:	b01d      	add	sp, #116	; 0x74
 8003700:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003704:	ab03      	add	r3, sp, #12
 8003706:	9300      	str	r3, [sp, #0]
 8003708:	462a      	mov	r2, r5
 800370a:	4b07      	ldr	r3, [pc, #28]	; (8003728 <_svfiprintf_r+0x1e4>)
 800370c:	a904      	add	r1, sp, #16
 800370e:	4640      	mov	r0, r8
 8003710:	f000 f884 	bl	800381c <_printf_i>
 8003714:	e7ea      	b.n	80036ec <_svfiprintf_r+0x1a8>
 8003716:	bf00      	nop
 8003718:	08003fcc 	.word	0x08003fcc
 800371c:	08003fd2 	.word	0x08003fd2
 8003720:	08003fd6 	.word	0x08003fd6
 8003724:	00000000 	.word	0x00000000
 8003728:	0800348f 	.word	0x0800348f

0800372c <_printf_common>:
 800372c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003730:	4691      	mov	r9, r2
 8003732:	461f      	mov	r7, r3
 8003734:	688a      	ldr	r2, [r1, #8]
 8003736:	690b      	ldr	r3, [r1, #16]
 8003738:	4606      	mov	r6, r0
 800373a:	4293      	cmp	r3, r2
 800373c:	bfb8      	it	lt
 800373e:	4613      	movlt	r3, r2
 8003740:	f8c9 3000 	str.w	r3, [r9]
 8003744:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003748:	460c      	mov	r4, r1
 800374a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800374e:	b112      	cbz	r2, 8003756 <_printf_common+0x2a>
 8003750:	3301      	adds	r3, #1
 8003752:	f8c9 3000 	str.w	r3, [r9]
 8003756:	6823      	ldr	r3, [r4, #0]
 8003758:	0699      	lsls	r1, r3, #26
 800375a:	bf42      	ittt	mi
 800375c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003760:	3302      	addmi	r3, #2
 8003762:	f8c9 3000 	strmi.w	r3, [r9]
 8003766:	6825      	ldr	r5, [r4, #0]
 8003768:	f015 0506 	ands.w	r5, r5, #6
 800376c:	d107      	bne.n	800377e <_printf_common+0x52>
 800376e:	f104 0a19 	add.w	sl, r4, #25
 8003772:	68e3      	ldr	r3, [r4, #12]
 8003774:	f8d9 2000 	ldr.w	r2, [r9]
 8003778:	1a9b      	subs	r3, r3, r2
 800377a:	429d      	cmp	r5, r3
 800377c:	db2a      	blt.n	80037d4 <_printf_common+0xa8>
 800377e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003782:	6822      	ldr	r2, [r4, #0]
 8003784:	3300      	adds	r3, #0
 8003786:	bf18      	it	ne
 8003788:	2301      	movne	r3, #1
 800378a:	0692      	lsls	r2, r2, #26
 800378c:	d42f      	bmi.n	80037ee <_printf_common+0xc2>
 800378e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003792:	4639      	mov	r1, r7
 8003794:	4630      	mov	r0, r6
 8003796:	47c0      	blx	r8
 8003798:	3001      	adds	r0, #1
 800379a:	d022      	beq.n	80037e2 <_printf_common+0xb6>
 800379c:	6823      	ldr	r3, [r4, #0]
 800379e:	68e5      	ldr	r5, [r4, #12]
 80037a0:	f003 0306 	and.w	r3, r3, #6
 80037a4:	2b04      	cmp	r3, #4
 80037a6:	bf18      	it	ne
 80037a8:	2500      	movne	r5, #0
 80037aa:	f8d9 2000 	ldr.w	r2, [r9]
 80037ae:	f04f 0900 	mov.w	r9, #0
 80037b2:	bf08      	it	eq
 80037b4:	1aad      	subeq	r5, r5, r2
 80037b6:	68a3      	ldr	r3, [r4, #8]
 80037b8:	6922      	ldr	r2, [r4, #16]
 80037ba:	bf08      	it	eq
 80037bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80037c0:	4293      	cmp	r3, r2
 80037c2:	bfc4      	itt	gt
 80037c4:	1a9b      	subgt	r3, r3, r2
 80037c6:	18ed      	addgt	r5, r5, r3
 80037c8:	341a      	adds	r4, #26
 80037ca:	454d      	cmp	r5, r9
 80037cc:	d11b      	bne.n	8003806 <_printf_common+0xda>
 80037ce:	2000      	movs	r0, #0
 80037d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80037d4:	2301      	movs	r3, #1
 80037d6:	4652      	mov	r2, sl
 80037d8:	4639      	mov	r1, r7
 80037da:	4630      	mov	r0, r6
 80037dc:	47c0      	blx	r8
 80037de:	3001      	adds	r0, #1
 80037e0:	d103      	bne.n	80037ea <_printf_common+0xbe>
 80037e2:	f04f 30ff 	mov.w	r0, #4294967295
 80037e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80037ea:	3501      	adds	r5, #1
 80037ec:	e7c1      	b.n	8003772 <_printf_common+0x46>
 80037ee:	2030      	movs	r0, #48	; 0x30
 80037f0:	18e1      	adds	r1, r4, r3
 80037f2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80037f6:	1c5a      	adds	r2, r3, #1
 80037f8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80037fc:	4422      	add	r2, r4
 80037fe:	3302      	adds	r3, #2
 8003800:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003804:	e7c3      	b.n	800378e <_printf_common+0x62>
 8003806:	2301      	movs	r3, #1
 8003808:	4622      	mov	r2, r4
 800380a:	4639      	mov	r1, r7
 800380c:	4630      	mov	r0, r6
 800380e:	47c0      	blx	r8
 8003810:	3001      	adds	r0, #1
 8003812:	d0e6      	beq.n	80037e2 <_printf_common+0xb6>
 8003814:	f109 0901 	add.w	r9, r9, #1
 8003818:	e7d7      	b.n	80037ca <_printf_common+0x9e>
	...

0800381c <_printf_i>:
 800381c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003820:	4617      	mov	r7, r2
 8003822:	7e0a      	ldrb	r2, [r1, #24]
 8003824:	b085      	sub	sp, #20
 8003826:	2a6e      	cmp	r2, #110	; 0x6e
 8003828:	4698      	mov	r8, r3
 800382a:	4606      	mov	r6, r0
 800382c:	460c      	mov	r4, r1
 800382e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003830:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8003834:	f000 80bc 	beq.w	80039b0 <_printf_i+0x194>
 8003838:	d81a      	bhi.n	8003870 <_printf_i+0x54>
 800383a:	2a63      	cmp	r2, #99	; 0x63
 800383c:	d02e      	beq.n	800389c <_printf_i+0x80>
 800383e:	d80a      	bhi.n	8003856 <_printf_i+0x3a>
 8003840:	2a00      	cmp	r2, #0
 8003842:	f000 80c8 	beq.w	80039d6 <_printf_i+0x1ba>
 8003846:	2a58      	cmp	r2, #88	; 0x58
 8003848:	f000 808a 	beq.w	8003960 <_printf_i+0x144>
 800384c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003850:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8003854:	e02a      	b.n	80038ac <_printf_i+0x90>
 8003856:	2a64      	cmp	r2, #100	; 0x64
 8003858:	d001      	beq.n	800385e <_printf_i+0x42>
 800385a:	2a69      	cmp	r2, #105	; 0x69
 800385c:	d1f6      	bne.n	800384c <_printf_i+0x30>
 800385e:	6821      	ldr	r1, [r4, #0]
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	f011 0f80 	tst.w	r1, #128	; 0x80
 8003866:	d023      	beq.n	80038b0 <_printf_i+0x94>
 8003868:	1d11      	adds	r1, r2, #4
 800386a:	6019      	str	r1, [r3, #0]
 800386c:	6813      	ldr	r3, [r2, #0]
 800386e:	e027      	b.n	80038c0 <_printf_i+0xa4>
 8003870:	2a73      	cmp	r2, #115	; 0x73
 8003872:	f000 80b4 	beq.w	80039de <_printf_i+0x1c2>
 8003876:	d808      	bhi.n	800388a <_printf_i+0x6e>
 8003878:	2a6f      	cmp	r2, #111	; 0x6f
 800387a:	d02a      	beq.n	80038d2 <_printf_i+0xb6>
 800387c:	2a70      	cmp	r2, #112	; 0x70
 800387e:	d1e5      	bne.n	800384c <_printf_i+0x30>
 8003880:	680a      	ldr	r2, [r1, #0]
 8003882:	f042 0220 	orr.w	r2, r2, #32
 8003886:	600a      	str	r2, [r1, #0]
 8003888:	e003      	b.n	8003892 <_printf_i+0x76>
 800388a:	2a75      	cmp	r2, #117	; 0x75
 800388c:	d021      	beq.n	80038d2 <_printf_i+0xb6>
 800388e:	2a78      	cmp	r2, #120	; 0x78
 8003890:	d1dc      	bne.n	800384c <_printf_i+0x30>
 8003892:	2278      	movs	r2, #120	; 0x78
 8003894:	496f      	ldr	r1, [pc, #444]	; (8003a54 <_printf_i+0x238>)
 8003896:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800389a:	e064      	b.n	8003966 <_printf_i+0x14a>
 800389c:	681a      	ldr	r2, [r3, #0]
 800389e:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80038a2:	1d11      	adds	r1, r2, #4
 80038a4:	6019      	str	r1, [r3, #0]
 80038a6:	6813      	ldr	r3, [r2, #0]
 80038a8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80038ac:	2301      	movs	r3, #1
 80038ae:	e0a3      	b.n	80039f8 <_printf_i+0x1dc>
 80038b0:	f011 0f40 	tst.w	r1, #64	; 0x40
 80038b4:	f102 0104 	add.w	r1, r2, #4
 80038b8:	6019      	str	r1, [r3, #0]
 80038ba:	d0d7      	beq.n	800386c <_printf_i+0x50>
 80038bc:	f9b2 3000 	ldrsh.w	r3, [r2]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	da03      	bge.n	80038cc <_printf_i+0xb0>
 80038c4:	222d      	movs	r2, #45	; 0x2d
 80038c6:	425b      	negs	r3, r3
 80038c8:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80038cc:	4962      	ldr	r1, [pc, #392]	; (8003a58 <_printf_i+0x23c>)
 80038ce:	220a      	movs	r2, #10
 80038d0:	e017      	b.n	8003902 <_printf_i+0xe6>
 80038d2:	6820      	ldr	r0, [r4, #0]
 80038d4:	6819      	ldr	r1, [r3, #0]
 80038d6:	f010 0f80 	tst.w	r0, #128	; 0x80
 80038da:	d003      	beq.n	80038e4 <_printf_i+0xc8>
 80038dc:	1d08      	adds	r0, r1, #4
 80038de:	6018      	str	r0, [r3, #0]
 80038e0:	680b      	ldr	r3, [r1, #0]
 80038e2:	e006      	b.n	80038f2 <_printf_i+0xd6>
 80038e4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80038e8:	f101 0004 	add.w	r0, r1, #4
 80038ec:	6018      	str	r0, [r3, #0]
 80038ee:	d0f7      	beq.n	80038e0 <_printf_i+0xc4>
 80038f0:	880b      	ldrh	r3, [r1, #0]
 80038f2:	2a6f      	cmp	r2, #111	; 0x6f
 80038f4:	bf14      	ite	ne
 80038f6:	220a      	movne	r2, #10
 80038f8:	2208      	moveq	r2, #8
 80038fa:	4957      	ldr	r1, [pc, #348]	; (8003a58 <_printf_i+0x23c>)
 80038fc:	2000      	movs	r0, #0
 80038fe:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8003902:	6865      	ldr	r5, [r4, #4]
 8003904:	2d00      	cmp	r5, #0
 8003906:	60a5      	str	r5, [r4, #8]
 8003908:	f2c0 809c 	blt.w	8003a44 <_printf_i+0x228>
 800390c:	6820      	ldr	r0, [r4, #0]
 800390e:	f020 0004 	bic.w	r0, r0, #4
 8003912:	6020      	str	r0, [r4, #0]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d13f      	bne.n	8003998 <_printf_i+0x17c>
 8003918:	2d00      	cmp	r5, #0
 800391a:	f040 8095 	bne.w	8003a48 <_printf_i+0x22c>
 800391e:	4675      	mov	r5, lr
 8003920:	2a08      	cmp	r2, #8
 8003922:	d10b      	bne.n	800393c <_printf_i+0x120>
 8003924:	6823      	ldr	r3, [r4, #0]
 8003926:	07da      	lsls	r2, r3, #31
 8003928:	d508      	bpl.n	800393c <_printf_i+0x120>
 800392a:	6923      	ldr	r3, [r4, #16]
 800392c:	6862      	ldr	r2, [r4, #4]
 800392e:	429a      	cmp	r2, r3
 8003930:	bfde      	ittt	le
 8003932:	2330      	movle	r3, #48	; 0x30
 8003934:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003938:	f105 35ff 	addle.w	r5, r5, #4294967295
 800393c:	ebae 0305 	sub.w	r3, lr, r5
 8003940:	6123      	str	r3, [r4, #16]
 8003942:	f8cd 8000 	str.w	r8, [sp]
 8003946:	463b      	mov	r3, r7
 8003948:	aa03      	add	r2, sp, #12
 800394a:	4621      	mov	r1, r4
 800394c:	4630      	mov	r0, r6
 800394e:	f7ff feed 	bl	800372c <_printf_common>
 8003952:	3001      	adds	r0, #1
 8003954:	d155      	bne.n	8003a02 <_printf_i+0x1e6>
 8003956:	f04f 30ff 	mov.w	r0, #4294967295
 800395a:	b005      	add	sp, #20
 800395c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003960:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8003964:	493c      	ldr	r1, [pc, #240]	; (8003a58 <_printf_i+0x23c>)
 8003966:	6822      	ldr	r2, [r4, #0]
 8003968:	6818      	ldr	r0, [r3, #0]
 800396a:	f012 0f80 	tst.w	r2, #128	; 0x80
 800396e:	f100 0504 	add.w	r5, r0, #4
 8003972:	601d      	str	r5, [r3, #0]
 8003974:	d001      	beq.n	800397a <_printf_i+0x15e>
 8003976:	6803      	ldr	r3, [r0, #0]
 8003978:	e002      	b.n	8003980 <_printf_i+0x164>
 800397a:	0655      	lsls	r5, r2, #25
 800397c:	d5fb      	bpl.n	8003976 <_printf_i+0x15a>
 800397e:	8803      	ldrh	r3, [r0, #0]
 8003980:	07d0      	lsls	r0, r2, #31
 8003982:	bf44      	itt	mi
 8003984:	f042 0220 	orrmi.w	r2, r2, #32
 8003988:	6022      	strmi	r2, [r4, #0]
 800398a:	b91b      	cbnz	r3, 8003994 <_printf_i+0x178>
 800398c:	6822      	ldr	r2, [r4, #0]
 800398e:	f022 0220 	bic.w	r2, r2, #32
 8003992:	6022      	str	r2, [r4, #0]
 8003994:	2210      	movs	r2, #16
 8003996:	e7b1      	b.n	80038fc <_printf_i+0xe0>
 8003998:	4675      	mov	r5, lr
 800399a:	fbb3 f0f2 	udiv	r0, r3, r2
 800399e:	fb02 3310 	mls	r3, r2, r0, r3
 80039a2:	5ccb      	ldrb	r3, [r1, r3]
 80039a4:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80039a8:	4603      	mov	r3, r0
 80039aa:	2800      	cmp	r0, #0
 80039ac:	d1f5      	bne.n	800399a <_printf_i+0x17e>
 80039ae:	e7b7      	b.n	8003920 <_printf_i+0x104>
 80039b0:	6808      	ldr	r0, [r1, #0]
 80039b2:	681a      	ldr	r2, [r3, #0]
 80039b4:	f010 0f80 	tst.w	r0, #128	; 0x80
 80039b8:	6949      	ldr	r1, [r1, #20]
 80039ba:	d004      	beq.n	80039c6 <_printf_i+0x1aa>
 80039bc:	1d10      	adds	r0, r2, #4
 80039be:	6018      	str	r0, [r3, #0]
 80039c0:	6813      	ldr	r3, [r2, #0]
 80039c2:	6019      	str	r1, [r3, #0]
 80039c4:	e007      	b.n	80039d6 <_printf_i+0x1ba>
 80039c6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80039ca:	f102 0004 	add.w	r0, r2, #4
 80039ce:	6018      	str	r0, [r3, #0]
 80039d0:	6813      	ldr	r3, [r2, #0]
 80039d2:	d0f6      	beq.n	80039c2 <_printf_i+0x1a6>
 80039d4:	8019      	strh	r1, [r3, #0]
 80039d6:	2300      	movs	r3, #0
 80039d8:	4675      	mov	r5, lr
 80039da:	6123      	str	r3, [r4, #16]
 80039dc:	e7b1      	b.n	8003942 <_printf_i+0x126>
 80039de:	681a      	ldr	r2, [r3, #0]
 80039e0:	1d11      	adds	r1, r2, #4
 80039e2:	6019      	str	r1, [r3, #0]
 80039e4:	6815      	ldr	r5, [r2, #0]
 80039e6:	2100      	movs	r1, #0
 80039e8:	6862      	ldr	r2, [r4, #4]
 80039ea:	4628      	mov	r0, r5
 80039ec:	f000 f843 	bl	8003a76 <memchr>
 80039f0:	b108      	cbz	r0, 80039f6 <_printf_i+0x1da>
 80039f2:	1b40      	subs	r0, r0, r5
 80039f4:	6060      	str	r0, [r4, #4]
 80039f6:	6863      	ldr	r3, [r4, #4]
 80039f8:	6123      	str	r3, [r4, #16]
 80039fa:	2300      	movs	r3, #0
 80039fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003a00:	e79f      	b.n	8003942 <_printf_i+0x126>
 8003a02:	6923      	ldr	r3, [r4, #16]
 8003a04:	462a      	mov	r2, r5
 8003a06:	4639      	mov	r1, r7
 8003a08:	4630      	mov	r0, r6
 8003a0a:	47c0      	blx	r8
 8003a0c:	3001      	adds	r0, #1
 8003a0e:	d0a2      	beq.n	8003956 <_printf_i+0x13a>
 8003a10:	6823      	ldr	r3, [r4, #0]
 8003a12:	079b      	lsls	r3, r3, #30
 8003a14:	d507      	bpl.n	8003a26 <_printf_i+0x20a>
 8003a16:	2500      	movs	r5, #0
 8003a18:	f104 0919 	add.w	r9, r4, #25
 8003a1c:	68e3      	ldr	r3, [r4, #12]
 8003a1e:	9a03      	ldr	r2, [sp, #12]
 8003a20:	1a9b      	subs	r3, r3, r2
 8003a22:	429d      	cmp	r5, r3
 8003a24:	db05      	blt.n	8003a32 <_printf_i+0x216>
 8003a26:	68e0      	ldr	r0, [r4, #12]
 8003a28:	9b03      	ldr	r3, [sp, #12]
 8003a2a:	4298      	cmp	r0, r3
 8003a2c:	bfb8      	it	lt
 8003a2e:	4618      	movlt	r0, r3
 8003a30:	e793      	b.n	800395a <_printf_i+0x13e>
 8003a32:	2301      	movs	r3, #1
 8003a34:	464a      	mov	r2, r9
 8003a36:	4639      	mov	r1, r7
 8003a38:	4630      	mov	r0, r6
 8003a3a:	47c0      	blx	r8
 8003a3c:	3001      	adds	r0, #1
 8003a3e:	d08a      	beq.n	8003956 <_printf_i+0x13a>
 8003a40:	3501      	adds	r5, #1
 8003a42:	e7eb      	b.n	8003a1c <_printf_i+0x200>
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d1a7      	bne.n	8003998 <_printf_i+0x17c>
 8003a48:	780b      	ldrb	r3, [r1, #0]
 8003a4a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003a4e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003a52:	e765      	b.n	8003920 <_printf_i+0x104>
 8003a54:	08003fee 	.word	0x08003fee
 8003a58:	08003fdd 	.word	0x08003fdd

08003a5c <__ascii_wctomb>:
 8003a5c:	b149      	cbz	r1, 8003a72 <__ascii_wctomb+0x16>
 8003a5e:	2aff      	cmp	r2, #255	; 0xff
 8003a60:	bf8b      	itete	hi
 8003a62:	238a      	movhi	r3, #138	; 0x8a
 8003a64:	700a      	strbls	r2, [r1, #0]
 8003a66:	6003      	strhi	r3, [r0, #0]
 8003a68:	2001      	movls	r0, #1
 8003a6a:	bf88      	it	hi
 8003a6c:	f04f 30ff 	movhi.w	r0, #4294967295
 8003a70:	4770      	bx	lr
 8003a72:	4608      	mov	r0, r1
 8003a74:	4770      	bx	lr

08003a76 <memchr>:
 8003a76:	b510      	push	{r4, lr}
 8003a78:	b2c9      	uxtb	r1, r1
 8003a7a:	4402      	add	r2, r0
 8003a7c:	4290      	cmp	r0, r2
 8003a7e:	4603      	mov	r3, r0
 8003a80:	d101      	bne.n	8003a86 <memchr+0x10>
 8003a82:	2000      	movs	r0, #0
 8003a84:	bd10      	pop	{r4, pc}
 8003a86:	781c      	ldrb	r4, [r3, #0]
 8003a88:	3001      	adds	r0, #1
 8003a8a:	428c      	cmp	r4, r1
 8003a8c:	d1f6      	bne.n	8003a7c <memchr+0x6>
 8003a8e:	4618      	mov	r0, r3
 8003a90:	bd10      	pop	{r4, pc}

08003a92 <memmove>:
 8003a92:	4288      	cmp	r0, r1
 8003a94:	b510      	push	{r4, lr}
 8003a96:	eb01 0302 	add.w	r3, r1, r2
 8003a9a:	d803      	bhi.n	8003aa4 <memmove+0x12>
 8003a9c:	1e42      	subs	r2, r0, #1
 8003a9e:	4299      	cmp	r1, r3
 8003aa0:	d10c      	bne.n	8003abc <memmove+0x2a>
 8003aa2:	bd10      	pop	{r4, pc}
 8003aa4:	4298      	cmp	r0, r3
 8003aa6:	d2f9      	bcs.n	8003a9c <memmove+0xa>
 8003aa8:	1881      	adds	r1, r0, r2
 8003aaa:	1ad2      	subs	r2, r2, r3
 8003aac:	42d3      	cmn	r3, r2
 8003aae:	d100      	bne.n	8003ab2 <memmove+0x20>
 8003ab0:	bd10      	pop	{r4, pc}
 8003ab2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003ab6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8003aba:	e7f7      	b.n	8003aac <memmove+0x1a>
 8003abc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003ac0:	f802 4f01 	strb.w	r4, [r2, #1]!
 8003ac4:	e7eb      	b.n	8003a9e <memmove+0xc>
	...

08003ac8 <_free_r>:
 8003ac8:	b538      	push	{r3, r4, r5, lr}
 8003aca:	4605      	mov	r5, r0
 8003acc:	2900      	cmp	r1, #0
 8003ace:	d043      	beq.n	8003b58 <_free_r+0x90>
 8003ad0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003ad4:	1f0c      	subs	r4, r1, #4
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	bfb8      	it	lt
 8003ada:	18e4      	addlt	r4, r4, r3
 8003adc:	f000 f8d4 	bl	8003c88 <__malloc_lock>
 8003ae0:	4a1e      	ldr	r2, [pc, #120]	; (8003b5c <_free_r+0x94>)
 8003ae2:	6813      	ldr	r3, [r2, #0]
 8003ae4:	4610      	mov	r0, r2
 8003ae6:	b933      	cbnz	r3, 8003af6 <_free_r+0x2e>
 8003ae8:	6063      	str	r3, [r4, #4]
 8003aea:	6014      	str	r4, [r2, #0]
 8003aec:	4628      	mov	r0, r5
 8003aee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003af2:	f000 b8ca 	b.w	8003c8a <__malloc_unlock>
 8003af6:	42a3      	cmp	r3, r4
 8003af8:	d90b      	bls.n	8003b12 <_free_r+0x4a>
 8003afa:	6821      	ldr	r1, [r4, #0]
 8003afc:	1862      	adds	r2, r4, r1
 8003afe:	4293      	cmp	r3, r2
 8003b00:	bf01      	itttt	eq
 8003b02:	681a      	ldreq	r2, [r3, #0]
 8003b04:	685b      	ldreq	r3, [r3, #4]
 8003b06:	1852      	addeq	r2, r2, r1
 8003b08:	6022      	streq	r2, [r4, #0]
 8003b0a:	6063      	str	r3, [r4, #4]
 8003b0c:	6004      	str	r4, [r0, #0]
 8003b0e:	e7ed      	b.n	8003aec <_free_r+0x24>
 8003b10:	4613      	mov	r3, r2
 8003b12:	685a      	ldr	r2, [r3, #4]
 8003b14:	b10a      	cbz	r2, 8003b1a <_free_r+0x52>
 8003b16:	42a2      	cmp	r2, r4
 8003b18:	d9fa      	bls.n	8003b10 <_free_r+0x48>
 8003b1a:	6819      	ldr	r1, [r3, #0]
 8003b1c:	1858      	adds	r0, r3, r1
 8003b1e:	42a0      	cmp	r0, r4
 8003b20:	d10b      	bne.n	8003b3a <_free_r+0x72>
 8003b22:	6820      	ldr	r0, [r4, #0]
 8003b24:	4401      	add	r1, r0
 8003b26:	1858      	adds	r0, r3, r1
 8003b28:	4282      	cmp	r2, r0
 8003b2a:	6019      	str	r1, [r3, #0]
 8003b2c:	d1de      	bne.n	8003aec <_free_r+0x24>
 8003b2e:	6810      	ldr	r0, [r2, #0]
 8003b30:	6852      	ldr	r2, [r2, #4]
 8003b32:	4401      	add	r1, r0
 8003b34:	6019      	str	r1, [r3, #0]
 8003b36:	605a      	str	r2, [r3, #4]
 8003b38:	e7d8      	b.n	8003aec <_free_r+0x24>
 8003b3a:	d902      	bls.n	8003b42 <_free_r+0x7a>
 8003b3c:	230c      	movs	r3, #12
 8003b3e:	602b      	str	r3, [r5, #0]
 8003b40:	e7d4      	b.n	8003aec <_free_r+0x24>
 8003b42:	6820      	ldr	r0, [r4, #0]
 8003b44:	1821      	adds	r1, r4, r0
 8003b46:	428a      	cmp	r2, r1
 8003b48:	bf01      	itttt	eq
 8003b4a:	6811      	ldreq	r1, [r2, #0]
 8003b4c:	6852      	ldreq	r2, [r2, #4]
 8003b4e:	1809      	addeq	r1, r1, r0
 8003b50:	6021      	streq	r1, [r4, #0]
 8003b52:	6062      	str	r2, [r4, #4]
 8003b54:	605c      	str	r4, [r3, #4]
 8003b56:	e7c9      	b.n	8003aec <_free_r+0x24>
 8003b58:	bd38      	pop	{r3, r4, r5, pc}
 8003b5a:	bf00      	nop
 8003b5c:	20001368 	.word	0x20001368

08003b60 <_malloc_r>:
 8003b60:	b570      	push	{r4, r5, r6, lr}
 8003b62:	1ccd      	adds	r5, r1, #3
 8003b64:	f025 0503 	bic.w	r5, r5, #3
 8003b68:	3508      	adds	r5, #8
 8003b6a:	2d0c      	cmp	r5, #12
 8003b6c:	bf38      	it	cc
 8003b6e:	250c      	movcc	r5, #12
 8003b70:	2d00      	cmp	r5, #0
 8003b72:	4606      	mov	r6, r0
 8003b74:	db01      	blt.n	8003b7a <_malloc_r+0x1a>
 8003b76:	42a9      	cmp	r1, r5
 8003b78:	d903      	bls.n	8003b82 <_malloc_r+0x22>
 8003b7a:	230c      	movs	r3, #12
 8003b7c:	6033      	str	r3, [r6, #0]
 8003b7e:	2000      	movs	r0, #0
 8003b80:	bd70      	pop	{r4, r5, r6, pc}
 8003b82:	f000 f881 	bl	8003c88 <__malloc_lock>
 8003b86:	4a23      	ldr	r2, [pc, #140]	; (8003c14 <_malloc_r+0xb4>)
 8003b88:	6814      	ldr	r4, [r2, #0]
 8003b8a:	4621      	mov	r1, r4
 8003b8c:	b991      	cbnz	r1, 8003bb4 <_malloc_r+0x54>
 8003b8e:	4c22      	ldr	r4, [pc, #136]	; (8003c18 <_malloc_r+0xb8>)
 8003b90:	6823      	ldr	r3, [r4, #0]
 8003b92:	b91b      	cbnz	r3, 8003b9c <_malloc_r+0x3c>
 8003b94:	4630      	mov	r0, r6
 8003b96:	f000 f867 	bl	8003c68 <_sbrk_r>
 8003b9a:	6020      	str	r0, [r4, #0]
 8003b9c:	4629      	mov	r1, r5
 8003b9e:	4630      	mov	r0, r6
 8003ba0:	f000 f862 	bl	8003c68 <_sbrk_r>
 8003ba4:	1c43      	adds	r3, r0, #1
 8003ba6:	d126      	bne.n	8003bf6 <_malloc_r+0x96>
 8003ba8:	230c      	movs	r3, #12
 8003baa:	4630      	mov	r0, r6
 8003bac:	6033      	str	r3, [r6, #0]
 8003bae:	f000 f86c 	bl	8003c8a <__malloc_unlock>
 8003bb2:	e7e4      	b.n	8003b7e <_malloc_r+0x1e>
 8003bb4:	680b      	ldr	r3, [r1, #0]
 8003bb6:	1b5b      	subs	r3, r3, r5
 8003bb8:	d41a      	bmi.n	8003bf0 <_malloc_r+0x90>
 8003bba:	2b0b      	cmp	r3, #11
 8003bbc:	d90f      	bls.n	8003bde <_malloc_r+0x7e>
 8003bbe:	600b      	str	r3, [r1, #0]
 8003bc0:	18cc      	adds	r4, r1, r3
 8003bc2:	50cd      	str	r5, [r1, r3]
 8003bc4:	4630      	mov	r0, r6
 8003bc6:	f000 f860 	bl	8003c8a <__malloc_unlock>
 8003bca:	f104 000b 	add.w	r0, r4, #11
 8003bce:	1d23      	adds	r3, r4, #4
 8003bd0:	f020 0007 	bic.w	r0, r0, #7
 8003bd4:	1ac3      	subs	r3, r0, r3
 8003bd6:	d01b      	beq.n	8003c10 <_malloc_r+0xb0>
 8003bd8:	425a      	negs	r2, r3
 8003bda:	50e2      	str	r2, [r4, r3]
 8003bdc:	bd70      	pop	{r4, r5, r6, pc}
 8003bde:	428c      	cmp	r4, r1
 8003be0:	bf0b      	itete	eq
 8003be2:	6863      	ldreq	r3, [r4, #4]
 8003be4:	684b      	ldrne	r3, [r1, #4]
 8003be6:	6013      	streq	r3, [r2, #0]
 8003be8:	6063      	strne	r3, [r4, #4]
 8003bea:	bf18      	it	ne
 8003bec:	460c      	movne	r4, r1
 8003bee:	e7e9      	b.n	8003bc4 <_malloc_r+0x64>
 8003bf0:	460c      	mov	r4, r1
 8003bf2:	6849      	ldr	r1, [r1, #4]
 8003bf4:	e7ca      	b.n	8003b8c <_malloc_r+0x2c>
 8003bf6:	1cc4      	adds	r4, r0, #3
 8003bf8:	f024 0403 	bic.w	r4, r4, #3
 8003bfc:	42a0      	cmp	r0, r4
 8003bfe:	d005      	beq.n	8003c0c <_malloc_r+0xac>
 8003c00:	1a21      	subs	r1, r4, r0
 8003c02:	4630      	mov	r0, r6
 8003c04:	f000 f830 	bl	8003c68 <_sbrk_r>
 8003c08:	3001      	adds	r0, #1
 8003c0a:	d0cd      	beq.n	8003ba8 <_malloc_r+0x48>
 8003c0c:	6025      	str	r5, [r4, #0]
 8003c0e:	e7d9      	b.n	8003bc4 <_malloc_r+0x64>
 8003c10:	bd70      	pop	{r4, r5, r6, pc}
 8003c12:	bf00      	nop
 8003c14:	20001368 	.word	0x20001368
 8003c18:	2000136c 	.word	0x2000136c

08003c1c <_realloc_r>:
 8003c1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c1e:	4607      	mov	r7, r0
 8003c20:	4614      	mov	r4, r2
 8003c22:	460e      	mov	r6, r1
 8003c24:	b921      	cbnz	r1, 8003c30 <_realloc_r+0x14>
 8003c26:	4611      	mov	r1, r2
 8003c28:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003c2c:	f7ff bf98 	b.w	8003b60 <_malloc_r>
 8003c30:	b922      	cbnz	r2, 8003c3c <_realloc_r+0x20>
 8003c32:	f7ff ff49 	bl	8003ac8 <_free_r>
 8003c36:	4625      	mov	r5, r4
 8003c38:	4628      	mov	r0, r5
 8003c3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003c3c:	f000 f826 	bl	8003c8c <_malloc_usable_size_r>
 8003c40:	4284      	cmp	r4, r0
 8003c42:	d90f      	bls.n	8003c64 <_realloc_r+0x48>
 8003c44:	4621      	mov	r1, r4
 8003c46:	4638      	mov	r0, r7
 8003c48:	f7ff ff8a 	bl	8003b60 <_malloc_r>
 8003c4c:	4605      	mov	r5, r0
 8003c4e:	2800      	cmp	r0, #0
 8003c50:	d0f2      	beq.n	8003c38 <_realloc_r+0x1c>
 8003c52:	4631      	mov	r1, r6
 8003c54:	4622      	mov	r2, r4
 8003c56:	f7ff fb1b 	bl	8003290 <memcpy>
 8003c5a:	4631      	mov	r1, r6
 8003c5c:	4638      	mov	r0, r7
 8003c5e:	f7ff ff33 	bl	8003ac8 <_free_r>
 8003c62:	e7e9      	b.n	8003c38 <_realloc_r+0x1c>
 8003c64:	4635      	mov	r5, r6
 8003c66:	e7e7      	b.n	8003c38 <_realloc_r+0x1c>

08003c68 <_sbrk_r>:
 8003c68:	b538      	push	{r3, r4, r5, lr}
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	4c05      	ldr	r4, [pc, #20]	; (8003c84 <_sbrk_r+0x1c>)
 8003c6e:	4605      	mov	r5, r0
 8003c70:	4608      	mov	r0, r1
 8003c72:	6023      	str	r3, [r4, #0]
 8003c74:	f7ff fa7c 	bl	8003170 <_sbrk>
 8003c78:	1c43      	adds	r3, r0, #1
 8003c7a:	d102      	bne.n	8003c82 <_sbrk_r+0x1a>
 8003c7c:	6823      	ldr	r3, [r4, #0]
 8003c7e:	b103      	cbz	r3, 8003c82 <_sbrk_r+0x1a>
 8003c80:	602b      	str	r3, [r5, #0]
 8003c82:	bd38      	pop	{r3, r4, r5, pc}
 8003c84:	200019cc 	.word	0x200019cc

08003c88 <__malloc_lock>:
 8003c88:	4770      	bx	lr

08003c8a <__malloc_unlock>:
 8003c8a:	4770      	bx	lr

08003c8c <_malloc_usable_size_r>:
 8003c8c:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8003c90:	2800      	cmp	r0, #0
 8003c92:	f1a0 0004 	sub.w	r0, r0, #4
 8003c96:	bfbc      	itt	lt
 8003c98:	580b      	ldrlt	r3, [r1, r0]
 8003c9a:	18c0      	addlt	r0, r0, r3
 8003c9c:	4770      	bx	lr
	...

08003ca0 <_init>:
 8003ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ca2:	bf00      	nop
 8003ca4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ca6:	bc08      	pop	{r3}
 8003ca8:	469e      	mov	lr, r3
 8003caa:	4770      	bx	lr

08003cac <_fini>:
 8003cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cae:	bf00      	nop
 8003cb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003cb2:	bc08      	pop	{r3}
 8003cb4:	469e      	mov	lr, r3
 8003cb6:	4770      	bx	lr
