<html><body><samp><pre>
<!@TC:1597520918>
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-C9SO7TB

# Sat Aug 15 12:48:38 2020

#Implementation: MULT_Implmnt

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1597520921> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1597520921> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v" (library work)
@I:"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v" (library work)
@I:"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\alu.v" (library work)
Verilog syntax check successful!
File C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v changed - recompiling
File C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\alu.v changed - recompiling
Selecting top level module top
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v:5:7:5:11:@N:CG364:@XP_MSG">uart.v(5)</a><!@TM:1597520921> | Synthesizing module uart in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\alu.v:3:7:3:10:@N:CG364:@XP_MSG">alu.v(3)</a><!@TM:1597520921> | Synthesizing module alu in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1597520921> | Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__1_0_7d5186020056a223808828e9cc25bba0_Z1

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1597520921> | Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__2_0_7d5186020056a223808828e9cc25bba0_Z2

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1597520921> | Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100110101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__3_0_7d5186020056a223808828e9cc25bba0_Z3

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1597520921> | Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101000101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__4_0_7d5186020056a223808828e9cc25bba0_Z4

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1597520921> | Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__5_0_7d5186020056a223808828e9cc25bba0_Z5

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1597520921> | Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__6_0_7d5186020056a223808828e9cc25bba0_Z6

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1597520921> | Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101110101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__7_0_7d5186020056a223808828e9cc25bba0_Z7

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1597520921> | Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001110000101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__8_0_7d5186020056a223808828e9cc25bba0_Z8

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1597520921> | Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001110010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__9_0_7d5186020056a223808828e9cc25bba0_Z9

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1597520921> | Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011000010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__a_0_7d5186020056a223808828e9cc25bba0_Z10

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1597520921> | Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011000100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__b_0_7d5186020056a223808828e9cc25bba0_Z11

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1597520921> | Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011000110101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__c_0_7d5186020056a223808828e9cc25bba0_Z12

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1597520921> | Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011001000101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__d_0_7d5186020056a223808828e9cc25bba0_Z13

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1597520921> | Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011001010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__e_0_7d5186020056a223808828e9cc25bba0_Z14

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1597520921> | Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011001100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__f_0_7d5186020056a223808828e9cc25bba0_Z15

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1597520921> | Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=384'b010111110101111101111000011011010111001001011111011101000110000101100111010111110101111100110001001100000101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__10_0_7d5186020056a223808828e9cc25bba0_Z16

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:9:7:9:10:@N:CG364:@XP_MSG">top.v(9)</a><!@TM:1597520921> | Synthesizing module top in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v:16:7:16:24:@N:CG364:@XP_MSG">hypermods.v(16)</a><!@TM:1597520921> | Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__1_0_7d5186020056a223808828e9cc25bba0_5s_1_Z17

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v:16:7:16:24:@N:CG364:@XP_MSG">hypermods.v(16)</a><!@TM:1597520921> | Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__2_0_7d5186020056a223808828e9cc25bba0_5s_1_Z18

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v:16:7:16:24:@N:CG364:@XP_MSG">hypermods.v(16)</a><!@TM:1597520921> | Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100110101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__3_0_7d5186020056a223808828e9cc25bba0_5s_1_Z19

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v:16:7:16:24:@N:CG364:@XP_MSG">hypermods.v(16)</a><!@TM:1597520921> | Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101000101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__4_0_7d5186020056a223808828e9cc25bba0_5s_1_Z20

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v:16:7:16:24:@N:CG364:@XP_MSG">hypermods.v(16)</a><!@TM:1597520921> | Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__5_0_7d5186020056a223808828e9cc25bba0_5s_1_Z21

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v:16:7:16:24:@N:CG364:@XP_MSG">hypermods.v(16)</a><!@TM:1597520921> | Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__6_0_7d5186020056a223808828e9cc25bba0_5s_1_Z22

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v:16:7:16:24:@N:CG364:@XP_MSG">hypermods.v(16)</a><!@TM:1597520921> | Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101110101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__7_0_7d5186020056a223808828e9cc25bba0_5s_1_Z23

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v:16:7:16:24:@N:CG364:@XP_MSG">hypermods.v(16)</a><!@TM:1597520921> | Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001110000101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__8_0_7d5186020056a223808828e9cc25bba0_5s_1_Z24

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v:16:7:16:24:@N:CG364:@XP_MSG">hypermods.v(16)</a><!@TM:1597520921> | Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001110010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__9_0_7d5186020056a223808828e9cc25bba0_5s_1_Z25

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v:16:7:16:24:@N:CG364:@XP_MSG">hypermods.v(16)</a><!@TM:1597520921> | Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011000010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__a_0_7d5186020056a223808828e9cc25bba0_5s_1_Z26

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v:16:7:16:24:@N:CG364:@XP_MSG">hypermods.v(16)</a><!@TM:1597520921> | Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011000100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__b_0_7d5186020056a223808828e9cc25bba0_5s_1_Z27

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v:16:7:16:24:@N:CG364:@XP_MSG">hypermods.v(16)</a><!@TM:1597520921> | Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011000110101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__c_0_7d5186020056a223808828e9cc25bba0_5s_1_Z28

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v:16:7:16:24:@N:CG364:@XP_MSG">hypermods.v(16)</a><!@TM:1597520921> | Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011001000101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__d_0_7d5186020056a223808828e9cc25bba0_5s_1_Z29

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v:16:7:16:24:@N:CG364:@XP_MSG">hypermods.v(16)</a><!@TM:1597520921> | Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011001010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__e_0_7d5186020056a223808828e9cc25bba0_5s_1_Z30

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v:16:7:16:24:@N:CG364:@XP_MSG">hypermods.v(16)</a><!@TM:1597520921> | Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011001100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__f_0_7d5186020056a223808828e9cc25bba0_5s_1_Z31

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v:16:7:16:24:@N:CG364:@XP_MSG">hypermods.v(16)</a><!@TM:1597520921> | Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=384'b010111110101111101111000011011010111001001011111011101000110000101100111010111110101111100110001001100000101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__10_0_7d5186020056a223808828e9cc25bba0_5s_1_Z32

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:63:2:63:8:@W:CL169:@XP_MSG">top.v(63)</a><!@TM:1597520921> | Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v:30:2:30:8:@N:CL201:@XP_MSG">uart.v(30)</a><!@TM:1597520921> | Trying to extract state machine for register TXstate.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v:66:2:66:8:@N:CL201:@XP_MSG">uart.v(66)</a><!@TM:1597520921> | Trying to extract state machine for register RXstate.

At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 80MB peak: 96MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 15 12:48:40 2020

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1597520921> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:9:7:9:10:@N:NF107:@XP_MSG">top.v(9)</a><!@TM:1597520921> | Selected library: work cell: top view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:9:7:9:10:@N:NF107:@XP_MSG">top.v(9)</a><!@TM:1597520921> | Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 15 12:48:40 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 15 12:48:41 2020

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1597520922> | Running in 64-bit mode 
File C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\synwork\MULT_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:9:7:9:10:@N:NF107:@XP_MSG">top.v(9)</a><!@TM:1597520922> | Selected library: work cell: top view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v:9:7:9:10:@N:NF107:@XP_MSG">top.v(9)</a><!@TM:1597520922> | Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 15 12:48:42 2020

###########################################################]
Pre-mapping Report

# Sat Aug 15 12:48:42 2020

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1597520923> | No constraint file specified. 
Linked File: <a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT_scck.rpt:@XP_FILE">MULT_scck.rpt</a>
Printing clock  summary report in "C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1597520923> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1597520923> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Making connections to hyper_source modules
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v:91:39:91:40:@N:BN397:@XP_MSG">top.v(91)</a><!@TM:1597520923> | Connected syn_hyper_connect __xmr_use__1_, tag __xmr_tag__10_0_7d5186020056a223808828e9cc25bba0
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v:90:39:90:40:@N:BN397:@XP_MSG">top.v(90)</a><!@TM:1597520923> | Connected syn_hyper_connect __xmr_use__3_, tag __xmr_tag__f_0_7d5186020056a223808828e9cc25bba0
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v:89:39:89:40:@N:BN397:@XP_MSG">top.v(89)</a><!@TM:1597520923> | Connected syn_hyper_connect __xmr_use__5_, tag __xmr_tag__e_0_7d5186020056a223808828e9cc25bba0
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v:88:39:88:40:@N:BN397:@XP_MSG">top.v(88)</a><!@TM:1597520923> | Connected syn_hyper_connect __xmr_use__7_, tag __xmr_tag__d_0_7d5186020056a223808828e9cc25bba0
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v:87:39:87:40:@N:BN397:@XP_MSG">top.v(87)</a><!@TM:1597520923> | Connected syn_hyper_connect __xmr_use__9_, tag __xmr_tag__c_0_7d5186020056a223808828e9cc25bba0
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v:86:39:86:40:@N:BN397:@XP_MSG">top.v(86)</a><!@TM:1597520923> | Connected syn_hyper_connect __xmr_use__11_, tag __xmr_tag__b_0_7d5186020056a223808828e9cc25bba0
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v:85:38:85:39:@N:BN397:@XP_MSG">top.v(85)</a><!@TM:1597520923> | Connected syn_hyper_connect __xmr_use__13_, tag __xmr_tag__a_0_7d5186020056a223808828e9cc25bba0
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v:84:38:84:39:@N:BN397:@XP_MSG">top.v(84)</a><!@TM:1597520923> | Connected syn_hyper_connect __xmr_use__15_, tag __xmr_tag__9_0_7d5186020056a223808828e9cc25bba0
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v:83:37:83:38:@N:BN397:@XP_MSG">top.v(83)</a><!@TM:1597520923> | Connected syn_hyper_connect __xmr_use__17_, tag __xmr_tag__8_0_7d5186020056a223808828e9cc25bba0
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v:82:37:82:38:@N:BN397:@XP_MSG">top.v(82)</a><!@TM:1597520923> | Connected syn_hyper_connect __xmr_use__19_, tag __xmr_tag__7_0_7d5186020056a223808828e9cc25bba0
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v:81:37:81:38:@N:BN397:@XP_MSG">top.v(81)</a><!@TM:1597520923> | Connected syn_hyper_connect __xmr_use__21_, tag __xmr_tag__6_0_7d5186020056a223808828e9cc25bba0
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v:80:37:80:38:@N:BN397:@XP_MSG">top.v(80)</a><!@TM:1597520923> | Connected syn_hyper_connect __xmr_use__23_, tag __xmr_tag__5_0_7d5186020056a223808828e9cc25bba0
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v:79:37:79:38:@N:BN397:@XP_MSG">top.v(79)</a><!@TM:1597520923> | Connected syn_hyper_connect __xmr_use__25_, tag __xmr_tag__4_0_7d5186020056a223808828e9cc25bba0
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v:78:37:78:38:@N:BN397:@XP_MSG">top.v(78)</a><!@TM:1597520923> | Connected syn_hyper_connect __xmr_use__27_, tag __xmr_tag__3_0_7d5186020056a223808828e9cc25bba0
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v:77:37:77:38:@N:BN397:@XP_MSG">top.v(77)</a><!@TM:1597520923> | Connected syn_hyper_connect __xmr_use__29_, tag __xmr_tag__2_0_7d5186020056a223808828e9cc25bba0
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v:76:37:76:38:@N:BN397:@XP_MSG">top.v(76)</a><!@TM:1597520923> | Connected syn_hyper_connect __xmr_use__31_, tag __xmr_tag__1_0_7d5186020056a223808828e9cc25bba0
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v:66:2:66:8:@N:BN362:@XP_MSG">uart.v(66)</a><!@TM:1597520923> | Removing sequential instance RXready (in view: work.uart(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     4.1 MHz       242.665       inferred     Autoconstr_clkgroup_0     210  
====================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v:30:2:30:8:@W:MT529:@XP_MSG">uart.v(30)</a><!@TM:1597520923> | Found inferred clock top|CLK which controls 210 sequential elements including FTDI.TXstate[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1597520923> | Writing default property annotation file C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v:66:2:66:8:@N:BN362:@XP_MSG">uart.v(66)</a><!@TM:1597520923> | Removing sequential instance RXbuffer[0] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v:66:2:66:8:@N:BN362:@XP_MSG">uart.v(66)</a><!@TM:1597520923> | Removing sequential instance RXbuffer[1] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v:66:2:66:8:@N:BN362:@XP_MSG">uart.v(66)</a><!@TM:1597520923> | Removing sequential instance RXbuffer[2] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v:66:2:66:8:@N:BN362:@XP_MSG">uart.v(66)</a><!@TM:1597520923> | Removing sequential instance RXbuffer[3] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v:66:2:66:8:@N:BN362:@XP_MSG">uart.v(66)</a><!@TM:1597520923> | Removing sequential instance RXbuffer[4] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v:66:2:66:8:@N:BN362:@XP_MSG">uart.v(66)</a><!@TM:1597520923> | Removing sequential instance RXbuffer[5] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v:66:2:66:8:@N:BN362:@XP_MSG">uart.v(66)</a><!@TM:1597520923> | Removing sequential instance RXbuffer[6] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v:66:2:66:8:@N:BN362:@XP_MSG">uart.v(66)</a><!@TM:1597520923> | Removing sequential instance RXbuffer[7] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 15 12:48:43 2020

###########################################################]
Map & Optimize Report

# Sat Aug 15 12:48:43 2020

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1597520931> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1597520931> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1597520931> | Auto Constrain mode is enabled 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v:66:2:66:8:@N:BN362:@XP_MSG">uart.v(66)</a><!@TM:1597520931> | Removing sequential instance RXstate[3:0] (in view: work.uart(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v:66:2:66:8:@N:BN362:@XP_MSG">uart.v(66)</a><!@TM:1597520931> | Removing sequential instance gap[2:0] (in view: work.uart(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v:66:2:66:8:@N:BN362:@XP_MSG">uart.v(66)</a><!@TM:1597520931> | Removing sequential instance RXbuffer[7:0] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v:66:2:66:8:@A:BN291:@XP_MSG">uart.v(66)</a><!@TM:1597520931> | Boundary register RXbuffer[7:0] (in view: work.uart(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v:30:2:30:8:@W:FX1039:@XP_MSG">uart.v(30)</a><!@TM:1597520931> | User-specified initial value defined for instance FTDI.TXstate[3:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v:30:2:30:8:@W:FX1039:@XP_MSG">uart.v(30)</a><!@TM:1597520931> | User-specified initial value defined for instance FTDI.TXshift[7:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v:30:2:30:8:@W:FX1039:@XP_MSG">uart.v(30)</a><!@TM:1597520931> | User-specified initial value defined for instance FTDI.baudAcc[2:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v:109:2:109:8:@W:FX1039:@XP_MSG">alu.v(109)</a><!@TM:1597520931> | User-specified initial value defined for instance ALU.overflow is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v:109:2:109:8:@W:FX1039:@XP_MSG">alu.v(109)</a><!@TM:1597520931> | User-specified initial value defined for instance ALU.r7[15:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v:109:2:109:8:@W:FX1039:@XP_MSG">alu.v(109)</a><!@TM:1597520931> | User-specified initial value defined for instance ALU.r6[15:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v:109:2:109:8:@W:FX1039:@XP_MSG">alu.v(109)</a><!@TM:1597520931> | User-specified initial value defined for instance ALU.r5[15:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v:109:2:109:8:@W:FX1039:@XP_MSG">alu.v(109)</a><!@TM:1597520931> | User-specified initial value defined for instance ALU.r4[15:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v:109:2:109:8:@W:FX1039:@XP_MSG">alu.v(109)</a><!@TM:1597520931> | User-specified initial value defined for instance ALU.r3[15:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v:109:2:109:8:@W:FX1039:@XP_MSG">alu.v(109)</a><!@TM:1597520931> | User-specified initial value defined for instance ALU.r2[15:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v:109:2:109:8:@W:FX1039:@XP_MSG">alu.v(109)</a><!@TM:1597520931> | User-specified initial value defined for instance ALU.r1[15:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v:109:2:109:8:@W:FX1039:@XP_MSG">alu.v(109)</a><!@TM:1597520931> | User-specified initial value defined for instance ALU.r0[15:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v:63:2:63:8:@W:FX1039:@XP_MSG">top.v(63)</a><!@TM:1597520931> | User-specified initial value defined for instance clkdiv[23:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v:63:2:63:8:@W:FX1039:@XP_MSG">top.v(63)</a><!@TM:1597520931> | User-specified initial value defined for instance TXbuffer[7:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v:63:2:63:8:@W:FX1039:@XP_MSG">top.v(63)</a><!@TM:1597520931> | User-specified initial value defined for instance params[3:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v:63:2:63:8:@W:FX1039:@XP_MSG">top.v(63)</a><!@TM:1597520931> | User-specified initial value defined for instance op[4:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v:63:2:63:8:@W:FX1039:@XP_MSG">top.v(63)</a><!@TM:1597520931> | User-specified initial value defined for instance y[2:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v:63:2:63:8:@W:FX1039:@XP_MSG">top.v(63)</a><!@TM:1597520931> | User-specified initial value defined for instance b[2:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v:63:2:63:8:@W:FX1039:@XP_MSG">top.v(63)</a><!@TM:1597520931> | User-specified initial value defined for instance a[2:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v:63:2:63:8:@W:FX1039:@XP_MSG">top.v(63)</a><!@TM:1597520931> | User-specified initial value defined for instance TXstart is being ignored. </font>

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v:63:2:63:8:@N:MO231:@XP_MSG">top.v(63)</a><!@TM:1597520931> | Found counter in view:work.top(verilog) instance clkdiv[23:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 140MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 140MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 141MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v:109:2:109:8:@N:BN362:@XP_MSG">alu.v(109)</a><!@TM:1597520931> | Removing sequential instance ALU.overflow (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 175MB peak: 177MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -6.49ns		1217 /       194
   2		0h:00m:03s		    -6.49ns		1085 /       194
   3		0h:00m:03s		    -5.09ns		1084 /       194
   4		0h:00m:03s		    -5.09ns		1084 /       194
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v:63:2:63:8:@N:FX271:@XP_MSG">top.v(63)</a><!@TM:1597520931> | Replicating instance a[2] (in view: work.top(verilog)) with 62 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v:63:2:63:8:@N:FX271:@XP_MSG">top.v(63)</a><!@TM:1597520931> | Replicating instance b[2] (in view: work.top(verilog)) with 56 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v:63:2:63:8:@N:FX271:@XP_MSG">top.v(63)</a><!@TM:1597520931> | Replicating instance a[0] (in view: work.top(verilog)) with 40 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v:63:2:63:8:@N:FX271:@XP_MSG">top.v(63)</a><!@TM:1597520931> | Replicating instance b[0] (in view: work.top(verilog)) with 44 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v:63:2:63:8:@N:FX271:@XP_MSG">top.v(63)</a><!@TM:1597520931> | Replicating instance a[1] (in view: work.top(verilog)) with 76 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v:63:2:63:8:@N:FX271:@XP_MSG">top.v(63)</a><!@TM:1597520931> | Replicating instance b[1] (in view: work.top(verilog)) with 32 loads 3 times to improve timing.
Timing driven replication report
Added 18 Registers via timing driven replication
Added 18 LUTs via timing driven replication

   5		0h:00m:04s		    -5.09ns		1132 /       212
   6		0h:00m:05s		    -5.09ns		1133 /       212


   7		0h:00m:05s		    -5.09ns		1136 /       212
   8		0h:00m:05s		    -5.09ns		1137 /       212
Re-levelizing using alternate method
Assigned 0 out of 1747 signals to level zero using alternate method
@N:<a href="@N:FX1016:@XP_HELP">FX1016</a> : <a href="c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v:10:15:10:18:@N:FX1016:@XP_MSG">top.v(10)</a><!@TM:1597520931> | SB_GB_IO inserted on the port CLK.
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <!@TM:1597520931> | SB_GB inserted on the net params5. 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 162MB peak: 193MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 162MB peak: 193MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 212 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
<a href="@|S:CLK_ibuf_gb_io@|E:b_2_rep1@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       CLK_ibuf_gb_io      SB_GB_IO               212        b_2_rep1       
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 133MB peak: 193MB)

Writing Analyst data base C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\synwork\MULT_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 160MB peak: 193MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1597520931> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1597520931> | Synopsys Constraint File capacitance units using default value of 1pF  
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1597520931> | Writing EDF file: C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT.edf 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 161MB peak: 193MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 160MB peak: 193MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1597520931> | Found inferred clock top|CLK with period 21.85ns. Please declare a user-defined clock on object "p:CLK"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Sat Aug 15 12:48:51 2020
#


Top view:               top
Requested Frequency:    45.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1597520931> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1597520931> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -3.856

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            45.8 MHz      38.9 MHz      21.848        25.703        -3.856     inferred     Autoconstr_clkgroup_0
========================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks             |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  21.848      -3.856  |  21.848      14.057  |  10.924      6.773  |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: top|CLK</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

              Starting                                        Arrival           
Instance      Reference     Type        Pin     Net           Time        Slack 
              Clock                                                             
--------------------------------------------------------------------------------
b_fast[0]     top|CLK       SB_DFFE     Q       b_fast[0]     0.540       -3.856
ALU.r0[1]     top|CLK       SB_DFFE     Q       r0[1]         0.540       -3.785
ALU.r1[1]     top|CLK       SB_DFFE     Q       r1[1]         0.540       -3.757
ALU.r4[1]     top|CLK       SB_DFFE     Q       r4[1]         0.540       -3.736
ALU.r5[1]     top|CLK       SB_DFFE     Q       r5[1]         0.540       -3.715
a_fast[0]     top|CLK       SB_DFFE     Q       a_fast[0]     0.540       -2.365
a_0_rep1      top|CLK       SB_DFFE     Q       a_0_rep1      0.540       -2.316
a_fast[2]     top|CLK       SB_DFFE     Q       a_fast[2]     0.540       -2.316
ALU.r0[7]     top|CLK       SB_DFFE     Q       r0[7]         0.540       -2.295
a_0_rep2      top|CLK       SB_DFFE     Q       a_0_rep2      0.540       -2.267
================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

               Starting                                        Required           
Instance       Reference     Type        Pin     Net           Time         Slack 
               Clock                                                              
----------------------------------------------------------------------------------
ALU.r0[14]     top|CLK       SB_DFFE     D       r0_12[14]     21.743       -3.856
ALU.r1[14]     top|CLK       SB_DFFE     D       r0_12[14]     21.743       -3.856
ALU.r2[14]     top|CLK       SB_DFFE     D       r0_12[14]     21.743       -3.856
ALU.r3[14]     top|CLK       SB_DFFE     D       r0_12[14]     21.743       -3.856
ALU.r4[14]     top|CLK       SB_DFFE     D       r0_12[14]     21.743       -3.856
ALU.r5[14]     top|CLK       SB_DFFE     D       r0_12[14]     21.743       -3.856
ALU.r6[14]     top|CLK       SB_DFFE     D       r0_12[14]     21.743       -3.856
ALU.r7[14]     top|CLK       SB_DFFE     D       r0_12[14]     21.743       -3.856
ALU.r0[13]     top|CLK       SB_DFFE     D       r0_12[13]     21.743       -3.715
ALU.r1[13]     top|CLK       SB_DFFE     D       r0_12[13]     21.743       -3.715
==================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT.srr:srsfC:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT.srs:fp:72996:78249:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      21.848
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.743

    - Propagation time:                      25.598
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.855

    Number of logic level(s):                16
    Starting point:                          b_fast[0] / Q
    Ending point:                            ALU.r0[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
b_fast[0]                              SB_DFFE      Q        Out     0.540     0.540       -         
b_fast[0]                              Net          -        -       1.599     -           9         
ALU.r0_RNIE5LH[1]                      SB_LUT4      I0       In      -         2.139       -         
ALU.r0_RNIE5LH[1]                      SB_LUT4      O        Out     0.449     2.588       -         
r0_RNIE5LH[1]                          Net          -        -       1.371     -           1         
ALU.r0_RNI73OM1[1]                     SB_LUT4      I0       In      -         3.959       -         
ALU.r0_RNI73OM1[1]                     SB_LUT4      O        Out     0.449     4.408       -         
b_7_ns_1[1]                            Net          -        -       1.371     -           1         
ALU.r2_RNI0TRV3[1]                     SB_LUT4      I0       In      -         5.779       -         
ALU.r2_RNI0TRV3[1]                     SB_LUT4      O        Out     0.449     6.227       -         
b[1]                                   Net          -        -       1.371     -           41        
ALU.mult.g0_7_x1                       SB_LUT4      I2       In      -         7.598       -         
ALU.mult.g0_7_x1                       SB_LUT4      O        Out     0.379     7.977       -         
g0_7_x1                                Net          -        -       1.371     -           1         
ALU.mult.g0_7_ns                       SB_LUT4      I2       In      -         9.348       -         
ALU.mult.g0_7_ns                       SB_LUT4      O        Out     0.379     9.727       -         
madd_76_1                              Net          -        -       1.371     -           1         
ALU.mult.g2                            SB_LUT4      I2       In      -         11.098      -         
ALU.mult.g2                            SB_LUT4      O        Out     0.379     11.477      -         
g2_0                                   Net          -        -       1.371     -           1         
ALU.mult.g0_2                          SB_LUT4      I3       In      -         12.848      -         
ALU.mult.g0_2                          SB_LUT4      O        Out     0.316     13.163      -         
madd_186_0                             Net          -        -       1.371     -           2         
ALU.mult.madd_239                      SB_LUT4      I1       In      -         14.534      -         
ALU.mult.madd_239                      SB_LUT4      O        Out     0.400     14.934      -         
madd_239                               Net          -        -       1.371     -           3         
ALU.mult.g0_3                          SB_LUT4      I3       In      -         16.305      -         
ALU.mult.g0_3                          SB_LUT4      O        Out     0.316     16.620      -         
g0_4                                   Net          -        -       1.371     -           1         
ALU.mult.g0                            SB_LUT4      I0       In      -         17.991      -         
ALU.mult.g0                            SB_LUT4      O        Out     0.449     18.440      -         
g0                                     Net          -        -       1.371     -           1         
ALU.mult.madd_axb_10                   SB_LUT4      I3       In      -         19.811      -         
ALU.mult.madd_axb_10                   SB_LUT4      O        Out     0.316     20.127      -         
madd_axb_10                            Net          -        -       0.905     -           2         
ALU.mult.madd_cry_10_c                 SB_CARRY     I0       In      -         21.032      -         
ALU.mult.madd_cry_10_c                 SB_CARRY     CO       Out     0.258     21.289      -         
madd_cry_10                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_11_c                 SB_CARRY     CI       In      -         21.303      -         
ALU.mult.madd_cry_11_c                 SB_CARRY     CO       Out     0.126     21.430      -         
madd_cry_11                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_12_0_c               SB_CARRY     CI       In      -         21.444      -         
ALU.mult.madd_cry_12_0_c               SB_CARRY     CO       Out     0.126     21.570      -         
madd_cry_12                            Net          -        -       0.386     -           2         
ALU.mult.madd_cry_13_0_s               SB_LUT4      I3       In      -         21.956      -         
ALU.mult.madd_cry_13_0_s               SB_LUT4      O        Out     0.316     22.271      -         
mult[14]                               Net          -        -       1.371     -           1         
ALU.r0_12_prm_1_14_s0_c_RNI357RUG3     SB_LUT4      I0       In      -         23.642      -         
ALU.r0_12_prm_1_14_s0_c_RNI357RUG3     SB_LUT4      O        Out     0.449     24.091      -         
r0_12[14]                              Net          -        -       1.507     -           8         
ALU.r0[14]                             SB_DFFE      D        In      -         25.598      -         
=====================================================================================================
Total path delay (propagation time + setup) of 25.703 is 6.197(24.1%) logic and 19.506(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      21.848
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.743

    - Propagation time:                      25.598
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.855

    Number of logic level(s):                16
    Starting point:                          b_fast[0] / Q
    Ending point:                            ALU.r1[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
b_fast[0]                              SB_DFFE      Q        Out     0.540     0.540       -         
b_fast[0]                              Net          -        -       1.599     -           9         
ALU.r0_RNIE5LH[1]                      SB_LUT4      I0       In      -         2.139       -         
ALU.r0_RNIE5LH[1]                      SB_LUT4      O        Out     0.449     2.588       -         
r0_RNIE5LH[1]                          Net          -        -       1.371     -           1         
ALU.r0_RNI73OM1[1]                     SB_LUT4      I0       In      -         3.959       -         
ALU.r0_RNI73OM1[1]                     SB_LUT4      O        Out     0.449     4.408       -         
b_7_ns_1[1]                            Net          -        -       1.371     -           1         
ALU.r2_RNI0TRV3[1]                     SB_LUT4      I0       In      -         5.779       -         
ALU.r2_RNI0TRV3[1]                     SB_LUT4      O        Out     0.449     6.227       -         
b[1]                                   Net          -        -       1.371     -           41        
ALU.mult.g0_7_x1                       SB_LUT4      I2       In      -         7.598       -         
ALU.mult.g0_7_x1                       SB_LUT4      O        Out     0.379     7.977       -         
g0_7_x1                                Net          -        -       1.371     -           1         
ALU.mult.g0_7_ns                       SB_LUT4      I2       In      -         9.348       -         
ALU.mult.g0_7_ns                       SB_LUT4      O        Out     0.379     9.727       -         
madd_76_1                              Net          -        -       1.371     -           1         
ALU.mult.g2                            SB_LUT4      I2       In      -         11.098      -         
ALU.mult.g2                            SB_LUT4      O        Out     0.379     11.477      -         
g2_0                                   Net          -        -       1.371     -           1         
ALU.mult.g0_2                          SB_LUT4      I3       In      -         12.848      -         
ALU.mult.g0_2                          SB_LUT4      O        Out     0.316     13.163      -         
madd_186_0                             Net          -        -       1.371     -           2         
ALU.mult.madd_239                      SB_LUT4      I1       In      -         14.534      -         
ALU.mult.madd_239                      SB_LUT4      O        Out     0.400     14.934      -         
madd_239                               Net          -        -       1.371     -           3         
ALU.mult.g0_3                          SB_LUT4      I3       In      -         16.305      -         
ALU.mult.g0_3                          SB_LUT4      O        Out     0.316     16.620      -         
g0_4                                   Net          -        -       1.371     -           1         
ALU.mult.g0                            SB_LUT4      I0       In      -         17.991      -         
ALU.mult.g0                            SB_LUT4      O        Out     0.449     18.440      -         
g0                                     Net          -        -       1.371     -           1         
ALU.mult.madd_axb_10                   SB_LUT4      I3       In      -         19.811      -         
ALU.mult.madd_axb_10                   SB_LUT4      O        Out     0.316     20.127      -         
madd_axb_10                            Net          -        -       0.905     -           2         
ALU.mult.madd_cry_10_c                 SB_CARRY     I0       In      -         21.032      -         
ALU.mult.madd_cry_10_c                 SB_CARRY     CO       Out     0.258     21.289      -         
madd_cry_10                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_11_c                 SB_CARRY     CI       In      -         21.303      -         
ALU.mult.madd_cry_11_c                 SB_CARRY     CO       Out     0.126     21.430      -         
madd_cry_11                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_12_0_c               SB_CARRY     CI       In      -         21.444      -         
ALU.mult.madd_cry_12_0_c               SB_CARRY     CO       Out     0.126     21.570      -         
madd_cry_12                            Net          -        -       0.386     -           2         
ALU.mult.madd_cry_13_0_s               SB_LUT4      I3       In      -         21.956      -         
ALU.mult.madd_cry_13_0_s               SB_LUT4      O        Out     0.316     22.271      -         
mult[14]                               Net          -        -       1.371     -           1         
ALU.r0_12_prm_1_14_s0_c_RNI357RUG3     SB_LUT4      I0       In      -         23.642      -         
ALU.r0_12_prm_1_14_s0_c_RNI357RUG3     SB_LUT4      O        Out     0.449     24.091      -         
r0_12[14]                              Net          -        -       1.507     -           8         
ALU.r1[14]                             SB_DFFE      D        In      -         25.598      -         
=====================================================================================================
Total path delay (propagation time + setup) of 25.703 is 6.197(24.1%) logic and 19.506(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      21.848
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.743

    - Propagation time:                      25.598
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.855

    Number of logic level(s):                16
    Starting point:                          b_fast[0] / Q
    Ending point:                            ALU.r2[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
b_fast[0]                              SB_DFFE      Q        Out     0.540     0.540       -         
b_fast[0]                              Net          -        -       1.599     -           9         
ALU.r0_RNIE5LH[1]                      SB_LUT4      I0       In      -         2.139       -         
ALU.r0_RNIE5LH[1]                      SB_LUT4      O        Out     0.449     2.588       -         
r0_RNIE5LH[1]                          Net          -        -       1.371     -           1         
ALU.r0_RNI73OM1[1]                     SB_LUT4      I0       In      -         3.959       -         
ALU.r0_RNI73OM1[1]                     SB_LUT4      O        Out     0.449     4.408       -         
b_7_ns_1[1]                            Net          -        -       1.371     -           1         
ALU.r2_RNI0TRV3[1]                     SB_LUT4      I0       In      -         5.779       -         
ALU.r2_RNI0TRV3[1]                     SB_LUT4      O        Out     0.449     6.227       -         
b[1]                                   Net          -        -       1.371     -           41        
ALU.mult.g0_7_x1                       SB_LUT4      I2       In      -         7.598       -         
ALU.mult.g0_7_x1                       SB_LUT4      O        Out     0.379     7.977       -         
g0_7_x1                                Net          -        -       1.371     -           1         
ALU.mult.g0_7_ns                       SB_LUT4      I2       In      -         9.348       -         
ALU.mult.g0_7_ns                       SB_LUT4      O        Out     0.379     9.727       -         
madd_76_1                              Net          -        -       1.371     -           1         
ALU.mult.g2                            SB_LUT4      I2       In      -         11.098      -         
ALU.mult.g2                            SB_LUT4      O        Out     0.379     11.477      -         
g2_0                                   Net          -        -       1.371     -           1         
ALU.mult.g0_2                          SB_LUT4      I3       In      -         12.848      -         
ALU.mult.g0_2                          SB_LUT4      O        Out     0.316     13.163      -         
madd_186_0                             Net          -        -       1.371     -           2         
ALU.mult.madd_239                      SB_LUT4      I1       In      -         14.534      -         
ALU.mult.madd_239                      SB_LUT4      O        Out     0.400     14.934      -         
madd_239                               Net          -        -       1.371     -           3         
ALU.mult.g0_3                          SB_LUT4      I3       In      -         16.305      -         
ALU.mult.g0_3                          SB_LUT4      O        Out     0.316     16.620      -         
g0_4                                   Net          -        -       1.371     -           1         
ALU.mult.g0                            SB_LUT4      I0       In      -         17.991      -         
ALU.mult.g0                            SB_LUT4      O        Out     0.449     18.440      -         
g0                                     Net          -        -       1.371     -           1         
ALU.mult.madd_axb_10                   SB_LUT4      I3       In      -         19.811      -         
ALU.mult.madd_axb_10                   SB_LUT4      O        Out     0.316     20.127      -         
madd_axb_10                            Net          -        -       0.905     -           2         
ALU.mult.madd_cry_10_c                 SB_CARRY     I0       In      -         21.032      -         
ALU.mult.madd_cry_10_c                 SB_CARRY     CO       Out     0.258     21.289      -         
madd_cry_10                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_11_c                 SB_CARRY     CI       In      -         21.303      -         
ALU.mult.madd_cry_11_c                 SB_CARRY     CO       Out     0.126     21.430      -         
madd_cry_11                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_12_0_c               SB_CARRY     CI       In      -         21.444      -         
ALU.mult.madd_cry_12_0_c               SB_CARRY     CO       Out     0.126     21.570      -         
madd_cry_12                            Net          -        -       0.386     -           2         
ALU.mult.madd_cry_13_0_s               SB_LUT4      I3       In      -         21.956      -         
ALU.mult.madd_cry_13_0_s               SB_LUT4      O        Out     0.316     22.271      -         
mult[14]                               Net          -        -       1.371     -           1         
ALU.r0_12_prm_1_14_s0_c_RNI357RUG3     SB_LUT4      I0       In      -         23.642      -         
ALU.r0_12_prm_1_14_s0_c_RNI357RUG3     SB_LUT4      O        Out     0.449     24.091      -         
r0_12[14]                              Net          -        -       1.507     -           8         
ALU.r2[14]                             SB_DFFE      D        In      -         25.598      -         
=====================================================================================================
Total path delay (propagation time + setup) of 25.703 is 6.197(24.1%) logic and 19.506(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      21.848
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.743

    - Propagation time:                      25.598
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.855

    Number of logic level(s):                16
    Starting point:                          b_fast[0] / Q
    Ending point:                            ALU.r3[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
b_fast[0]                              SB_DFFE      Q        Out     0.540     0.540       -         
b_fast[0]                              Net          -        -       1.599     -           9         
ALU.r0_RNIE5LH[1]                      SB_LUT4      I0       In      -         2.139       -         
ALU.r0_RNIE5LH[1]                      SB_LUT4      O        Out     0.449     2.588       -         
r0_RNIE5LH[1]                          Net          -        -       1.371     -           1         
ALU.r0_RNI73OM1[1]                     SB_LUT4      I0       In      -         3.959       -         
ALU.r0_RNI73OM1[1]                     SB_LUT4      O        Out     0.449     4.408       -         
b_7_ns_1[1]                            Net          -        -       1.371     -           1         
ALU.r2_RNI0TRV3[1]                     SB_LUT4      I0       In      -         5.779       -         
ALU.r2_RNI0TRV3[1]                     SB_LUT4      O        Out     0.449     6.227       -         
b[1]                                   Net          -        -       1.371     -           41        
ALU.mult.g0_7_x1                       SB_LUT4      I2       In      -         7.598       -         
ALU.mult.g0_7_x1                       SB_LUT4      O        Out     0.379     7.977       -         
g0_7_x1                                Net          -        -       1.371     -           1         
ALU.mult.g0_7_ns                       SB_LUT4      I2       In      -         9.348       -         
ALU.mult.g0_7_ns                       SB_LUT4      O        Out     0.379     9.727       -         
madd_76_1                              Net          -        -       1.371     -           1         
ALU.mult.g2                            SB_LUT4      I2       In      -         11.098      -         
ALU.mult.g2                            SB_LUT4      O        Out     0.379     11.477      -         
g2_0                                   Net          -        -       1.371     -           1         
ALU.mult.g0_2                          SB_LUT4      I3       In      -         12.848      -         
ALU.mult.g0_2                          SB_LUT4      O        Out     0.316     13.163      -         
madd_186_0                             Net          -        -       1.371     -           2         
ALU.mult.madd_239                      SB_LUT4      I1       In      -         14.534      -         
ALU.mult.madd_239                      SB_LUT4      O        Out     0.400     14.934      -         
madd_239                               Net          -        -       1.371     -           3         
ALU.mult.g0_3                          SB_LUT4      I3       In      -         16.305      -         
ALU.mult.g0_3                          SB_LUT4      O        Out     0.316     16.620      -         
g0_4                                   Net          -        -       1.371     -           1         
ALU.mult.g0                            SB_LUT4      I0       In      -         17.991      -         
ALU.mult.g0                            SB_LUT4      O        Out     0.449     18.440      -         
g0                                     Net          -        -       1.371     -           1         
ALU.mult.madd_axb_10                   SB_LUT4      I3       In      -         19.811      -         
ALU.mult.madd_axb_10                   SB_LUT4      O        Out     0.316     20.127      -         
madd_axb_10                            Net          -        -       0.905     -           2         
ALU.mult.madd_cry_10_c                 SB_CARRY     I0       In      -         21.032      -         
ALU.mult.madd_cry_10_c                 SB_CARRY     CO       Out     0.258     21.289      -         
madd_cry_10                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_11_c                 SB_CARRY     CI       In      -         21.303      -         
ALU.mult.madd_cry_11_c                 SB_CARRY     CO       Out     0.126     21.430      -         
madd_cry_11                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_12_0_c               SB_CARRY     CI       In      -         21.444      -         
ALU.mult.madd_cry_12_0_c               SB_CARRY     CO       Out     0.126     21.570      -         
madd_cry_12                            Net          -        -       0.386     -           2         
ALU.mult.madd_cry_13_0_s               SB_LUT4      I3       In      -         21.956      -         
ALU.mult.madd_cry_13_0_s               SB_LUT4      O        Out     0.316     22.271      -         
mult[14]                               Net          -        -       1.371     -           1         
ALU.r0_12_prm_1_14_s0_c_RNI357RUG3     SB_LUT4      I0       In      -         23.642      -         
ALU.r0_12_prm_1_14_s0_c_RNI357RUG3     SB_LUT4      O        Out     0.449     24.091      -         
r0_12[14]                              Net          -        -       1.507     -           8         
ALU.r3[14]                             SB_DFFE      D        In      -         25.598      -         
=====================================================================================================
Total path delay (propagation time + setup) of 25.703 is 6.197(24.1%) logic and 19.506(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      21.848
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.743

    - Propagation time:                      25.598
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.855

    Number of logic level(s):                16
    Starting point:                          b_fast[0] / Q
    Ending point:                            ALU.r4[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
b_fast[0]                              SB_DFFE      Q        Out     0.540     0.540       -         
b_fast[0]                              Net          -        -       1.599     -           9         
ALU.r0_RNIE5LH[1]                      SB_LUT4      I0       In      -         2.139       -         
ALU.r0_RNIE5LH[1]                      SB_LUT4      O        Out     0.449     2.588       -         
r0_RNIE5LH[1]                          Net          -        -       1.371     -           1         
ALU.r0_RNI73OM1[1]                     SB_LUT4      I0       In      -         3.959       -         
ALU.r0_RNI73OM1[1]                     SB_LUT4      O        Out     0.449     4.408       -         
b_7_ns_1[1]                            Net          -        -       1.371     -           1         
ALU.r2_RNI0TRV3[1]                     SB_LUT4      I0       In      -         5.779       -         
ALU.r2_RNI0TRV3[1]                     SB_LUT4      O        Out     0.449     6.227       -         
b[1]                                   Net          -        -       1.371     -           41        
ALU.mult.g0_7_x1                       SB_LUT4      I2       In      -         7.598       -         
ALU.mult.g0_7_x1                       SB_LUT4      O        Out     0.379     7.977       -         
g0_7_x1                                Net          -        -       1.371     -           1         
ALU.mult.g0_7_ns                       SB_LUT4      I2       In      -         9.348       -         
ALU.mult.g0_7_ns                       SB_LUT4      O        Out     0.379     9.727       -         
madd_76_1                              Net          -        -       1.371     -           1         
ALU.mult.g2                            SB_LUT4      I2       In      -         11.098      -         
ALU.mult.g2                            SB_LUT4      O        Out     0.379     11.477      -         
g2_0                                   Net          -        -       1.371     -           1         
ALU.mult.g0_2                          SB_LUT4      I3       In      -         12.848      -         
ALU.mult.g0_2                          SB_LUT4      O        Out     0.316     13.163      -         
madd_186_0                             Net          -        -       1.371     -           2         
ALU.mult.madd_239                      SB_LUT4      I1       In      -         14.534      -         
ALU.mult.madd_239                      SB_LUT4      O        Out     0.400     14.934      -         
madd_239                               Net          -        -       1.371     -           3         
ALU.mult.g0_3                          SB_LUT4      I3       In      -         16.305      -         
ALU.mult.g0_3                          SB_LUT4      O        Out     0.316     16.620      -         
g0_4                                   Net          -        -       1.371     -           1         
ALU.mult.g0                            SB_LUT4      I0       In      -         17.991      -         
ALU.mult.g0                            SB_LUT4      O        Out     0.449     18.440      -         
g0                                     Net          -        -       1.371     -           1         
ALU.mult.madd_axb_10                   SB_LUT4      I3       In      -         19.811      -         
ALU.mult.madd_axb_10                   SB_LUT4      O        Out     0.316     20.127      -         
madd_axb_10                            Net          -        -       0.905     -           2         
ALU.mult.madd_cry_10_c                 SB_CARRY     I0       In      -         21.032      -         
ALU.mult.madd_cry_10_c                 SB_CARRY     CO       Out     0.258     21.289      -         
madd_cry_10                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_11_c                 SB_CARRY     CI       In      -         21.303      -         
ALU.mult.madd_cry_11_c                 SB_CARRY     CO       Out     0.126     21.430      -         
madd_cry_11                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_12_0_c               SB_CARRY     CI       In      -         21.444      -         
ALU.mult.madd_cry_12_0_c               SB_CARRY     CO       Out     0.126     21.570      -         
madd_cry_12                            Net          -        -       0.386     -           2         
ALU.mult.madd_cry_13_0_s               SB_LUT4      I3       In      -         21.956      -         
ALU.mult.madd_cry_13_0_s               SB_LUT4      O        Out     0.316     22.271      -         
mult[14]                               Net          -        -       1.371     -           1         
ALU.r0_12_prm_1_14_s0_c_RNI357RUG3     SB_LUT4      I0       In      -         23.642      -         
ALU.r0_12_prm_1_14_s0_c_RNI357RUG3     SB_LUT4      O        Out     0.449     24.091      -         
r0_12[14]                              Net          -        -       1.507     -           8         
ALU.r4[14]                             SB_DFFE      D        In      -         25.598      -         
=====================================================================================================
Total path delay (propagation time + setup) of 25.703 is 6.197(24.1%) logic and 19.506(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 160MB peak: 193MB)


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 160MB peak: 193MB)

---------------------------------------
<a name=resourceUsage17></a>Resource Usage Report for top </a>

Mapping to part: ice40hx8kct256
Cell usage:
GND             2 uses
SB_CARRY        314 uses
SB_DFF          25 uses
SB_DFFE         172 uses
SB_DFFN         7 uses
SB_DFFNE        8 uses
SB_GB           1 use
VCC             2 uses
SB_LUT4         1167 uses

I/O ports: 6
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   212 (2%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 1167 (15%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1167 = 1167 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 30MB peak: 193MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime
# Sat Aug 15 12:48:51 2020

###########################################################]

</pre></samp></body></html>
