{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605087128599 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605087128603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 11 03:31:57 2020 " "Processing started: Wed Nov 11 03:31:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605087128603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605087128603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mp4 -c mp4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mp4 -c mp4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605087128604 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605087129681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605087129682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/mp2_hdl/rv32i_types.sv 1 0 " "Found 1 design units, including 0 entities, in source file hdl/mp2_hdl/rv32i_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rv32i_types (SystemVerilog) " "Found design unit 1: rv32i_types (SystemVerilog)" {  } { { "hdl/mp2_hdl/rv32i_types.sv" "" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/mp2_hdl/rv32i_types.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605087144886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605087144886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/mp2_hdl/rv32i_mux_types.sv 5 0 " "Found 5 design units, including 0 entities, in source file hdl/mp2_hdl/rv32i_mux_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcmux (SystemVerilog) " "Found design unit 1: pcmux (SystemVerilog)" {  } { { "hdl/mp2_hdl/rv32i_mux_types.sv" "" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/mp2_hdl/rv32i_mux_types.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605087144893 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 marmux (SystemVerilog) " "Found design unit 2: marmux (SystemVerilog)" {  } { { "hdl/mp2_hdl/rv32i_mux_types.sv" "" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/mp2_hdl/rv32i_mux_types.sv" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605087144893 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cmpmux (SystemVerilog) " "Found design unit 3: cmpmux (SystemVerilog)" {  } { { "hdl/mp2_hdl/rv32i_mux_types.sv" "" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/mp2_hdl/rv32i_mux_types.sv" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605087144893 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 alumux (SystemVerilog) " "Found design unit 4: alumux (SystemVerilog)" {  } { { "hdl/mp2_hdl/rv32i_mux_types.sv" "" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/mp2_hdl/rv32i_mux_types.sv" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605087144893 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 regfilemux (SystemVerilog) " "Found design unit 5: regfilemux (SystemVerilog)" {  } { { "hdl/mp2_hdl/rv32i_mux_types.sv" "" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/mp2_hdl/rv32i_mux_types.sv" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605087144893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605087144893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/mp2_hdl/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/mp2_hdl/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "hdl/mp2_hdl/register.sv" "" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/mp2_hdl/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605087144905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605087144905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/mp2_hdl/pc_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/mp2_hdl/pc_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_register " "Found entity 1: pc_register" {  } { { "hdl/mp2_hdl/pc_reg.sv" "" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/mp2_hdl/pc_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605087144916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605087144916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/mp2_hdl/cmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/mp2_hdl/cmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "hdl/mp2_hdl/cmp.sv" "" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/mp2_hdl/cmp.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605087144927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605087144927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/mp2_hdl/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/mp2_hdl/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "hdl/mp2_hdl/alu.sv" "" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/mp2_hdl/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605087144939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605087144939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/wb_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/wb_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WB_stage " "Found entity 1: WB_stage" {  } { { "hdl/WB_stage.sv" "" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/WB_stage.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605087144944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605087144944 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shift_reg.sv(92) " "Verilog HDL information at shift_reg.sv(92): always construct contains both blocking and non-blocking assignments" {  } { { "hdl/shift_reg.sv" "" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/shift_reg.sv" 92 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1605087144951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/shift_reg.sv 2 2 " "Found 2 design units, including 2 entities, in source file hdl/shift_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "hdl/shift_reg.sv" "" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/shift_reg.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605087144954 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_reg_cw " "Found entity 2: shift_reg_cw" {  } { { "hdl/shift_reg.sv" "" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/shift_reg.sv" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605087144954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605087144954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "hdl/regfile.sv" "" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/regfile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605087144959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605087144959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_datapath " "Found entity 1: pipeline_datapath" {  } { { "hdl/pipeline_datapath.sv" "" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/pipeline_datapath.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605087144966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605087144966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/mp4.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/mp4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mp4 " "Found entity 1: mp4" {  } { { "hdl/mp4.sv" "" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/mp4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605087144978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605087144978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/mem_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/mem_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_stage " "Found entity 1: MEM_stage" {  } { { "hdl/MEM_stage.sv" "" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/MEM_stage.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605087144984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605087144984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/if_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/if_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_stage " "Found entity 1: IF_stage" {  } { { "hdl/IF_stage.sv" "" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/IF_stage.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605087144991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605087144991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/id_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/id_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_stage " "Found entity 1: ID_stage" {  } { { "hdl/ID_stage.sv" "" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/ID_stage.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605087145001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605087145001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/ex_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/ex_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX_stage " "Found entity 1: EX_stage" {  } { { "hdl/EX_stage.sv" "" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/EX_stage.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605087145010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605087145010 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mp4 " "Elaborating entity \"mp4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605087145126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_datapath pipeline_datapath:datapath " "Elaborating entity \"pipeline_datapath\" for hierarchy \"pipeline_datapath:datapath\"" {  } { { "hdl/mp4.sv" "datapath" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/mp4.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605087145209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_stage pipeline_datapath:datapath\|IF_stage:IF " "Elaborating entity \"IF_stage\" for hierarchy \"pipeline_datapath:datapath\|IF_stage:IF\"" {  } { { "hdl/pipeline_datapath.sv" "IF" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/pipeline_datapath.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605087145275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_register pipeline_datapath:datapath\|IF_stage:IF\|pc_register:PC " "Elaborating entity \"pc_register\" for hierarchy \"pipeline_datapath:datapath\|IF_stage:IF\|pc_register:PC\"" {  } { { "hdl/IF_stage.sv" "PC" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/IF_stage.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605087145317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg pipeline_datapath:datapath\|shift_reg:IR_regs " "Elaborating entity \"shift_reg\" for hierarchy \"pipeline_datapath:datapath\|shift_reg:IR_regs\"" {  } { { "hdl/pipeline_datapath.sv" "IR_regs" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/pipeline_datapath.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605087145362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_stage pipeline_datapath:datapath\|ID_stage:ID " "Elaborating entity \"ID_stage\" for hierarchy \"pipeline_datapath:datapath\|ID_stage:ID\"" {  } { { "hdl/pipeline_datapath.sv" "ID" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/pipeline_datapath.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605087145434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile pipeline_datapath:datapath\|ID_stage:ID\|regfile:regfile " "Elaborating entity \"regfile\" for hierarchy \"pipeline_datapath:datapath\|ID_stage:ID\|regfile:regfile\"" {  } { { "hdl/ID_stage.sv" "regfile" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/ID_stage.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605087145493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg_cw pipeline_datapath:datapath\|shift_reg_cw:CW_regs " "Elaborating entity \"shift_reg_cw\" for hierarchy \"pipeline_datapath:datapath\|shift_reg_cw:CW_regs\"" {  } { { "hdl/pipeline_datapath.sv" "CW_regs" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/pipeline_datapath.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605087145779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_stage pipeline_datapath:datapath\|EX_stage:EX " "Elaborating entity \"EX_stage\" for hierarchy \"pipeline_datapath:datapath\|EX_stage:EX\"" {  } { { "hdl/pipeline_datapath.sv" "EX" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/pipeline_datapath.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605087145817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu pipeline_datapath:datapath\|EX_stage:EX\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"pipeline_datapath:datapath\|EX_stage:EX\|alu:ALU\"" {  } { { "hdl/EX_stage.sv" "ALU" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/EX_stage.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605087145851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp pipeline_datapath:datapath\|EX_stage:EX\|cmp:CMP " "Elaborating entity \"cmp\" for hierarchy \"pipeline_datapath:datapath\|EX_stage:EX\|cmp:CMP\"" {  } { { "hdl/EX_stage.sv" "CMP" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/EX_stage.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605087145883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register pipeline_datapath:datapath\|register:alu_buffer_exmem " "Elaborating entity \"register\" for hierarchy \"pipeline_datapath:datapath\|register:alu_buffer_exmem\"" {  } { { "hdl/pipeline_datapath.sv" "alu_buffer_exmem" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/pipeline_datapath.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605087145917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_stage pipeline_datapath:datapath\|MEM_stage:MEM " "Elaborating entity \"MEM_stage\" for hierarchy \"pipeline_datapath:datapath\|MEM_stage:MEM\"" {  } { { "hdl/pipeline_datapath.sv" "MEM" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/pipeline_datapath.sv" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605087145955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_stage pipeline_datapath:datapath\|WB_stage:WB " "Elaborating entity \"WB_stage\" for hierarchy \"pipeline_datapath:datapath\|WB_stage:WB\"" {  } { { "hdl/pipeline_datapath.sv" "WB" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/pipeline_datapath.sv" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605087145990 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "WB_stage.sv(64) " "Verilog HDL Case Statement information at WB_stage.sv(64): all case item expressions in this case statement are onehot" {  } { { "hdl/WB_stage.sv" "" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/WB_stage.sv" 64 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1605087145993 "|mp4|pipeline_datapath:datapath|WB_stage:WB"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "WB_stage.sv(74) " "Verilog HDL Case Statement information at WB_stage.sv(74): all case item expressions in this case statement are onehot" {  } { { "hdl/WB_stage.sv" "" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/WB_stage.sv" 74 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1605087145995 "|mp4|pipeline_datapath:datapath|WB_stage:WB"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "WB_stage.sv(84) " "Verilog HDL Case Statement information at WB_stage.sv(84): all case item expressions in this case statement are onehot" {  } { { "hdl/WB_stage.sv" "" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/WB_stage.sv" 84 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1605087145995 "|mp4|pipeline_datapath:datapath|WB_stage:WB"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "WB_stage.sv(92) " "Verilog HDL Case Statement information at WB_stage.sv(92): all case item expressions in this case statement are onehot" {  } { { "hdl/WB_stage.sv" "" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/WB_stage.sv" 92 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1605087145996 "|mp4|pipeline_datapath:datapath|WB_stage:WB"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1605087149813 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "inst_read VCC " "Pin \"inst_read\" is stuck at VCC" {  } { { "hdl/mp4.sv" "" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/mp4.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605087152276 "|mp4|inst_read"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_addr\[0\] GND " "Pin \"data_addr\[0\]\" is stuck at GND" {  } { { "hdl/mp4.sv" "" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/mp4.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605087152276 "|mp4|data_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_addr\[1\] GND " "Pin \"data_addr\[1\]\" is stuck at GND" {  } { { "hdl/mp4.sv" "" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/mp4.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605087152276 "|mp4|data_addr[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1605087152276 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605087152575 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vishn/Desktop/AniRISC-V/mp4/output_files/mp4.map.smsg " "Generated suppressed messages file C:/Users/vishn/Desktop/AniRISC-V/mp4/output_files/mp4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605087156057 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605087156591 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605087156591 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_resp " "No output dependent on input pin \"data_resp\"" {  } { { "hdl/mp4.sv" "" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/mp4.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605087157165 "|mp4|data_resp"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_resp " "No output dependent on input pin \"inst_resp\"" {  } { { "hdl/mp4.sv" "" { Text "C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/mp4.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605087157165 "|mp4|inst_resp"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1605087157165 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3084 " "Implemented 3084 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605087157198 ""} { "Info" "ICUT_CUT_TM_OPINS" "103 " "Implemented 103 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605087157198 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2913 " "Implemented 2913 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605087157198 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605087157198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605087157295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 11 03:32:37 2020 " "Processing ended: Wed Nov 11 03:32:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605087157295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605087157295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605087157295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605087157295 ""}
