Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/unvariant/code/digital-electronics/vivado/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto fcc1a36f3472491fb6aca8e0138def3a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BenchNeuron_behav xil_defaultlib.BenchNeuron xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/unvariant/code/digital-electronics/neural/neural.srcs/sources_1/new/fixedpoint.v:15]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/unvariant/code/digital-electronics/neural/neural.srcs/sources_1/new/fixedpoint.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/unvariant/code/digital-electronics/neural/neural.srcs/sources_1/new/neuron.sv" Line 1. Module neuron(INPUT_NEURONS=2) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.neuron(INPUT_NEURONS=2)
Compiling module xil_defaultlib.BenchNeuron
Compiling module xil_defaultlib.glbl
Built simulation snapshot BenchNeuron_behav
