# Generated by Yosys 0.55+23 (git sha1 e57a2b944, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

.model one_slot_break_dvr
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] outs[7] outs[8] outs[9] outs[10] outs[11] outs[12] outs[13] outs[14] outs[15] outs[16] outs[17] outs[18] outs[19] outs[20] outs[21] outs[22] outs[23] outs[24] outs_valid
.names $false
.names $true
1
.names $undef
.latch $0\dataReg[24:0][0] dataReg[0] re clk 0
.latch $0\dataReg[24:0][1] dataReg[1] re clk 0
.latch $0\dataReg[24:0][2] dataReg[2] re clk 0
.latch $0\dataReg[24:0][3] dataReg[3] re clk 0
.latch $0\dataReg[24:0][4] dataReg[4] re clk 0
.latch $0\dataReg[24:0][5] dataReg[5] re clk 0
.latch $0\dataReg[24:0][6] dataReg[6] re clk 0
.latch $0\dataReg[24:0][7] dataReg[7] re clk 0
.latch $0\dataReg[24:0][8] dataReg[8] re clk 0
.latch $0\dataReg[24:0][9] dataReg[9] re clk 0
.latch $0\dataReg[24:0][10] dataReg[10] re clk 0
.latch $0\dataReg[24:0][11] dataReg[11] re clk 0
.latch $0\dataReg[24:0][12] dataReg[12] re clk 0
.latch $0\dataReg[24:0][13] dataReg[13] re clk 0
.latch $0\dataReg[24:0][14] dataReg[14] re clk 0
.latch $0\dataReg[24:0][15] dataReg[15] re clk 0
.latch $0\dataReg[24:0][16] dataReg[16] re clk 0
.latch $0\dataReg[24:0][17] dataReg[17] re clk 0
.latch $0\dataReg[24:0][18] dataReg[18] re clk 0
.latch $0\dataReg[24:0][19] dataReg[19] re clk 0
.latch $0\dataReg[24:0][20] dataReg[20] re clk 0
.latch $0\dataReg[24:0][21] dataReg[21] re clk 0
.latch $0\dataReg[24:0][22] dataReg[22] re clk 0
.latch $0\dataReg[24:0][23] dataReg[23] re clk 0
.latch $0\dataReg[24:0][24] dataReg[24] re clk 0
.names dataReg[0] ins[0] enable $procmux$24_Y[0]
1-0 1
-11 1
.names dataReg[1] ins[1] enable $procmux$24_Y[1]
1-0 1
-11 1
.names dataReg[2] ins[2] enable $procmux$24_Y[2]
1-0 1
-11 1
.names dataReg[3] ins[3] enable $procmux$24_Y[3]
1-0 1
-11 1
.names dataReg[4] ins[4] enable $procmux$24_Y[4]
1-0 1
-11 1
.names dataReg[5] ins[5] enable $procmux$24_Y[5]
1-0 1
-11 1
.names dataReg[6] ins[6] enable $procmux$24_Y[6]
1-0 1
-11 1
.names dataReg[7] ins[7] enable $procmux$24_Y[7]
1-0 1
-11 1
.names dataReg[8] ins[8] enable $procmux$24_Y[8]
1-0 1
-11 1
.names dataReg[9] ins[9] enable $procmux$24_Y[9]
1-0 1
-11 1
.names dataReg[10] ins[10] enable $procmux$24_Y[10]
1-0 1
-11 1
.names dataReg[11] ins[11] enable $procmux$24_Y[11]
1-0 1
-11 1
.names dataReg[12] ins[12] enable $procmux$24_Y[12]
1-0 1
-11 1
.names dataReg[13] ins[13] enable $procmux$24_Y[13]
1-0 1
-11 1
.names dataReg[14] ins[14] enable $procmux$24_Y[14]
1-0 1
-11 1
.names dataReg[15] ins[15] enable $procmux$24_Y[15]
1-0 1
-11 1
.names dataReg[16] ins[16] enable $procmux$24_Y[16]
1-0 1
-11 1
.names dataReg[17] ins[17] enable $procmux$24_Y[17]
1-0 1
-11 1
.names dataReg[18] ins[18] enable $procmux$24_Y[18]
1-0 1
-11 1
.names dataReg[19] ins[19] enable $procmux$24_Y[19]
1-0 1
-11 1
.names dataReg[20] ins[20] enable $procmux$24_Y[20]
1-0 1
-11 1
.names dataReg[21] ins[21] enable $procmux$24_Y[21]
1-0 1
-11 1
.names dataReg[22] ins[22] enable $procmux$24_Y[22]
1-0 1
-11 1
.names dataReg[23] ins[23] enable $procmux$24_Y[23]
1-0 1
-11 1
.names dataReg[24] ins[24] enable $procmux$24_Y[24]
1-0 1
-11 1
.names $procmux$24_Y[0] $false rst $0\dataReg[24:0][0]
1-0 1
-11 1
.names $procmux$24_Y[1] $false rst $0\dataReg[24:0][1]
1-0 1
-11 1
.names $procmux$24_Y[2] $false rst $0\dataReg[24:0][2]
1-0 1
-11 1
.names $procmux$24_Y[3] $false rst $0\dataReg[24:0][3]
1-0 1
-11 1
.names $procmux$24_Y[4] $false rst $0\dataReg[24:0][4]
1-0 1
-11 1
.names $procmux$24_Y[5] $false rst $0\dataReg[24:0][5]
1-0 1
-11 1
.names $procmux$24_Y[6] $false rst $0\dataReg[24:0][6]
1-0 1
-11 1
.names $procmux$24_Y[7] $false rst $0\dataReg[24:0][7]
1-0 1
-11 1
.names $procmux$24_Y[8] $false rst $0\dataReg[24:0][8]
1-0 1
-11 1
.names $procmux$24_Y[9] $false rst $0\dataReg[24:0][9]
1-0 1
-11 1
.names $procmux$24_Y[10] $false rst $0\dataReg[24:0][10]
1-0 1
-11 1
.names $procmux$24_Y[11] $false rst $0\dataReg[24:0][11]
1-0 1
-11 1
.names $procmux$24_Y[12] $false rst $0\dataReg[24:0][12]
1-0 1
-11 1
.names $procmux$24_Y[13] $false rst $0\dataReg[24:0][13]
1-0 1
-11 1
.names $procmux$24_Y[14] $false rst $0\dataReg[24:0][14]
1-0 1
-11 1
.names $procmux$24_Y[15] $false rst $0\dataReg[24:0][15]
1-0 1
-11 1
.names $procmux$24_Y[16] $false rst $0\dataReg[24:0][16]
1-0 1
-11 1
.names $procmux$24_Y[17] $false rst $0\dataReg[24:0][17]
1-0 1
-11 1
.names $procmux$24_Y[18] $false rst $0\dataReg[24:0][18]
1-0 1
-11 1
.names $procmux$24_Y[19] $false rst $0\dataReg[24:0][19]
1-0 1
-11 1
.names $procmux$24_Y[20] $false rst $0\dataReg[24:0][20]
1-0 1
-11 1
.names $procmux$24_Y[21] $false rst $0\dataReg[24:0][21]
1-0 1
-11 1
.names $procmux$24_Y[22] $false rst $0\dataReg[24:0][22]
1-0 1
-11 1
.names $procmux$24_Y[23] $false rst $0\dataReg[24:0][23]
1-0 1
-11 1
.names $procmux$24_Y[24] $false rst $0\dataReg[24:0][24]
1-0 1
-11 1
.names ins_valid control.inputReady enable
11 1
.latch $flatten\control.$0\outputValid[0:0] control.outputValid re clk 0
.latch $flatten\control.$0\inputReady[0:0] control.inputReady re clk 1
.names $flatten\control.$or$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:33$12_Y $false rst $flatten\control.$0\outputValid[0:0]
1-0 1
-11 1
.names $flatten\control.$and$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:24$10_Y $true rst $flatten\control.$0\inputReady[0:0]
1-0 1
-11 1
.names control.stop $flatten\control.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:24$8_Y
0 1
.names control.enable $flatten\control.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:24$9_Y
0 1
.names outs_ready $flatten\control.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:39$14_Y
0 1
.names $flatten\control.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:24$8_Y $flatten\control.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:24$9_Y $flatten\control.$and$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:24$10_Y
11 1
.names control.enable control.stop $flatten\control.$or$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:33$12_Y
1- 1
-1 1
.names ins_valid control.inputReady control.enable
11 1
.names control.outputValid $flatten\control.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:39$14_Y control.stop
11 1
.names rst control.rst
1 1
.names control.outputValid control.outs_valid
1 1
.names outs_ready control.outs_ready
1 1
.names ins_valid control.ins_valid
1 1
.names control.inputReady control.ins_ready
1 1
.names clk control.clk
1 1
.names control.inputReady inputReady
1 1
.names control.inputReady ins_ready
1 1
.names dataReg[0] outs[0]
1 1
.names dataReg[1] outs[1]
1 1
.names dataReg[2] outs[2]
1 1
.names dataReg[3] outs[3]
1 1
.names dataReg[4] outs[4]
1 1
.names dataReg[5] outs[5]
1 1
.names dataReg[6] outs[6]
1 1
.names dataReg[7] outs[7]
1 1
.names dataReg[8] outs[8]
1 1
.names dataReg[9] outs[9]
1 1
.names dataReg[10] outs[10]
1 1
.names dataReg[11] outs[11]
1 1
.names dataReg[12] outs[12]
1 1
.names dataReg[13] outs[13]
1 1
.names dataReg[14] outs[14]
1 1
.names dataReg[15] outs[15]
1 1
.names dataReg[16] outs[16]
1 1
.names dataReg[17] outs[17]
1 1
.names dataReg[18] outs[18]
1 1
.names dataReg[19] outs[19]
1 1
.names dataReg[20] outs[20]
1 1
.names dataReg[21] outs[21]
1 1
.names dataReg[22] outs[22]
1 1
.names dataReg[23] outs[23]
1 1
.names dataReg[24] outs[24]
1 1
.names control.outputValid outs_valid
1 1
.end
