<stg><name>sha256</name>


<trans_list>

<trans id="220" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="8" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="10" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="13" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stateREG

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stateREG, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %hash, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %hash

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
:7 %m = alloca i64 1

]]></Node>
<StgValue><ssdm name="m"/><MemPortTyVec>2 1 1 1 1 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8 %data_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %data

]]></Node>
<StgValue><ssdm name="data_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:9 %or_ln22_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_read, i8 %data_read, i8 %data_read, i8 %data_read

]]></Node>
<StgValue><ssdm name="or_ln22_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln20 = br void

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %i = phi i5 %add_ln20, void %.split6, i5 0, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln20 = add i5 %i, i5 1

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln20 = icmp_eq  i5 %i, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln20 = br i1 %icmp_ln20, void %.split6, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="5">
<![CDATA[
.split6:0 %zext_ln20 = zext i5 %i

]]></Node>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split6:1 %specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln18"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:2 %specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:3 %m_addr = getelementptr i32 %m, i64 0, i64 %zext_ln20

]]></Node>
<StgValue><ssdm name="m_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split6:4 %store_ln22 = store i32 %or_ln22_1, i6 %m_addr

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
.split6:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.preheader:0 %br_ln23 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.lr.ph:0 %i_1 = phi i7 %add_ln23, void %.split4, i7 16, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.lr.ph:1 %icmp_ln23 = icmp_eq  i7 %i_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph:2 %empty_12 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 48, i64 48, i64 48

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph:3 %br_ln23 = br i1 %icmp_ln23, void %.split4, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split4:0 %add_ln23 = add i7 %i_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="7">
<![CDATA[
.split4:2 %trunc_ln23 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split4:5 %add_ln24 = add i6 %trunc_ln23, i6 62

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="6">
<![CDATA[
.split4:6 %zext_ln24 = zext i6 %add_ln24

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:7 %m_addr_1 = getelementptr i32 %m, i64 0, i64 %zext_ln24

]]></Node>
<StgValue><ssdm name="m_addr_1"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>4 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="6">
<![CDATA[
.split4:8 %m_load = load i6 %m_addr_1

]]></Node>
<StgValue><ssdm name="m_load"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split4:19 %add_ln24_1 = add i6 %trunc_ln23, i6 57

]]></Node>
<StgValue><ssdm name="add_ln24_1"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="6">
<![CDATA[
.split4:20 %zext_ln24_1 = zext i6 %add_ln24_1

]]></Node>
<StgValue><ssdm name="zext_ln24_1"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:21 %m_addr_2 = getelementptr i32 %m, i64 0, i64 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="m_addr_2"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>3 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="6">
<![CDATA[
.split4:22 %m_load_1 = load i6 %m_addr_2

]]></Node>
<StgValue><ssdm name="m_load_1"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split4:23 %add_ln24_2 = add i6 %trunc_ln23, i6 49

]]></Node>
<StgValue><ssdm name="add_ln24_2"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="6">
<![CDATA[
.split4:24 %zext_ln24_2 = zext i6 %add_ln24_2

]]></Node>
<StgValue><ssdm name="zext_ln24_2"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:25 %m_addr_3 = getelementptr i32 %m, i64 0, i64 %zext_ln24_2

]]></Node>
<StgValue><ssdm name="m_addr_3"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>2 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="6">
<![CDATA[
.split4:26 %m_load_2 = load i6 %m_addr_3

]]></Node>
<StgValue><ssdm name="m_load_2"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split4:37 %add_ln24_3 = add i6 %trunc_ln23, i6 48

]]></Node>
<StgValue><ssdm name="add_ln24_3"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="6">
<![CDATA[
.split4:38 %zext_ln24_3 = zext i6 %add_ln24_3

]]></Node>
<StgValue><ssdm name="zext_ln24_3"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:39 %m_addr_4 = getelementptr i32 %m, i64 0, i64 %zext_ln24_3

]]></Node>
<StgValue><ssdm name="m_addr_4"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="6">
<![CDATA[
.split4:40 %m_load_3 = load i6 %m_addr_4

]]></Node>
<StgValue><ssdm name="m_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="7">
<![CDATA[
.split4:1 %zext_ln23 = zext i7 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split4:3 %specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln18"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:4 %specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>4 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="6">
<![CDATA[
.split4:8 %m_load = load i6 %m_addr_1

]]></Node>
<StgValue><ssdm name="m_load"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:9 %lshr_ln = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_load, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="17" op_0_bw="32">
<![CDATA[
.split4:10 %trunc_ln24 = trunc i32 %m_load

]]></Node>
<StgValue><ssdm name="trunc_ln24"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.split4:11 %or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln24, i15 %lshr_ln

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:12 %lshr_ln24_1 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_load, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln24_1"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="19" op_0_bw="32">
<![CDATA[
.split4:13 %trunc_ln24_1 = trunc i32 %m_load

]]></Node>
<StgValue><ssdm name="trunc_ln24_1"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.split4:14 %or_ln24_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln24_1, i13 %lshr_ln24_1

]]></Node>
<StgValue><ssdm name="or_ln24_1"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:15 %lshr_ln24_2 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_load, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln24_2"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="22">
<![CDATA[
.split4:16 %zext_ln24_4 = zext i22 %lshr_ln24_2

]]></Node>
<StgValue><ssdm name="zext_ln24_4"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:17 %xor_ln24 = xor i32 %zext_ln24_4, i32 %or_ln24_1

]]></Node>
<StgValue><ssdm name="xor_ln24"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:18 %xor_ln24_1 = xor i32 %xor_ln24, i32 %or_ln

]]></Node>
<StgValue><ssdm name="xor_ln24_1"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>3 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="6">
<![CDATA[
.split4:22 %m_load_1 = load i6 %m_addr_2

]]></Node>
<StgValue><ssdm name="m_load_1"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>2 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="6">
<![CDATA[
.split4:26 %m_load_2 = load i6 %m_addr_3

]]></Node>
<StgValue><ssdm name="m_load_2"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:27 %lshr_ln24_3 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_load_2, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln24_3"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="32">
<![CDATA[
.split4:28 %trunc_ln24_2 = trunc i32 %m_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln24_2"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
.split4:29 %or_ln24_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln24_2, i25 %lshr_ln24_3

]]></Node>
<StgValue><ssdm name="or_ln24_2"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:30 %lshr_ln24_4 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_load_2, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln24_4"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="18" op_0_bw="32">
<![CDATA[
.split4:31 %trunc_ln24_3 = trunc i32 %m_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln24_3"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
.split4:32 %or_ln24_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln24_3, i14 %lshr_ln24_4

]]></Node>
<StgValue><ssdm name="or_ln24_3"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:33 %lshr_ln24_5 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_load_2, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln24_5"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="29">
<![CDATA[
.split4:34 %zext_ln24_5 = zext i29 %lshr_ln24_5

]]></Node>
<StgValue><ssdm name="zext_ln24_5"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:35 %xor_ln24_2 = xor i32 %zext_ln24_5, i32 %or_ln24_3

]]></Node>
<StgValue><ssdm name="xor_ln24_2"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:36 %xor_ln24_3 = xor i32 %xor_ln24_2, i32 %or_ln24_2

]]></Node>
<StgValue><ssdm name="xor_ln24_3"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="6">
<![CDATA[
.split4:40 %m_load_3 = load i6 %m_addr_4

]]></Node>
<StgValue><ssdm name="m_load_3"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:41 %add_ln24_4 = add i32 %m_load_1, i32 %m_load_3

]]></Node>
<StgValue><ssdm name="add_ln24_4"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:42 %add_ln24_5 = add i32 %xor_ln24_1, i32 %xor_ln24_3

]]></Node>
<StgValue><ssdm name="add_ln24_5"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:43 %add_ln24_6 = add i32 %add_ln24_5, i32 %add_ln24_4

]]></Node>
<StgValue><ssdm name="add_ln24_6"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:44 %m_addr_5 = getelementptr i32 %m, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="m_addr_5"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split4:45 %store_ln24 = store i32 %add_ln24_6, i6 %m_addr_5

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
.split4:46 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:0 %h = alloca i32 1

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:1 %h_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="h_1"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:2 %g = alloca i32 1

]]></Node>
<StgValue><ssdm name="g"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:3 %f = alloca i32 1

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:4 %d = alloca i32 1

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:5 %d_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:6 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:7 %a = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %stateREG

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:8 %br_ln37 = br void

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %i_2 = phi i7 %add_ln37, void %.split2, i7 0, void %._crit_edge

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln37 = add i7 %i_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:10 %icmp_ln37 = icmp_eq  i7 %i_2, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:18 %br_ln37 = br i1 %icmp_ln37, void %.split2, void

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="7">
<![CDATA[
.split2:1 %zext_ln37 = zext i7 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:19 %k_addr = getelementptr i32 %k, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="k_addr"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="6">
<![CDATA[
.split2:20 %k_load = load i6 %k_addr

]]></Node>
<StgValue><ssdm name="k_load"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:21 %m_addr_6 = getelementptr i32 %m, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="m_addr_6"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="6">
<![CDATA[
.split2:22 %m_load_4 = load i6 %m_addr_6

]]></Node>
<StgValue><ssdm name="m_load_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %a_3 = phi i32 %a_2, void %.split2, i32 %a, void %._crit_edge

]]></Node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
:3 %h_load = load i32 %h

]]></Node>
<StgValue><ssdm name="h_load"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
:4 %h_1_load = load i32 %h_1

]]></Node>
<StgValue><ssdm name="h_1_load"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
:5 %g_load = load i32 %g

]]></Node>
<StgValue><ssdm name="g_load"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
:6 %f_load = load i32 %f

]]></Node>
<StgValue><ssdm name="f_load"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
:7 %d_load = load i32 %d

]]></Node>
<StgValue><ssdm name="d_load"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
:8 %d_1_load = load i32 %d_1

]]></Node>
<StgValue><ssdm name="d_1_load"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
:9 %c_load = load i32 %c

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:11 %empty_13 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:12 %store_ln37 = store i32 %a_3, i32 %c

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:13 %store_ln37 = store i32 %c_load, i32 %d_1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:14 %store_ln37 = store i32 %d_1_load, i32 %d

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:15 %store_ln37 = store i32 %f_load, i32 %g

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:16 %store_ln37 = store i32 %g_load, i32 %h_1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:17 %store_ln37 = store i32 %h_1_load, i32 %h

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32">
<![CDATA[
.split2:0 %f_load_1 = load i32 %f

]]></Node>
<StgValue><ssdm name="f_load_1"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split2:2 %specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln18"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:3 %specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:4 %lshr_ln1 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %f_load_1, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="32">
<![CDATA[
.split2:5 %trunc_ln38 = trunc i32 %f_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln38"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.split2:6 %or_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln38, i26 %lshr_ln1

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:7 %lshr_ln38_1 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %f_load_1, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln38_1"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="32">
<![CDATA[
.split2:8 %trunc_ln38_1 = trunc i32 %f_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln38_1"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.split2:9 %or_ln38_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln38_1, i21 %lshr_ln38_1

]]></Node>
<StgValue><ssdm name="or_ln38_1"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:10 %lshr_ln38_2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %f_load_1, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln38_2"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="25" op_0_bw="32">
<![CDATA[
.split2:11 %trunc_ln38_2 = trunc i32 %f_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln38_2"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.split2:12 %or_ln38_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln38_2, i7 %lshr_ln38_2

]]></Node>
<StgValue><ssdm name="or_ln38_2"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:13 %xor_ln38 = xor i32 %or_ln1, i32 %or_ln38_1

]]></Node>
<StgValue><ssdm name="xor_ln38"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:14 %xor_ln38_1 = xor i32 %xor_ln38, i32 %or_ln38_2

]]></Node>
<StgValue><ssdm name="xor_ln38_1"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:15 %and_ln38 = and i32 %g_load, i32 %f_load_1

]]></Node>
<StgValue><ssdm name="and_ln38"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:16 %xor_ln38_2 = xor i32 %f_load_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln38_2"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:17 %and_ln38_1 = and i32 %h_1_load, i32 %xor_ln38_2

]]></Node>
<StgValue><ssdm name="and_ln38_1"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:18 %xor_ln38_3 = xor i32 %and_ln38_1, i32 %and_ln38

]]></Node>
<StgValue><ssdm name="xor_ln38_3"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="6">
<![CDATA[
.split2:20 %k_load = load i6 %k_addr

]]></Node>
<StgValue><ssdm name="k_load"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="6">
<![CDATA[
.split2:22 %m_load_4 = load i6 %m_addr_6

]]></Node>
<StgValue><ssdm name="m_load_4"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:23 %add_ln38 = add i32 %k_load, i32 %m_load_4

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:24 %add_ln38_1 = add i32 %xor_ln38_3, i32 %xor_ln38_1

]]></Node>
<StgValue><ssdm name="add_ln38_1"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:25 %add_ln38_2 = add i32 %add_ln38_1, i32 %h_load

]]></Node>
<StgValue><ssdm name="add_ln38_2"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:26 %t1 = add i32 %add_ln38_2, i32 %add_ln38

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:27 %lshr_ln2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_3, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="2" op_0_bw="32">
<![CDATA[
.split2:28 %trunc_ln39 = trunc i32 %a_3

]]></Node>
<StgValue><ssdm name="trunc_ln39"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.split2:29 %or_ln2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln39, i30 %lshr_ln2

]]></Node>
<StgValue><ssdm name="or_ln2"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:30 %lshr_ln39_1 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_3, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln39_1"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="13" op_0_bw="32">
<![CDATA[
.split2:31 %trunc_ln39_1 = trunc i32 %a_3

]]></Node>
<StgValue><ssdm name="trunc_ln39_1"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.split2:32 %or_ln39_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln39_1, i19 %lshr_ln39_1

]]></Node>
<StgValue><ssdm name="or_ln39_1"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:33 %lshr_ln39_2 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_3, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln39_2"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="22" op_0_bw="32">
<![CDATA[
.split2:34 %trunc_ln39_2 = trunc i32 %a_3

]]></Node>
<StgValue><ssdm name="trunc_ln39_2"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.split2:35 %or_ln39_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln39_2, i10 %lshr_ln39_2

]]></Node>
<StgValue><ssdm name="or_ln39_2"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:36 %xor_ln39 = xor i32 %or_ln2, i32 %or_ln39_1

]]></Node>
<StgValue><ssdm name="xor_ln39"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:37 %xor_ln39_1 = xor i32 %xor_ln39, i32 %or_ln39_2

]]></Node>
<StgValue><ssdm name="xor_ln39_1"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:38 %xor_ln39_2 = xor i32 %d_1_load, i32 %c_load

]]></Node>
<StgValue><ssdm name="xor_ln39_2"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:39 %and_ln39 = and i32 %xor_ln39_2, i32 %a_3

]]></Node>
<StgValue><ssdm name="and_ln39"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:40 %and_ln39_1 = and i32 %d_1_load, i32 %c_load

]]></Node>
<StgValue><ssdm name="and_ln39_1"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:41 %xor_ln39_3 = xor i32 %and_ln39, i32 %and_ln39_1

]]></Node>
<StgValue><ssdm name="xor_ln39_3"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:42 %e = add i32 %t1, i32 %d_load

]]></Node>
<StgValue><ssdm name="e"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:43 %add_ln47 = add i32 %xor_ln39_1, i32 %t1

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:44 %a_2 = add i32 %add_ln47, i32 %xor_ln39_3

]]></Node>
<StgValue><ssdm name="a_2"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split2:45 %store_ln43 = store i32 %e, i32 %f

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
.split2:46 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="170" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln52 = add i32 %a, i32 %a_3

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %write_ln59 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %stateREG, i32 0

]]></Node>
<StgValue><ssdm name="write_ln59"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln66 = br void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %r = phi i3 %add_ln66, void %.split, i3 0, void

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln66 = add i3 %r, i3 1

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %icmp_ln66 = icmp_eq  i3 %r, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty_14 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln66 = br i1 %icmp_ln66, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="2" op_0_bw="3">
<![CDATA[
.split:4 %trunc_ln67 = trunc i3 %r

]]></Node>
<StgValue><ssdm name="trunc_ln67"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.split:5 %shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln67, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:6 %sub_ln67 = sub i5 24, i5 %shl_ln

]]></Node>
<StgValue><ssdm name="sub_ln67"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="5">
<![CDATA[
.split:7 %zext_ln67 = zext i5 %sub_ln67

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:8 %lshr_ln67 = lshr i32 %add_ln52, i32 %zext_ln67

]]></Node>
<StgValue><ssdm name="lshr_ln67"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="32">
<![CDATA[
.split:9 %trunc_ln67_1 = trunc i32 %lshr_ln67

]]></Node>
<StgValue><ssdm name="trunc_ln67_1"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split:12 %xor_ln68 = xor i3 %r, i3 4

]]></Node>
<StgValue><ssdm name="xor_ln68"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="3">
<![CDATA[
.split:13 %zext_ln68 = zext i3 %xor_ln68

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:14 %hash_addr_1 = getelementptr i8 %hash, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="hash_addr_1"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.split:15 %store_ln68 = store i8 0, i5 %hash_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.split:16 %or_ln3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %r

]]></Node>
<StgValue><ssdm name="or_ln3"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="4">
<![CDATA[
.split:17 %zext_ln69 = zext i4 %or_ln3

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:18 %hash_addr_2 = getelementptr i8 %hash, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="hash_addr_2"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.split:19 %store_ln69 = store i8 0, i5 %hash_addr_2

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="3">
<![CDATA[
.split:0 %zext_ln66 = zext i3 %r

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:10 %hash_addr = getelementptr i8 %hash, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="hash_addr"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.split:11 %store_ln67 = store i8 %trunc_ln67_1, i5 %hash_addr

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="4" op_0_bw="3">
<![CDATA[
.split:20 %sext_ln70 = sext i3 %xor_ln68

]]></Node>
<StgValue><ssdm name="sext_ln70"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="4">
<![CDATA[
.split:21 %zext_ln70 = zext i4 %sext_ln70

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:22 %hash_addr_3 = getelementptr i8 %hash, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="hash_addr_3"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split:23 %store_ln70 = store i8 0, i5 %hash_addr_3

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="199" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="5" op_0_bw="3">
<![CDATA[
.split:1 %zext_ln66_1 = zext i3 %r

]]></Node>
<StgValue><ssdm name="zext_ln66_1"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.split:24 %or_ln4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 2, i3 %r

]]></Node>
<StgValue><ssdm name="or_ln4"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="5">
<![CDATA[
.split:25 %zext_ln71 = zext i5 %or_ln4

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:26 %hash_addr_4 = getelementptr i8 %hash, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="hash_addr_4"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.split:27 %store_ln71 = store i8 0, i5 %hash_addr_4

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:28 %add_ln72 = add i5 %zext_ln66_1, i5 20

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="5">
<![CDATA[
.split:29 %zext_ln72 = zext i5 %add_ln72

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:30 %hash_addr_5 = getelementptr i8 %hash, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="hash_addr_5"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.split:31 %store_ln72 = store i8 0, i5 %hash_addr_5

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="208" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:2 %specpipeline_ln61 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln61"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:3 %specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln61"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="5" op_0_bw="4">
<![CDATA[
.split:32 %sext_ln73 = sext i4 %or_ln3

]]></Node>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="5">
<![CDATA[
.split:33 %zext_ln73 = zext i5 %sext_ln73

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:34 %hash_addr_6 = getelementptr i8 %hash, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="hash_addr_6"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split:35 %store_ln73 = store i8 0, i5 %hash_addr_6

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="5" op_0_bw="3">
<![CDATA[
.split:36 %sext_ln74 = sext i3 %xor_ln68

]]></Node>
<StgValue><ssdm name="sext_ln74"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="5">
<![CDATA[
.split:37 %zext_ln74 = zext i5 %sext_ln74

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:38 %hash_addr_7 = getelementptr i8 %hash, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="hash_addr_7"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split:39 %store_ln74 = store i8 0, i5 %hash_addr_7

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
.split:40 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="219" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0">
<![CDATA[
:0 %ret_ln77 = ret

]]></Node>
<StgValue><ssdm name="ret_ln77"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="257" name="stateREG" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="stateREG"/></StgValue>
</port>
<port id="258" name="data" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="data"/></StgValue>
</port>
<port id="259" name="hash" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="hash"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="260" name="k" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="k"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="262" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="261" toId="15">
</dataflow>
<dataflow id="264" from="empty_2" to="spectopmodule_ln0" fromId="263" toId="15">
</dataflow>
<dataflow id="266" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="265" toId="16">
</dataflow>
<dataflow id="267" from="stateREG" to="specbitsmap_ln0" fromId="257" toId="16">
</dataflow>
<dataflow id="269" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="268" toId="17">
</dataflow>
<dataflow id="270" from="stateREG" to="specinterface_ln0" fromId="257" toId="17">
</dataflow>
<dataflow id="272" from="empty" to="specinterface_ln0" fromId="271" toId="17">
</dataflow>
<dataflow id="274" from="StgValue_273" to="specinterface_ln0" fromId="273" toId="17">
</dataflow>
<dataflow id="275" from="StgValue_273" to="specinterface_ln0" fromId="273" toId="17">
</dataflow>
<dataflow id="277" from="empty_0" to="specinterface_ln0" fromId="276" toId="17">
</dataflow>
<dataflow id="278" from="StgValue_273" to="specinterface_ln0" fromId="273" toId="17">
</dataflow>
<dataflow id="279" from="StgValue_273" to="specinterface_ln0" fromId="273" toId="17">
</dataflow>
<dataflow id="280" from="empty_0" to="specinterface_ln0" fromId="276" toId="17">
</dataflow>
<dataflow id="281" from="empty_0" to="specinterface_ln0" fromId="276" toId="17">
</dataflow>
<dataflow id="282" from="empty_0" to="specinterface_ln0" fromId="276" toId="17">
</dataflow>
<dataflow id="283" from="StgValue_273" to="specinterface_ln0" fromId="273" toId="17">
</dataflow>
<dataflow id="284" from="StgValue_273" to="specinterface_ln0" fromId="273" toId="17">
</dataflow>
<dataflow id="285" from="StgValue_273" to="specinterface_ln0" fromId="273" toId="17">
</dataflow>
<dataflow id="286" from="StgValue_273" to="specinterface_ln0" fromId="273" toId="17">
</dataflow>
<dataflow id="287" from="empty_0" to="specinterface_ln0" fromId="276" toId="17">
</dataflow>
<dataflow id="288" from="empty_0" to="specinterface_ln0" fromId="276" toId="17">
</dataflow>
<dataflow id="289" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="265" toId="18">
</dataflow>
<dataflow id="290" from="data" to="specbitsmap_ln0" fromId="258" toId="18">
</dataflow>
<dataflow id="291" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="268" toId="19">
</dataflow>
<dataflow id="292" from="data" to="specinterface_ln0" fromId="258" toId="19">
</dataflow>
<dataflow id="293" from="empty" to="specinterface_ln0" fromId="271" toId="19">
</dataflow>
<dataflow id="294" from="StgValue_273" to="specinterface_ln0" fromId="273" toId="19">
</dataflow>
<dataflow id="295" from="StgValue_273" to="specinterface_ln0" fromId="273" toId="19">
</dataflow>
<dataflow id="296" from="empty_0" to="specinterface_ln0" fromId="276" toId="19">
</dataflow>
<dataflow id="297" from="StgValue_273" to="specinterface_ln0" fromId="273" toId="19">
</dataflow>
<dataflow id="298" from="StgValue_273" to="specinterface_ln0" fromId="273" toId="19">
</dataflow>
<dataflow id="299" from="empty_0" to="specinterface_ln0" fromId="276" toId="19">
</dataflow>
<dataflow id="300" from="empty_0" to="specinterface_ln0" fromId="276" toId="19">
</dataflow>
<dataflow id="301" from="empty_0" to="specinterface_ln0" fromId="276" toId="19">
</dataflow>
<dataflow id="302" from="StgValue_273" to="specinterface_ln0" fromId="273" toId="19">
</dataflow>
<dataflow id="303" from="StgValue_273" to="specinterface_ln0" fromId="273" toId="19">
</dataflow>
<dataflow id="304" from="StgValue_273" to="specinterface_ln0" fromId="273" toId="19">
</dataflow>
<dataflow id="305" from="StgValue_273" to="specinterface_ln0" fromId="273" toId="19">
</dataflow>
<dataflow id="306" from="empty_0" to="specinterface_ln0" fromId="276" toId="19">
</dataflow>
<dataflow id="307" from="empty_0" to="specinterface_ln0" fromId="276" toId="19">
</dataflow>
<dataflow id="308" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="268" toId="20">
</dataflow>
<dataflow id="309" from="hash" to="specinterface_ln0" fromId="259" toId="20">
</dataflow>
<dataflow id="311" from="empty_1" to="specinterface_ln0" fromId="310" toId="20">
</dataflow>
<dataflow id="312" from="StgValue_273" to="specinterface_ln0" fromId="273" toId="20">
</dataflow>
<dataflow id="313" from="StgValue_273" to="specinterface_ln0" fromId="273" toId="20">
</dataflow>
<dataflow id="314" from="empty_0" to="specinterface_ln0" fromId="276" toId="20">
</dataflow>
<dataflow id="316" from="StgValue_315" to="specinterface_ln0" fromId="315" toId="20">
</dataflow>
<dataflow id="317" from="StgValue_273" to="specinterface_ln0" fromId="273" toId="20">
</dataflow>
<dataflow id="318" from="empty_0" to="specinterface_ln0" fromId="276" toId="20">
</dataflow>
<dataflow id="319" from="empty_0" to="specinterface_ln0" fromId="276" toId="20">
</dataflow>
<dataflow id="320" from="empty_0" to="specinterface_ln0" fromId="276" toId="20">
</dataflow>
<dataflow id="321" from="StgValue_273" to="specinterface_ln0" fromId="273" toId="20">
</dataflow>
<dataflow id="322" from="StgValue_273" to="specinterface_ln0" fromId="273" toId="20">
</dataflow>
<dataflow id="323" from="StgValue_273" to="specinterface_ln0" fromId="273" toId="20">
</dataflow>
<dataflow id="324" from="StgValue_273" to="specinterface_ln0" fromId="273" toId="20">
</dataflow>
<dataflow id="325" from="empty_0" to="specinterface_ln0" fromId="276" toId="20">
</dataflow>
<dataflow id="326" from="empty_0" to="specinterface_ln0" fromId="276" toId="20">
</dataflow>
<dataflow id="327" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="265" toId="21">
</dataflow>
<dataflow id="328" from="hash" to="specbitsmap_ln0" fromId="259" toId="21">
</dataflow>
<dataflow id="330" from="StgValue_329" to="m" fromId="329" toId="22">
</dataflow>
<dataflow id="332" from="_ssdm_op_Read.ap_auto.i8P0A" to="data_read" fromId="331" toId="23">
</dataflow>
<dataflow id="333" from="data" to="data_read" fromId="258" toId="23">
</dataflow>
<dataflow id="335" from="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8" to="or_ln22_1" fromId="334" toId="24">
</dataflow>
<dataflow id="336" from="data_read" to="or_ln22_1" fromId="23" toId="24">
</dataflow>
<dataflow id="337" from="data_read" to="or_ln22_1" fromId="23" toId="24">
</dataflow>
<dataflow id="338" from="data_read" to="or_ln22_1" fromId="23" toId="24">
</dataflow>
<dataflow id="339" from="data_read" to="or_ln22_1" fromId="23" toId="24">
</dataflow>
<dataflow id="340" from="add_ln20" to="i" fromId="27" toId="26">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="341" from="br_ln0" to="i" fromId="36" toId="26">
<BackEdge/>
</dataflow>
<dataflow id="343" from="StgValue_342" to="i" fromId="342" toId="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="344" from="br_ln20" to="i" fromId="25" toId="26">
</dataflow>
<dataflow id="345" from="i" to="add_ln20" fromId="26" toId="27">
</dataflow>
<dataflow id="347" from="StgValue_346" to="add_ln20" fromId="346" toId="27">
</dataflow>
<dataflow id="348" from="i" to="icmp_ln20" fromId="26" toId="28">
</dataflow>
<dataflow id="350" from="StgValue_349" to="icmp_ln20" fromId="349" toId="28">
</dataflow>
<dataflow id="352" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="351" toId="29">
</dataflow>
<dataflow id="354" from="StgValue_353" to="empty" fromId="353" toId="29">
</dataflow>
<dataflow id="355" from="StgValue_353" to="empty" fromId="353" toId="29">
</dataflow>
<dataflow id="356" from="StgValue_353" to="empty" fromId="353" toId="29">
</dataflow>
<dataflow id="357" from="icmp_ln20" to="br_ln20" fromId="28" toId="30">
</dataflow>
<dataflow id="358" from="i" to="zext_ln20" fromId="26" toId="31">
</dataflow>
<dataflow id="360" from="_ssdm_op_SpecPipeline" to="specpipeline_ln18" fromId="359" toId="32">
</dataflow>
<dataflow id="361" from="StgValue_315" to="specpipeline_ln18" fromId="315" toId="32">
</dataflow>
<dataflow id="362" from="StgValue_273" to="specpipeline_ln18" fromId="273" toId="32">
</dataflow>
<dataflow id="363" from="StgValue_273" to="specpipeline_ln18" fromId="273" toId="32">
</dataflow>
<dataflow id="364" from="StgValue_273" to="specpipeline_ln18" fromId="273" toId="32">
</dataflow>
<dataflow id="365" from="empty_0" to="specpipeline_ln18" fromId="276" toId="32">
</dataflow>
<dataflow id="367" from="_ssdm_op_SpecLoopName" to="specloopname_ln18" fromId="366" toId="33">
</dataflow>
<dataflow id="369" from="empty_6" to="specloopname_ln18" fromId="368" toId="33">
</dataflow>
<dataflow id="370" from="m" to="m_addr" fromId="22" toId="34">
</dataflow>
<dataflow id="372" from="StgValue_371" to="m_addr" fromId="371" toId="34">
</dataflow>
<dataflow id="373" from="zext_ln20" to="m_addr" fromId="31" toId="34">
</dataflow>
<dataflow id="374" from="or_ln22_1" to="store_ln22" fromId="24" toId="35">
</dataflow>
<dataflow id="375" from="m_addr" to="store_ln22" fromId="34" toId="35">
</dataflow>
<dataflow id="376" from="add_ln23" to="i_1" fromId="42" toId="38">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="377" from="br_ln0" to="i_1" fromId="92" toId="38">
<BackEdge/>
</dataflow>
<dataflow id="379" from="StgValue_378" to="i_1" fromId="378" toId="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="380" from="br_ln23" to="i_1" fromId="37" toId="38">
</dataflow>
<dataflow id="381" from="i_1" to="icmp_ln23" fromId="38" toId="39">
</dataflow>
<dataflow id="383" from="StgValue_382" to="icmp_ln23" fromId="382" toId="39">
</dataflow>
<dataflow id="384" from="_ssdm_op_SpecLoopTripCount" to="empty_12" fromId="351" toId="40">
</dataflow>
<dataflow id="386" from="StgValue_385" to="empty_12" fromId="385" toId="40">
</dataflow>
<dataflow id="387" from="StgValue_385" to="empty_12" fromId="385" toId="40">
</dataflow>
<dataflow id="388" from="StgValue_385" to="empty_12" fromId="385" toId="40">
</dataflow>
<dataflow id="389" from="icmp_ln23" to="br_ln23" fromId="39" toId="41">
</dataflow>
<dataflow id="390" from="i_1" to="add_ln23" fromId="38" toId="42">
</dataflow>
<dataflow id="392" from="StgValue_391" to="add_ln23" fromId="391" toId="42">
</dataflow>
<dataflow id="393" from="i_1" to="trunc_ln23" fromId="38" toId="43">
</dataflow>
<dataflow id="394" from="trunc_ln23" to="add_ln24" fromId="43" toId="44">
</dataflow>
<dataflow id="396" from="StgValue_395" to="add_ln24" fromId="395" toId="44">
</dataflow>
<dataflow id="397" from="add_ln24" to="zext_ln24" fromId="44" toId="45">
</dataflow>
<dataflow id="398" from="m" to="m_addr_1" fromId="22" toId="46">
</dataflow>
<dataflow id="399" from="StgValue_371" to="m_addr_1" fromId="371" toId="46">
</dataflow>
<dataflow id="400" from="zext_ln24" to="m_addr_1" fromId="45" toId="46">
</dataflow>
<dataflow id="401" from="m_addr_1" to="m_load" fromId="46" toId="47">
</dataflow>
<dataflow id="402" from="trunc_ln23" to="add_ln24_1" fromId="43" toId="48">
</dataflow>
<dataflow id="404" from="StgValue_403" to="add_ln24_1" fromId="403" toId="48">
</dataflow>
<dataflow id="405" from="add_ln24_1" to="zext_ln24_1" fromId="48" toId="49">
</dataflow>
<dataflow id="406" from="m" to="m_addr_2" fromId="22" toId="50">
</dataflow>
<dataflow id="407" from="StgValue_371" to="m_addr_2" fromId="371" toId="50">
</dataflow>
<dataflow id="408" from="zext_ln24_1" to="m_addr_2" fromId="49" toId="50">
</dataflow>
<dataflow id="409" from="m_addr_2" to="m_load_1" fromId="50" toId="51">
</dataflow>
<dataflow id="410" from="trunc_ln23" to="add_ln24_2" fromId="43" toId="52">
</dataflow>
<dataflow id="412" from="StgValue_411" to="add_ln24_2" fromId="411" toId="52">
</dataflow>
<dataflow id="413" from="add_ln24_2" to="zext_ln24_2" fromId="52" toId="53">
</dataflow>
<dataflow id="414" from="m" to="m_addr_3" fromId="22" toId="54">
</dataflow>
<dataflow id="415" from="StgValue_371" to="m_addr_3" fromId="371" toId="54">
</dataflow>
<dataflow id="416" from="zext_ln24_2" to="m_addr_3" fromId="53" toId="54">
</dataflow>
<dataflow id="417" from="m_addr_3" to="m_load_2" fromId="54" toId="55">
</dataflow>
<dataflow id="418" from="trunc_ln23" to="add_ln24_3" fromId="43" toId="56">
</dataflow>
<dataflow id="420" from="StgValue_419" to="add_ln24_3" fromId="419" toId="56">
</dataflow>
<dataflow id="421" from="add_ln24_3" to="zext_ln24_3" fromId="56" toId="57">
</dataflow>
<dataflow id="422" from="m" to="m_addr_4" fromId="22" toId="58">
</dataflow>
<dataflow id="423" from="StgValue_371" to="m_addr_4" fromId="371" toId="58">
</dataflow>
<dataflow id="424" from="zext_ln24_3" to="m_addr_4" fromId="57" toId="58">
</dataflow>
<dataflow id="425" from="m_addr_4" to="m_load_3" fromId="58" toId="59">
</dataflow>
<dataflow id="426" from="i_1" to="zext_ln23" fromId="38" toId="60">
</dataflow>
<dataflow id="427" from="_ssdm_op_SpecPipeline" to="specpipeline_ln18" fromId="359" toId="61">
</dataflow>
<dataflow id="428" from="StgValue_315" to="specpipeline_ln18" fromId="315" toId="61">
</dataflow>
<dataflow id="429" from="StgValue_273" to="specpipeline_ln18" fromId="273" toId="61">
</dataflow>
<dataflow id="430" from="StgValue_273" to="specpipeline_ln18" fromId="273" toId="61">
</dataflow>
<dataflow id="431" from="StgValue_273" to="specpipeline_ln18" fromId="273" toId="61">
</dataflow>
<dataflow id="432" from="empty_0" to="specpipeline_ln18" fromId="276" toId="61">
</dataflow>
<dataflow id="433" from="_ssdm_op_SpecLoopName" to="specloopname_ln18" fromId="366" toId="62">
</dataflow>
<dataflow id="435" from="empty_5" to="specloopname_ln18" fromId="434" toId="62">
</dataflow>
<dataflow id="436" from="m_addr_1" to="m_load" fromId="46" toId="63">
</dataflow>
<dataflow id="438" from="_ssdm_op_PartSelect.i15.i32.i32.i32" to="lshr_ln" fromId="437" toId="64">
</dataflow>
<dataflow id="439" from="m_load" to="lshr_ln" fromId="63" toId="64">
</dataflow>
<dataflow id="441" from="StgValue_440" to="lshr_ln" fromId="440" toId="64">
</dataflow>
<dataflow id="443" from="StgValue_442" to="lshr_ln" fromId="442" toId="64">
</dataflow>
<dataflow id="444" from="m_load" to="trunc_ln24" fromId="63" toId="65">
</dataflow>
<dataflow id="446" from="_ssdm_op_BitConcatenate.i32.i17.i15" to="or_ln" fromId="445" toId="66">
</dataflow>
<dataflow id="447" from="trunc_ln24" to="or_ln" fromId="65" toId="66">
</dataflow>
<dataflow id="448" from="lshr_ln" to="or_ln" fromId="64" toId="66">
</dataflow>
<dataflow id="450" from="_ssdm_op_PartSelect.i13.i32.i32.i32" to="lshr_ln24_1" fromId="449" toId="67">
</dataflow>
<dataflow id="451" from="m_load" to="lshr_ln24_1" fromId="63" toId="67">
</dataflow>
<dataflow id="453" from="StgValue_452" to="lshr_ln24_1" fromId="452" toId="67">
</dataflow>
<dataflow id="454" from="StgValue_442" to="lshr_ln24_1" fromId="442" toId="67">
</dataflow>
<dataflow id="455" from="m_load" to="trunc_ln24_1" fromId="63" toId="68">
</dataflow>
<dataflow id="457" from="_ssdm_op_BitConcatenate.i32.i19.i13" to="or_ln24_1" fromId="456" toId="69">
</dataflow>
<dataflow id="458" from="trunc_ln24_1" to="or_ln24_1" fromId="68" toId="69">
</dataflow>
<dataflow id="459" from="lshr_ln24_1" to="or_ln24_1" fromId="67" toId="69">
</dataflow>
<dataflow id="461" from="_ssdm_op_PartSelect.i22.i32.i32.i32" to="lshr_ln24_2" fromId="460" toId="70">
</dataflow>
<dataflow id="462" from="m_load" to="lshr_ln24_2" fromId="63" toId="70">
</dataflow>
<dataflow id="464" from="StgValue_463" to="lshr_ln24_2" fromId="463" toId="70">
</dataflow>
<dataflow id="465" from="StgValue_442" to="lshr_ln24_2" fromId="442" toId="70">
</dataflow>
<dataflow id="466" from="lshr_ln24_2" to="zext_ln24_4" fromId="70" toId="71">
</dataflow>
<dataflow id="467" from="zext_ln24_4" to="xor_ln24" fromId="71" toId="72">
</dataflow>
<dataflow id="468" from="or_ln24_1" to="xor_ln24" fromId="69" toId="72">
</dataflow>
<dataflow id="469" from="xor_ln24" to="xor_ln24_1" fromId="72" toId="73">
</dataflow>
<dataflow id="470" from="or_ln" to="xor_ln24_1" fromId="66" toId="73">
</dataflow>
<dataflow id="471" from="m_addr_2" to="m_load_1" fromId="50" toId="74">
</dataflow>
<dataflow id="472" from="m_addr_3" to="m_load_2" fromId="54" toId="75">
</dataflow>
<dataflow id="474" from="_ssdm_op_PartSelect.i25.i32.i32.i32" to="lshr_ln24_3" fromId="473" toId="76">
</dataflow>
<dataflow id="475" from="m_load_2" to="lshr_ln24_3" fromId="75" toId="76">
</dataflow>
<dataflow id="477" from="StgValue_476" to="lshr_ln24_3" fromId="476" toId="76">
</dataflow>
<dataflow id="478" from="StgValue_442" to="lshr_ln24_3" fromId="442" toId="76">
</dataflow>
<dataflow id="479" from="m_load_2" to="trunc_ln24_2" fromId="75" toId="77">
</dataflow>
<dataflow id="481" from="_ssdm_op_BitConcatenate.i32.i7.i25" to="or_ln24_2" fromId="480" toId="78">
</dataflow>
<dataflow id="482" from="trunc_ln24_2" to="or_ln24_2" fromId="77" toId="78">
</dataflow>
<dataflow id="483" from="lshr_ln24_3" to="or_ln24_2" fromId="76" toId="78">
</dataflow>
<dataflow id="485" from="_ssdm_op_PartSelect.i14.i32.i32.i32" to="lshr_ln24_4" fromId="484" toId="79">
</dataflow>
<dataflow id="486" from="m_load_2" to="lshr_ln24_4" fromId="75" toId="79">
</dataflow>
<dataflow id="488" from="StgValue_487" to="lshr_ln24_4" fromId="487" toId="79">
</dataflow>
<dataflow id="489" from="StgValue_442" to="lshr_ln24_4" fromId="442" toId="79">
</dataflow>
<dataflow id="490" from="m_load_2" to="trunc_ln24_3" fromId="75" toId="80">
</dataflow>
<dataflow id="492" from="_ssdm_op_BitConcatenate.i32.i18.i14" to="or_ln24_3" fromId="491" toId="81">
</dataflow>
<dataflow id="493" from="trunc_ln24_3" to="or_ln24_3" fromId="80" toId="81">
</dataflow>
<dataflow id="494" from="lshr_ln24_4" to="or_ln24_3" fromId="79" toId="81">
</dataflow>
<dataflow id="496" from="_ssdm_op_PartSelect.i29.i32.i32.i32" to="lshr_ln24_5" fromId="495" toId="82">
</dataflow>
<dataflow id="497" from="m_load_2" to="lshr_ln24_5" fromId="75" toId="82">
</dataflow>
<dataflow id="499" from="StgValue_498" to="lshr_ln24_5" fromId="498" toId="82">
</dataflow>
<dataflow id="500" from="StgValue_442" to="lshr_ln24_5" fromId="442" toId="82">
</dataflow>
<dataflow id="501" from="lshr_ln24_5" to="zext_ln24_5" fromId="82" toId="83">
</dataflow>
<dataflow id="502" from="zext_ln24_5" to="xor_ln24_2" fromId="83" toId="84">
</dataflow>
<dataflow id="503" from="or_ln24_3" to="xor_ln24_2" fromId="81" toId="84">
</dataflow>
<dataflow id="504" from="xor_ln24_2" to="xor_ln24_3" fromId="84" toId="85">
</dataflow>
<dataflow id="505" from="or_ln24_2" to="xor_ln24_3" fromId="78" toId="85">
</dataflow>
<dataflow id="506" from="m_addr_4" to="m_load_3" fromId="58" toId="86">
</dataflow>
<dataflow id="507" from="m_load_1" to="add_ln24_4" fromId="74" toId="87">
</dataflow>
<dataflow id="508" from="m_load_3" to="add_ln24_4" fromId="86" toId="87">
</dataflow>
<dataflow id="509" from="xor_ln24_1" to="add_ln24_5" fromId="73" toId="88">
</dataflow>
<dataflow id="510" from="xor_ln24_3" to="add_ln24_5" fromId="85" toId="88">
</dataflow>
<dataflow id="511" from="add_ln24_5" to="add_ln24_6" fromId="88" toId="89">
</dataflow>
<dataflow id="512" from="add_ln24_4" to="add_ln24_6" fromId="87" toId="89">
</dataflow>
<dataflow id="513" from="m" to="m_addr_5" fromId="22" toId="90">
</dataflow>
<dataflow id="514" from="StgValue_371" to="m_addr_5" fromId="371" toId="90">
</dataflow>
<dataflow id="515" from="zext_ln23" to="m_addr_5" fromId="60" toId="90">
</dataflow>
<dataflow id="516" from="add_ln24_6" to="store_ln24" fromId="89" toId="91">
</dataflow>
<dataflow id="517" from="m_addr_5" to="store_ln24" fromId="90" toId="91">
</dataflow>
<dataflow id="519" from="StgValue_518" to="h" fromId="518" toId="93">
</dataflow>
<dataflow id="520" from="StgValue_518" to="h_1" fromId="518" toId="94">
</dataflow>
<dataflow id="521" from="StgValue_518" to="g" fromId="518" toId="95">
</dataflow>
<dataflow id="522" from="StgValue_518" to="f" fromId="518" toId="96">
</dataflow>
<dataflow id="523" from="StgValue_518" to="d" fromId="518" toId="97">
</dataflow>
<dataflow id="524" from="StgValue_518" to="d_1" fromId="518" toId="98">
</dataflow>
<dataflow id="525" from="StgValue_518" to="c" fromId="518" toId="99">
</dataflow>
<dataflow id="527" from="_ssdm_op_Read.ap_auto.i32P0A" to="a" fromId="526" toId="100">
</dataflow>
<dataflow id="528" from="stateREG" to="a" fromId="257" toId="100">
</dataflow>
<dataflow id="529" from="add_ln37" to="i_2" fromId="103" toId="102">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="530" from="br_ln0" to="i_2" fromId="169" toId="102">
<BackEdge/>
</dataflow>
<dataflow id="532" from="StgValue_531" to="i_2" fromId="531" toId="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="533" from="br_ln37" to="i_2" fromId="101" toId="102">
</dataflow>
<dataflow id="534" from="i_2" to="add_ln37" fromId="102" toId="103">
</dataflow>
<dataflow id="535" from="StgValue_391" to="add_ln37" fromId="391" toId="103">
</dataflow>
<dataflow id="536" from="i_2" to="icmp_ln37" fromId="102" toId="104">
</dataflow>
<dataflow id="537" from="StgValue_382" to="icmp_ln37" fromId="382" toId="104">
</dataflow>
<dataflow id="538" from="icmp_ln37" to="br_ln37" fromId="104" toId="105">
</dataflow>
<dataflow id="539" from="i_2" to="zext_ln37" fromId="102" toId="106">
</dataflow>
<dataflow id="540" from="k" to="k_addr" fromId="260" toId="107">
</dataflow>
<dataflow id="541" from="StgValue_371" to="k_addr" fromId="371" toId="107">
</dataflow>
<dataflow id="542" from="zext_ln37" to="k_addr" fromId="106" toId="107">
</dataflow>
<dataflow id="543" from="k_addr" to="k_load" fromId="107" toId="108">
</dataflow>
<dataflow id="544" from="m" to="m_addr_6" fromId="22" toId="109">
</dataflow>
<dataflow id="545" from="StgValue_371" to="m_addr_6" fromId="371" toId="109">
</dataflow>
<dataflow id="546" from="zext_ln37" to="m_addr_6" fromId="106" toId="109">
</dataflow>
<dataflow id="547" from="m_addr_6" to="m_load_4" fromId="109" toId="110">
</dataflow>
<dataflow id="548" from="a_2" to="a_3" fromId="167" toId="111">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="549" from="br_ln0" to="a_3" fromId="169" toId="111">
<BackEdge/>
</dataflow>
<dataflow id="550" from="a" to="a_3" fromId="100" toId="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="551" from="br_ln37" to="a_3" fromId="101" toId="111">
</dataflow>
<dataflow id="552" from="h" to="h_load" fromId="93" toId="112">
</dataflow>
<dataflow id="553" from="h_1" to="h_1_load" fromId="94" toId="113">
</dataflow>
<dataflow id="554" from="g" to="g_load" fromId="95" toId="114">
</dataflow>
<dataflow id="555" from="f" to="f_load" fromId="96" toId="115">
</dataflow>
<dataflow id="556" from="d" to="d_load" fromId="97" toId="116">
</dataflow>
<dataflow id="557" from="d_1" to="d_1_load" fromId="98" toId="117">
</dataflow>
<dataflow id="558" from="c" to="c_load" fromId="99" toId="118">
</dataflow>
<dataflow id="559" from="_ssdm_op_SpecLoopTripCount" to="empty_13" fromId="351" toId="119">
</dataflow>
<dataflow id="561" from="StgValue_560" to="empty_13" fromId="560" toId="119">
</dataflow>
<dataflow id="562" from="StgValue_560" to="empty_13" fromId="560" toId="119">
</dataflow>
<dataflow id="563" from="StgValue_560" to="empty_13" fromId="560" toId="119">
</dataflow>
<dataflow id="564" from="a_3" to="store_ln37" fromId="111" toId="120">
</dataflow>
<dataflow id="565" from="c" to="store_ln37" fromId="99" toId="120">
</dataflow>
<dataflow id="566" from="c_load" to="store_ln37" fromId="118" toId="121">
</dataflow>
<dataflow id="567" from="d_1" to="store_ln37" fromId="98" toId="121">
</dataflow>
<dataflow id="568" from="d_1_load" to="store_ln37" fromId="117" toId="122">
</dataflow>
<dataflow id="569" from="d" to="store_ln37" fromId="97" toId="122">
</dataflow>
<dataflow id="570" from="f_load" to="store_ln37" fromId="115" toId="123">
</dataflow>
<dataflow id="571" from="g" to="store_ln37" fromId="95" toId="123">
</dataflow>
<dataflow id="572" from="g_load" to="store_ln37" fromId="114" toId="124">
</dataflow>
<dataflow id="573" from="h_1" to="store_ln37" fromId="94" toId="124">
</dataflow>
<dataflow id="574" from="h_1_load" to="store_ln37" fromId="113" toId="125">
</dataflow>
<dataflow id="575" from="h" to="store_ln37" fromId="93" toId="125">
</dataflow>
<dataflow id="576" from="f" to="f_load_1" fromId="96" toId="126">
</dataflow>
<dataflow id="577" from="_ssdm_op_SpecPipeline" to="specpipeline_ln18" fromId="359" toId="127">
</dataflow>
<dataflow id="578" from="StgValue_315" to="specpipeline_ln18" fromId="315" toId="127">
</dataflow>
<dataflow id="579" from="StgValue_273" to="specpipeline_ln18" fromId="273" toId="127">
</dataflow>
<dataflow id="580" from="StgValue_273" to="specpipeline_ln18" fromId="273" toId="127">
</dataflow>
<dataflow id="581" from="StgValue_273" to="specpipeline_ln18" fromId="273" toId="127">
</dataflow>
<dataflow id="582" from="empty_0" to="specpipeline_ln18" fromId="276" toId="127">
</dataflow>
<dataflow id="583" from="_ssdm_op_SpecLoopName" to="specloopname_ln18" fromId="366" toId="128">
</dataflow>
<dataflow id="585" from="empty_4" to="specloopname_ln18" fromId="584" toId="128">
</dataflow>
<dataflow id="587" from="_ssdm_op_PartSelect.i26.i32.i32.i32" to="lshr_ln1" fromId="586" toId="129">
</dataflow>
<dataflow id="588" from="f_load_1" to="lshr_ln1" fromId="126" toId="129">
</dataflow>
<dataflow id="590" from="StgValue_589" to="lshr_ln1" fromId="589" toId="129">
</dataflow>
<dataflow id="591" from="StgValue_442" to="lshr_ln1" fromId="442" toId="129">
</dataflow>
<dataflow id="592" from="f_load_1" to="trunc_ln38" fromId="126" toId="130">
</dataflow>
<dataflow id="594" from="_ssdm_op_BitConcatenate.i32.i6.i26" to="or_ln1" fromId="593" toId="131">
</dataflow>
<dataflow id="595" from="trunc_ln38" to="or_ln1" fromId="130" toId="131">
</dataflow>
<dataflow id="596" from="lshr_ln1" to="or_ln1" fromId="129" toId="131">
</dataflow>
<dataflow id="598" from="_ssdm_op_PartSelect.i21.i32.i32.i32" to="lshr_ln38_1" fromId="597" toId="132">
</dataflow>
<dataflow id="599" from="f_load_1" to="lshr_ln38_1" fromId="126" toId="132">
</dataflow>
<dataflow id="601" from="StgValue_600" to="lshr_ln38_1" fromId="600" toId="132">
</dataflow>
<dataflow id="602" from="StgValue_442" to="lshr_ln38_1" fromId="442" toId="132">
</dataflow>
<dataflow id="603" from="f_load_1" to="trunc_ln38_1" fromId="126" toId="133">
</dataflow>
<dataflow id="605" from="_ssdm_op_BitConcatenate.i32.i11.i21" to="or_ln38_1" fromId="604" toId="134">
</dataflow>
<dataflow id="606" from="trunc_ln38_1" to="or_ln38_1" fromId="133" toId="134">
</dataflow>
<dataflow id="607" from="lshr_ln38_1" to="or_ln38_1" fromId="132" toId="134">
</dataflow>
<dataflow id="609" from="_ssdm_op_PartSelect.i7.i32.i32.i32" to="lshr_ln38_2" fromId="608" toId="135">
</dataflow>
<dataflow id="610" from="f_load_1" to="lshr_ln38_2" fromId="126" toId="135">
</dataflow>
<dataflow id="612" from="StgValue_611" to="lshr_ln38_2" fromId="611" toId="135">
</dataflow>
<dataflow id="613" from="StgValue_442" to="lshr_ln38_2" fromId="442" toId="135">
</dataflow>
<dataflow id="614" from="f_load_1" to="trunc_ln38_2" fromId="126" toId="136">
</dataflow>
<dataflow id="616" from="_ssdm_op_BitConcatenate.i32.i25.i7" to="or_ln38_2" fromId="615" toId="137">
</dataflow>
<dataflow id="617" from="trunc_ln38_2" to="or_ln38_2" fromId="136" toId="137">
</dataflow>
<dataflow id="618" from="lshr_ln38_2" to="or_ln38_2" fromId="135" toId="137">
</dataflow>
<dataflow id="619" from="or_ln1" to="xor_ln38" fromId="131" toId="138">
</dataflow>
<dataflow id="620" from="or_ln38_1" to="xor_ln38" fromId="134" toId="138">
</dataflow>
<dataflow id="621" from="xor_ln38" to="xor_ln38_1" fromId="138" toId="139">
</dataflow>
<dataflow id="622" from="or_ln38_2" to="xor_ln38_1" fromId="137" toId="139">
</dataflow>
<dataflow id="623" from="g_load" to="and_ln38" fromId="114" toId="140">
</dataflow>
<dataflow id="624" from="f_load_1" to="and_ln38" fromId="126" toId="140">
</dataflow>
<dataflow id="625" from="f_load_1" to="xor_ln38_2" fromId="126" toId="141">
</dataflow>
<dataflow id="626" from="StgValue_315" to="xor_ln38_2" fromId="315" toId="141">
</dataflow>
<dataflow id="627" from="h_1_load" to="and_ln38_1" fromId="113" toId="142">
</dataflow>
<dataflow id="628" from="xor_ln38_2" to="and_ln38_1" fromId="141" toId="142">
</dataflow>
<dataflow id="629" from="and_ln38_1" to="xor_ln38_3" fromId="142" toId="143">
</dataflow>
<dataflow id="630" from="and_ln38" to="xor_ln38_3" fromId="140" toId="143">
</dataflow>
<dataflow id="631" from="k_addr" to="k_load" fromId="107" toId="144">
</dataflow>
<dataflow id="632" from="m_addr_6" to="m_load_4" fromId="109" toId="145">
</dataflow>
<dataflow id="633" from="k_load" to="add_ln38" fromId="144" toId="146">
</dataflow>
<dataflow id="634" from="m_load_4" to="add_ln38" fromId="145" toId="146">
</dataflow>
<dataflow id="635" from="xor_ln38_3" to="add_ln38_1" fromId="143" toId="147">
</dataflow>
<dataflow id="636" from="xor_ln38_1" to="add_ln38_1" fromId="139" toId="147">
</dataflow>
<dataflow id="637" from="add_ln38_1" to="add_ln38_2" fromId="147" toId="148">
</dataflow>
<dataflow id="638" from="h_load" to="add_ln38_2" fromId="112" toId="148">
</dataflow>
<dataflow id="639" from="add_ln38_2" to="t1" fromId="148" toId="149">
</dataflow>
<dataflow id="640" from="add_ln38" to="t1" fromId="146" toId="149">
</dataflow>
<dataflow id="642" from="_ssdm_op_PartSelect.i30.i32.i32.i32" to="lshr_ln2" fromId="641" toId="150">
</dataflow>
<dataflow id="643" from="a_3" to="lshr_ln2" fromId="111" toId="150">
</dataflow>
<dataflow id="645" from="StgValue_644" to="lshr_ln2" fromId="644" toId="150">
</dataflow>
<dataflow id="646" from="StgValue_442" to="lshr_ln2" fromId="442" toId="150">
</dataflow>
<dataflow id="647" from="a_3" to="trunc_ln39" fromId="111" toId="151">
</dataflow>
<dataflow id="649" from="_ssdm_op_BitConcatenate.i32.i2.i30" to="or_ln2" fromId="648" toId="152">
</dataflow>
<dataflow id="650" from="trunc_ln39" to="or_ln2" fromId="151" toId="152">
</dataflow>
<dataflow id="651" from="lshr_ln2" to="or_ln2" fromId="150" toId="152">
</dataflow>
<dataflow id="653" from="_ssdm_op_PartSelect.i19.i32.i32.i32" to="lshr_ln39_1" fromId="652" toId="153">
</dataflow>
<dataflow id="654" from="a_3" to="lshr_ln39_1" fromId="111" toId="153">
</dataflow>
<dataflow id="656" from="StgValue_655" to="lshr_ln39_1" fromId="655" toId="153">
</dataflow>
<dataflow id="657" from="StgValue_442" to="lshr_ln39_1" fromId="442" toId="153">
</dataflow>
<dataflow id="658" from="a_3" to="trunc_ln39_1" fromId="111" toId="154">
</dataflow>
<dataflow id="660" from="_ssdm_op_BitConcatenate.i32.i13.i19" to="or_ln39_1" fromId="659" toId="155">
</dataflow>
<dataflow id="661" from="trunc_ln39_1" to="or_ln39_1" fromId="154" toId="155">
</dataflow>
<dataflow id="662" from="lshr_ln39_1" to="or_ln39_1" fromId="153" toId="155">
</dataflow>
<dataflow id="664" from="_ssdm_op_PartSelect.i10.i32.i32.i32" to="lshr_ln39_2" fromId="663" toId="156">
</dataflow>
<dataflow id="665" from="a_3" to="lshr_ln39_2" fromId="111" toId="156">
</dataflow>
<dataflow id="667" from="StgValue_666" to="lshr_ln39_2" fromId="666" toId="156">
</dataflow>
<dataflow id="668" from="StgValue_442" to="lshr_ln39_2" fromId="442" toId="156">
</dataflow>
<dataflow id="669" from="a_3" to="trunc_ln39_2" fromId="111" toId="157">
</dataflow>
<dataflow id="671" from="_ssdm_op_BitConcatenate.i32.i22.i10" to="or_ln39_2" fromId="670" toId="158">
</dataflow>
<dataflow id="672" from="trunc_ln39_2" to="or_ln39_2" fromId="157" toId="158">
</dataflow>
<dataflow id="673" from="lshr_ln39_2" to="or_ln39_2" fromId="156" toId="158">
</dataflow>
<dataflow id="674" from="or_ln2" to="xor_ln39" fromId="152" toId="159">
</dataflow>
<dataflow id="675" from="or_ln39_1" to="xor_ln39" fromId="155" toId="159">
</dataflow>
<dataflow id="676" from="xor_ln39" to="xor_ln39_1" fromId="159" toId="160">
</dataflow>
<dataflow id="677" from="or_ln39_2" to="xor_ln39_1" fromId="158" toId="160">
</dataflow>
<dataflow id="678" from="d_1_load" to="xor_ln39_2" fromId="117" toId="161">
</dataflow>
<dataflow id="679" from="c_load" to="xor_ln39_2" fromId="118" toId="161">
</dataflow>
<dataflow id="680" from="xor_ln39_2" to="and_ln39" fromId="161" toId="162">
</dataflow>
<dataflow id="681" from="a_3" to="and_ln39" fromId="111" toId="162">
</dataflow>
<dataflow id="682" from="d_1_load" to="and_ln39_1" fromId="117" toId="163">
</dataflow>
<dataflow id="683" from="c_load" to="and_ln39_1" fromId="118" toId="163">
</dataflow>
<dataflow id="684" from="and_ln39" to="xor_ln39_3" fromId="162" toId="164">
</dataflow>
<dataflow id="685" from="and_ln39_1" to="xor_ln39_3" fromId="163" toId="164">
</dataflow>
<dataflow id="686" from="t1" to="e" fromId="149" toId="165">
</dataflow>
<dataflow id="687" from="d_load" to="e" fromId="116" toId="165">
</dataflow>
<dataflow id="688" from="xor_ln39_1" to="add_ln47" fromId="160" toId="166">
</dataflow>
<dataflow id="689" from="t1" to="add_ln47" fromId="149" toId="166">
</dataflow>
<dataflow id="690" from="add_ln47" to="a_2" fromId="166" toId="167">
</dataflow>
<dataflow id="691" from="xor_ln39_3" to="a_2" fromId="164" toId="167">
</dataflow>
<dataflow id="692" from="e" to="store_ln43" fromId="165" toId="168">
</dataflow>
<dataflow id="693" from="f" to="store_ln43" fromId="96" toId="168">
</dataflow>
<dataflow id="694" from="a" to="add_ln52" fromId="100" toId="170">
</dataflow>
<dataflow id="695" from="a_3" to="add_ln52" fromId="111" toId="170">
</dataflow>
<dataflow id="697" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln59" fromId="696" toId="171">
</dataflow>
<dataflow id="698" from="stateREG" to="write_ln59" fromId="257" toId="171">
</dataflow>
<dataflow id="699" from="StgValue_273" to="write_ln59" fromId="273" toId="171">
</dataflow>
<dataflow id="700" from="add_ln66" to="r" fromId="174" toId="173">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="701" from="br_ln0" to="r" fromId="218" toId="173">
<BackEdge/>
</dataflow>
<dataflow id="703" from="StgValue_702" to="r" fromId="702" toId="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="704" from="br_ln66" to="r" fromId="172" toId="173">
</dataflow>
<dataflow id="705" from="r" to="add_ln66" fromId="173" toId="174">
</dataflow>
<dataflow id="707" from="StgValue_706" to="add_ln66" fromId="706" toId="174">
</dataflow>
<dataflow id="708" from="r" to="icmp_ln66" fromId="173" toId="175">
</dataflow>
<dataflow id="710" from="StgValue_709" to="icmp_ln66" fromId="709" toId="175">
</dataflow>
<dataflow id="711" from="_ssdm_op_SpecLoopTripCount" to="empty_14" fromId="351" toId="176">
</dataflow>
<dataflow id="713" from="StgValue_712" to="empty_14" fromId="712" toId="176">
</dataflow>
<dataflow id="714" from="StgValue_712" to="empty_14" fromId="712" toId="176">
</dataflow>
<dataflow id="715" from="StgValue_712" to="empty_14" fromId="712" toId="176">
</dataflow>
<dataflow id="716" from="icmp_ln66" to="br_ln66" fromId="175" toId="177">
</dataflow>
<dataflow id="717" from="r" to="trunc_ln67" fromId="173" toId="178">
</dataflow>
<dataflow id="719" from="_ssdm_op_BitConcatenate.i5.i2.i3" to="shl_ln" fromId="718" toId="179">
</dataflow>
<dataflow id="720" from="trunc_ln67" to="shl_ln" fromId="178" toId="179">
</dataflow>
<dataflow id="721" from="StgValue_702" to="shl_ln" fromId="702" toId="179">
</dataflow>
<dataflow id="723" from="StgValue_722" to="sub_ln67" fromId="722" toId="180">
</dataflow>
<dataflow id="724" from="shl_ln" to="sub_ln67" fromId="179" toId="180">
</dataflow>
<dataflow id="725" from="sub_ln67" to="zext_ln67" fromId="180" toId="181">
</dataflow>
<dataflow id="726" from="add_ln52" to="lshr_ln67" fromId="170" toId="182">
</dataflow>
<dataflow id="727" from="zext_ln67" to="lshr_ln67" fromId="181" toId="182">
</dataflow>
<dataflow id="728" from="lshr_ln67" to="trunc_ln67_1" fromId="182" toId="183">
</dataflow>
<dataflow id="729" from="r" to="xor_ln68" fromId="173" toId="184">
</dataflow>
<dataflow id="730" from="StgValue_709" to="xor_ln68" fromId="709" toId="184">
</dataflow>
<dataflow id="731" from="xor_ln68" to="zext_ln68" fromId="184" toId="185">
</dataflow>
<dataflow id="732" from="hash" to="hash_addr_1" fromId="259" toId="186">
</dataflow>
<dataflow id="733" from="StgValue_371" to="hash_addr_1" fromId="371" toId="186">
</dataflow>
<dataflow id="734" from="zext_ln68" to="hash_addr_1" fromId="185" toId="186">
</dataflow>
<dataflow id="736" from="StgValue_735" to="store_ln68" fromId="735" toId="187">
</dataflow>
<dataflow id="737" from="hash_addr_1" to="store_ln68" fromId="186" toId="187">
</dataflow>
<dataflow id="739" from="_ssdm_op_BitConcatenate.i4.i1.i3" to="or_ln3" fromId="738" toId="188">
</dataflow>
<dataflow id="741" from="StgValue_740" to="or_ln3" fromId="740" toId="188">
</dataflow>
<dataflow id="742" from="r" to="or_ln3" fromId="173" toId="188">
</dataflow>
<dataflow id="743" from="or_ln3" to="zext_ln69" fromId="188" toId="189">
</dataflow>
<dataflow id="744" from="hash" to="hash_addr_2" fromId="259" toId="190">
</dataflow>
<dataflow id="745" from="StgValue_371" to="hash_addr_2" fromId="371" toId="190">
</dataflow>
<dataflow id="746" from="zext_ln69" to="hash_addr_2" fromId="189" toId="190">
</dataflow>
<dataflow id="747" from="StgValue_735" to="store_ln69" fromId="735" toId="191">
</dataflow>
<dataflow id="748" from="hash_addr_2" to="store_ln69" fromId="190" toId="191">
</dataflow>
<dataflow id="749" from="r" to="zext_ln66" fromId="173" toId="192">
</dataflow>
<dataflow id="750" from="hash" to="hash_addr" fromId="259" toId="193">
</dataflow>
<dataflow id="751" from="StgValue_371" to="hash_addr" fromId="371" toId="193">
</dataflow>
<dataflow id="752" from="zext_ln66" to="hash_addr" fromId="192" toId="193">
</dataflow>
<dataflow id="753" from="trunc_ln67_1" to="store_ln67" fromId="183" toId="194">
</dataflow>
<dataflow id="754" from="hash_addr" to="store_ln67" fromId="193" toId="194">
</dataflow>
<dataflow id="755" from="xor_ln68" to="sext_ln70" fromId="184" toId="195">
</dataflow>
<dataflow id="756" from="sext_ln70" to="zext_ln70" fromId="195" toId="196">
</dataflow>
<dataflow id="757" from="hash" to="hash_addr_3" fromId="259" toId="197">
</dataflow>
<dataflow id="758" from="StgValue_371" to="hash_addr_3" fromId="371" toId="197">
</dataflow>
<dataflow id="759" from="zext_ln70" to="hash_addr_3" fromId="196" toId="197">
</dataflow>
<dataflow id="760" from="StgValue_735" to="store_ln70" fromId="735" toId="198">
</dataflow>
<dataflow id="761" from="hash_addr_3" to="store_ln70" fromId="197" toId="198">
</dataflow>
<dataflow id="762" from="r" to="zext_ln66_1" fromId="173" toId="199">
</dataflow>
<dataflow id="763" from="_ssdm_op_BitConcatenate.i5.i2.i3" to="or_ln4" fromId="718" toId="200">
</dataflow>
<dataflow id="765" from="StgValue_764" to="or_ln4" fromId="764" toId="200">
</dataflow>
<dataflow id="766" from="r" to="or_ln4" fromId="173" toId="200">
</dataflow>
<dataflow id="767" from="or_ln4" to="zext_ln71" fromId="200" toId="201">
</dataflow>
<dataflow id="768" from="hash" to="hash_addr_4" fromId="259" toId="202">
</dataflow>
<dataflow id="769" from="StgValue_371" to="hash_addr_4" fromId="371" toId="202">
</dataflow>
<dataflow id="770" from="zext_ln71" to="hash_addr_4" fromId="201" toId="202">
</dataflow>
<dataflow id="771" from="StgValue_735" to="store_ln71" fromId="735" toId="203">
</dataflow>
<dataflow id="772" from="hash_addr_4" to="store_ln71" fromId="202" toId="203">
</dataflow>
<dataflow id="773" from="zext_ln66_1" to="add_ln72" fromId="199" toId="204">
</dataflow>
<dataflow id="775" from="StgValue_774" to="add_ln72" fromId="774" toId="204">
</dataflow>
<dataflow id="776" from="add_ln72" to="zext_ln72" fromId="204" toId="205">
</dataflow>
<dataflow id="777" from="hash" to="hash_addr_5" fromId="259" toId="206">
</dataflow>
<dataflow id="778" from="StgValue_371" to="hash_addr_5" fromId="371" toId="206">
</dataflow>
<dataflow id="779" from="zext_ln72" to="hash_addr_5" fromId="205" toId="206">
</dataflow>
<dataflow id="780" from="StgValue_735" to="store_ln72" fromId="735" toId="207">
</dataflow>
<dataflow id="781" from="hash_addr_5" to="store_ln72" fromId="206" toId="207">
</dataflow>
<dataflow id="782" from="_ssdm_op_SpecPipeline" to="specpipeline_ln61" fromId="359" toId="208">
</dataflow>
<dataflow id="783" from="StgValue_315" to="specpipeline_ln61" fromId="315" toId="208">
</dataflow>
<dataflow id="784" from="StgValue_273" to="specpipeline_ln61" fromId="273" toId="208">
</dataflow>
<dataflow id="785" from="StgValue_273" to="specpipeline_ln61" fromId="273" toId="208">
</dataflow>
<dataflow id="786" from="StgValue_273" to="specpipeline_ln61" fromId="273" toId="208">
</dataflow>
<dataflow id="787" from="empty_0" to="specpipeline_ln61" fromId="276" toId="208">
</dataflow>
<dataflow id="788" from="_ssdm_op_SpecLoopName" to="specloopname_ln61" fromId="366" toId="209">
</dataflow>
<dataflow id="790" from="empty_3" to="specloopname_ln61" fromId="789" toId="209">
</dataflow>
<dataflow id="791" from="or_ln3" to="sext_ln73" fromId="188" toId="210">
</dataflow>
<dataflow id="792" from="sext_ln73" to="zext_ln73" fromId="210" toId="211">
</dataflow>
<dataflow id="793" from="hash" to="hash_addr_6" fromId="259" toId="212">
</dataflow>
<dataflow id="794" from="StgValue_371" to="hash_addr_6" fromId="371" toId="212">
</dataflow>
<dataflow id="795" from="zext_ln73" to="hash_addr_6" fromId="211" toId="212">
</dataflow>
<dataflow id="796" from="StgValue_735" to="store_ln73" fromId="735" toId="213">
</dataflow>
<dataflow id="797" from="hash_addr_6" to="store_ln73" fromId="212" toId="213">
</dataflow>
<dataflow id="798" from="xor_ln68" to="sext_ln74" fromId="184" toId="214">
</dataflow>
<dataflow id="799" from="sext_ln74" to="zext_ln74" fromId="214" toId="215">
</dataflow>
<dataflow id="800" from="hash" to="hash_addr_7" fromId="259" toId="216">
</dataflow>
<dataflow id="801" from="StgValue_371" to="hash_addr_7" fromId="371" toId="216">
</dataflow>
<dataflow id="802" from="zext_ln74" to="hash_addr_7" fromId="215" toId="216">
</dataflow>
<dataflow id="803" from="StgValue_735" to="store_ln74" fromId="735" toId="217">
</dataflow>
<dataflow id="804" from="hash_addr_7" to="store_ln74" fromId="216" toId="217">
</dataflow>
<dataflow id="805" from="icmp_ln20" to="StgValue_2" fromId="28" toId="2">
</dataflow>
<dataflow id="806" from="icmp_ln23" to="StgValue_4" fromId="39" toId="4">
</dataflow>
<dataflow id="807" from="icmp_ln23" to="StgValue_5" fromId="39" toId="5">
</dataflow>
<dataflow id="808" from="icmp_ln37" to="StgValue_7" fromId="104" toId="7">
</dataflow>
<dataflow id="809" from="icmp_ln37" to="StgValue_8" fromId="104" toId="8">
</dataflow>
<dataflow id="810" from="icmp_ln66" to="StgValue_10" fromId="175" toId="10">
</dataflow>
</dataflows>


</stg>
