.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001011000000100
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000001011000000000
000000000000000000
000000000000001100
000000000000000000
001000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001011000000100
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000010
000100000000000000
000010000000000000
000000110000001001
000000000000000010
000000000000110000
000000000000000100
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
010001011000000010
000000000000000000
000000000000000000
000000000000000001
000000000001110001
000000000001110000
000100000000000000
000000000000000000
000000000000100000
000011010001000100
000000000000001100
000000000000001100
000001010000000000
000000001000000000
000000110000100000
000000000000000100

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000100000
000101010000000100
100000000011101110
000000000011011100
000001011000000000
000000000000000001
000001010011100001
000000001001000100

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
001000000000000000
000000000000001000
010000000000000000
000100000000000000
000000000000000000
000011110000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 0
000000000001000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000001000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
001000000000000000
000000000000001000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000100100
000000000000000001
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
010000000000000000
000000000000000100
000000000000011001
000010000000000000
000001010000000000

.io_tile 23 0
000000111000000010
000000001000000000
000000000000000000
000011110000011001
000000000001110101
000000000011110001
000101110000000000
000000111000000000
000000000010100010
000100000011000100
000111111010110110
000011110011111000
001000000000000000
000000000000000001
000011010001100001
000001111011000100

.io_tile 24 0
000000000001000010
000010110000000000
000000000000000001
000000000000000001
000001110001000101
000000001011011000
000100000000000000
000000000000000000
000010000010100000
000110110001000101
000100000011111110
000010110011011100
001001110000000000
000010111000000001
000001011011100001
000000000001000100

.ipcon_tile 0 1
000000010000001011000000010001011100110000110000001000
000000010000001111100011101011000000110000110010000000
001000000000000000000011011001111100110000110010001000
100000001110000011000011111011000000110000110000000000
000000000100001111100011101001101110110000110000001001
000000000000000111000000001001100000110000110000000000
000000000000010001000010001101111100110000110000001000
000000000000100000100111000111110000110000110000100000
000000000000000111100011110101101110110000110010001000
000000000000000000000011100001110000110000110000000000
000000000000001011000011111101101000110000110010001000
000000000000001101100111111111010000110000110000000000
000000000000000111100000010011001100110000110000001000
000000000000000011100010110111010000110000110000000100
000000000000000000000000010101001010110000110000001000
000000000000000111000011100101100000110000110010000000

.logic_tile 1 1
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010001000000000
001000000000001000000000000000000000000000100100000000
100000000000000001000000000000001101000000001000000000
000000000000000000000000000101101101000010000000000000
000000000000000000000000000011111000000000000000000000
000000000110000000000000010000011000000100000100000000
000010100000000000000010000000000000000000001000000000
000000000000001000000110000000011010000100000100000000
000000000000000001000000000000010000000000001000000000
000000000000010000000000010000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010001000000000
110000000000000000000000001011011000100000000000000000
100000001101010000000000001101001101000000000000000000

.logic_tile 2 1
000000000000000101100000000000011000000100000100000000
000000000001000000000000000000000000000000001000000000
001000000000000111100110101000001100000000100000000000
100000000000000000000000001101001010000000000000000000
000001000000000001100000010001000000000000000100000000
000010000000001101000010100000000000000001001000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000010001001010101111110000000000
000000000000000001000010001011011010111111110000000000
000000001110000000000000001111101100100000000000000000
000000000000000000000000001001111000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000001000000000
110000001100000000000110001011000000000001000000000000
100000100000000000000000001101001010000000000000000000

.logic_tile 3 1
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000001000000
001000000000000000000000000000000000000000000100000000
100000000000000000000011001101000000000010000001000000
010000000000000000000010000000000000000000000000000000
110000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001001000001000000000010000000001000000100100000000
000010000000001011000011000000001001000000000011000000
000000000000000000000000000000001100000100000110000000
000000000000000000000000000000000000000000000001000000
000000000000000000000000000000000000000000100100000010
000000000000000000000000000000001101000000001000000001
110000000000100000000011000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000111000000000000000000000000000101000000
000000000000000000100000000011000000000010000000000100
001000000000001000000000000000011000000100000100000000
100000000000001111000000000000000000000000000000000100
010010100000000000000010000000011110000100000100000010
110000000000000000000100000000000000000000000000000100
000000000000000000000010000000000000000000000100000000
000000000000000000000000000111000000000010000000000101
000000000110000000000000000000000001000000100101000100
000000000001010001000000000000001011000000000000000000
000100000000100000000000000011100000000000000101000000
000100000000011111000000000000000000000001000000000100
000000000000100000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
110000001000000000000000000000000000000000000100000000
000000100000000111000000000001000000000010000000000101

.logic_tile 5 1
000100000110100000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001100001110000000000000000000000000000000000000000000
100100100000000000000000000000000000000000000000000000
010000000010000000000010000000001110000100000100000000
010000000000000000000000000000000000000000000000000101
000001000000000000000000000000001010000100000100000000
000010100000000000000000000000010000000000000010000100
000000000001000000000000000011100000000000000100000100
000000001000000000000000000000100000000001000010000000
000100001110000000000111000111000000000000000100000000
000000000000000000000000000000100000000001000000000100
000000001010101000000010000000000000000000000000000000
000000100000011101000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000111100000000000000000000000
000000010000000000100000000101000000000000
001100000000010001000000010000000000000000
100000000000101111100011010011000000000000
010000000000100001000111110000000000000000
110001000000010000100011101111000000000000
000000001010000011000000001000000000000000
000000000000000000100000001011000000000000
000101000000000101100000001000000000000000
000010000000000000100011110101000000010000
000100000000000000000010000000000000000000
000000000000000000000000000111001000000000
000000000000000000000011101000000000000000
000000000000000001000100001001001101000000
010001000000000000000000001000000000000000
010000100000000000000000000001001011000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000101000010101000000000000000000100000000
100000000000000000100100000001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000001001000000000010000010000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101100000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000100000000000001011011111010111100000000000
000000000000010000000000000011001111001011100000000000
001000000110000000000000000000000000000000000000000000
100000000001010000000000000000000000000000000000000000
010000000100001000000011101000000000000000100100000000
110010100000000111000000001011001111000010101000000000
000001000001000000000000000000000001000000100100000000
000000100001000000000010000111001011000010101000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000101000010010000000000000000000000000000
000000000000101000000011110101001110000100000100000000
000000000000010011000011000000010000001001000000000001
110000000110001000000010000000000000000000000000000000
000010100000001111000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000010000001011010100100100100000
000000000001010111000011100000001001000000000000000000
001011000000000000000000010000000000000000000000000000
100011000000000000000011100000000000000000000000000000
010000000110000111100000000000000000000000000000000000
010000000000001011100000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000100100000000
000000000001000000000000000001001010000010100000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000001000000000
000000000000000000000011110000001001000000000000001000
000000000000100000000000000011000001000000001000000000
000000000001010000000000000000101011000000000000000000
000000000000000000000000000011101001001100111000000000
000000000000000000000000000000001100110011000000000000
000001001010000000000000000111101001001100111000000000
000000100000100000000010110000101100110011000000000000
000000000000000101100000010011101001001100111000000000
000000000010000000000011010000001101110011000000000000
000000000000001011100000010011001000001100111000000000
000000000001010101000010100000101111110011000000000000
000000000000000000000110110011101000001100111000000000
000000000000000000000010100000001111110011000000000000
000000001101100000000110100011001000001100110000000000
000000000000010000000000000000101100110011000000000000

.logic_tile 11 1
000000000000000000000110101111111101000010000000000000
000000000000000000000010110111011101000000000000000000
001000100110000000000000010101101000000010000100000000
100000000000000000000010000000110000001001000000000000
010000000000000000000010110000000001000000000100000000
110010000000000000000110101001001010000000100000000000
000000100000001101100110111001000000000011000100000000
000000000000000101000010101101100000000010000000000000
000000000000000001100000000000001010000000000100000000
000000000000000000000000001001010000000100000000000000
000000000000000000000110000001101110000010000000000000
000001000000000000000010111111111100000000000000000000
000000000000000000000110010000011010010110000100000000
000000000001000000000010000000001001000000000000000000
110000000000001101100000000000001000000000000100000000
100000000000000001000000001001010000000100000000000000

.logic_tile 12 1
000000000000010000000000001000000001001100110000000000
000000000000100000000000000101001101110011000000000000
001000001010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000100001100000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001000100000000000000000001100010000000110000000
000010100001010000000010000000001111000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
110000001010000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001101001110001000000000000000000000000000000000000000
100010000000000001000000000000000000000000000000000000
010000001000100101000000000000000000000000000000000000
010000000000010000100010010000000000000000000000000000
000001000000000000000000010000000000000000000000000000
000010000000000000000010000000000000000000000000000000
000000000000000000000000000101101010001100110000000000
000000100001000000010000000000110000110011000000000000
000000001000000000000000000101011100000000000110000000
000000000000000000000010110000010000001000001000000000
000000000000000000000000001000000001000010100100000000
000000000001000000000000001011001000000000100000000000
110000000000000000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000000010000000011100000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001100000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000001010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001101000000000000000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000001001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000010000000000000000000000000000
000000100001000000000011010000000000000000000000000000
000000001110000000000000000000000000000000000101000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100110000000
000000100000000000000000000000001011000000000000000000

.logic_tile 18 1
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000100111000011100000000000000000
000000010000000000000000001111000000000000
001000000000000011100000000000000000000000
100000000000000000100000001101000000000000
110000000000001000000011100000000000000000
010010000000000111000111110011000000000000
000000000000000000000011100000000000000000
000000000000000000000000001001000000000000
000000001010100000000000010000000000000010
000000000000001001000011101101000000000000
000000000000000000000000000000000001000000
000000000000000000000000000001001000000000
000001000000001000000111001000000001000000
000010000000000011000100001101001111000000
110000000000000111000111100000000000000000
110000000000000000100100000101001110000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
001000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000111100011001101011000110000110000001000
000000000000001111100111100001110000110000110000000001
001000000000000111100011101011011100110000110000001000
100000000000000111100111000101110000110000110010000000
000000000000000111000000001001001100110000110000001000
000000000000000000100011101001010000110000110000000001
000000000000001011000011010001011110110000110000001000
000000000000001011100011101001010000110000110000000001
000100000000001000000111101001111010110000110000001000
000101000000000111000011110101010000110000110000000001
000000000000000111000000000101101100110000110000001000
000000000000000000100010010111100000110000110001000000
000000000000001001000000000111101110110000110000001000
000000000000000011000010011001110000110000110001000000
000000000000010000000010001111001010110000110000001001
000000000000000000000011110011000000110000110000000000

.logic_tile 1 2
000001000000100000000010100000011010000100000100000000
000000000001010000000110110101000000000110000000000100
001000000000000000000000000000000000000000000000000000
100000000000000111000010110000000000000000000000000000
110000000000000011100000010111101100001100110000000000
010010000000000000100010000000110000110011000000000000
000000000000000000000000000000001010000000000100000000
000000000000001101000000001101000000000010000000100001
000000000000100000000110010001000000000000000100000000
000010000000000000000011100101100000000001001000000001
000000000000000000000000000101001000000100000100000000
000000000000000000000000000000010000000000000000000100
000000100110000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
010000000000000000000000000101011000000100000100000001
010000000000000000000010000000010000001001001000000000

.logic_tile 2 2
000000000000000000000010100000011010000100000100000000
000000000000000000000111110000000000000000001010000101
001000000000000000000000001101100000000011110000000000
100000000001010000000000000101001001000001110010000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000001010101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000111100000100000000000000000000000000000000000000000
000011000000010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000001000000000001000000001000010100100000000
000001000000000001000000000011001000000000100000000000
001100000000001001100000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
110000000000000000000010100011111111000010000000000000
010000000000000000000110110000011011000000000000100000
000000000110000000000110000000000000000000000000000000
000000100000000000000010110000000000000000000000000000
000000000000000000000000000000000000001100110000000000
000000000000000000000010010001001110110011000000000000
000000000000000111000000010101011100000010000100000000
000000000001001111100010000000100000001001000000000000
000000000000000111000000000101000001000010000100000000
000000000000000000100000000000101100000001010000000000
110000001110000000000000001001011101000010000000000000
000000000000000000000011111101011000000000000000000000

.logic_tile 4 2
000000000000001000000000011011100001000000000000000000
000000000001000001000011011101001101000001000000000000
001001000110000000000000001011001011111101110000000000
100010000000000000000000001111111100111001110000000100
010000000000000000000111110101100000000000000100000000
010000000000000000000110100000000000000001000000000000
000000000000000000000110100001001100001100000000000000
000000000000001111000000001101010000001101000010000001
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000001001010000001000000011011001011101101010000000100
000010000000001001000010010011111111101001010001000000
000000000000000000000000000000000001000000100100000000
000000001010000000000010010000001100000000000000000000
110000000000000000000000010000000000000000100100000000
000000000000000000000011000000001111000000000000000000

.logic_tile 5 2
000001000000000000000000000000000000000000000000000000
000010000001000111000000000000000000000000000000000000
001100001000000111000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010001000000000000000110100001100000000001000100000000
110010000000000000000000000001000000000011001010000000
000000001100000101100000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000000001000000000000000000000000000000000000000
000010001100001011000000000000000000000000000000000000
000100000000000000010111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
110000000000000000000000001101101100001001000000000000
000000000000000000000000001011000000001000000000100100

.ramt_tile 6 2
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
101000010000001000000000000000000000000000
000000010000000111000000000000000000000000
110000100000000000000000000000000000000000
110001000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010101101000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000100000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000100000000010000000000000000000
000000000000010000000000000000000000000000
010001000000000000000000000000000000000000
010010100001010000000000000000000000000000

.logic_tile 7 2
000000000000010111000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000001010000101000000000000011010000100000110000000
100000100000000000000000000000000000000000000000000000
110000000000000101000000001000000000000000000110000000
000000000000100000000000001101000000000010000000000000
000001000000010001100110011001000000000001000000000000
000010100000101111000011011101100000000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000001011010100000000000000
000010100101010000000000000001001010000110000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000001000011111010100100000000000
000000001010000101000000000111001000000000100000000000

.logic_tile 8 2
000000000000000000000010100000001110000100000100000000
000000000000000000000010100000010000000000000000000000
001000000000000000000111101101111101010111100000000000
100000000000001101000000001111101110001011100000000001
010000000000000000000110101001001101010111100000000000
110000000000000101000000001011101100000111010000000000
000001001010001000000010001001001100010111100000000000
000010000000000111000000000011101100001011100000000000
000010000000001101100000000011100001000000010000000000
000001100000000111000010111011101111000000000000000000
000000000000001101000110111000000000000000000100000000
000000000000000101000011100101000000000010000000000000
000000001010000000000111101001101011001000000010000000
000000000000000111000110010001101110000000000000000100
000001000110010101000110011111011100010111100000000000
000000100001110101100011110011101110000111010000000000

.logic_tile 9 2
000000000000000001100000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001000000101000000000011000001000000100000000000
000000000000101101100010100011101101000000000001100000
000000000000001001000000000000000000000000000000000000
000000000000101111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110001101000000000000000000000000000000000000
000000000000000001000010100011001100010000000010000000
000010100011010000000110010000011101000000000000000000
000000000000000000000010101001101000010111100010000000
000000000000000000000000000001011010000111010000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000101011001010111100000000000
000000100000000000000000000001011010001011100000000000

.logic_tile 10 2
000001000000000000000010100000000000000000000000000000
000010001010000000000111110000000000000000000000000000
001000000000000000000000000101111000101111110000000000
100000000000001111000000001001101011101101010010000000
010000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000100001010000000110000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010100000000000000000000101100000000000100100000000
000000000001000000000000000000101101000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000011100111011010000100000100000000
000000000000000000000000000000100000001001001000000001
001000001000000011100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
110000000000000000000000001000011110000100000000000000
110000000000000101000000001111010000000000000000000000
000000001100001101000000000000011101010110100000000000
000000000001001011000000001011011000010100100000000000
000000000000000000000010100000001000010100100100000000
000000000000000000000100000000011110000000000000000100
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000001000111100000000000000000000000000000
000000000000000000000111000000000000000000000000000000
110000000000000000000110010101100000000000000000000000
000000000000000000000010100000001010000000010000000000

.logic_tile 12 2
000000000000000000000000000101100000000000001000000000
000000000000000000000010110000100000000000000000001000
001000000001010000000110100001000001000000001000000000
100000100000100000000000000000101110000000000000000000
000000000000000000010110110111101001001100111000000000
000000000000000000000010100000001111110011000000000000
000000100000000000000000011011001000001100110000000000
000000100001000000000010010111000000110011000000000000
000000000000001000000000000011101111000000000000000000
000000000000000101000000001001101111000001000000000000
000100000110101000000110010101001110001000000000000001
000000000001000001000010001101110000001001000001000000
000000000000001000000111101111100001000010100110000000
000000000000000101000000000011101101000010010000000010
110000000000101000000110101000000001000000000000000000
100000000000010111000010001001001011000010000000000000

.logic_tile 13 2
000000000000000000000110101000001000000110000100000000
000000000000000000000000001001010000000100000000000000
001000000110100000000000010001101101010000100100000000
100000000011000000000010100000111110101000001000000000
110000100000000000000010110111000001000001010100000000
110000000000000000000110101101001001000001101000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001100000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110001001101000000000000000000011000010000000100000000
100000000000001001000000000000011011000000000000000000

.logic_tile 14 2
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
100000000000000000100010110000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001000000000000010000000000000000000000000000
000000100000000000000011100000000000000000000000000000
000010000000000000000000000001011110000010000100000000
000000000000000000000011110000100000000000001010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001111100000001000011001010100100010000000
110010100000000001100000001101011000010100000000000000

.logic_tile 15 2
000000000000000000000010100101101110000100000110000000
000000000000000000000100000000110000000000000000000001
001000001110000101000010100000000001000000000100000001
100000000000000000100110111101001011000010001000000000
010000000011000000000111100101111000000100000100000001
110000000000100000000010110000100000000000001000000000
000000000000100011100000011000000001000000100100000001
000000000001011101000011111101001010000000001000000000
000001000000000000000000000001111010000000000100000001
000000000001000000000000000000110000000001001000000000
000000000000100000000000001000000000000000100100000000
000000000001010111000000001101001001000000000010000000
000000000000000000000000010101100001000000100100000001
000000000000010000000011010000101100000000000000000000
010000000000000000000000000001100001000000000100000001
110000000000000000000000000000101011000001000000000000

.logic_tile 16 2
000000000000000000000000010000000000000010000000000000
000000000001010000000010100000001010000000000000000000
001001000000000101100000001000000000000010000000000000
100000100001000000000000000001000000000000000000000000
010000000000000101100111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000001110000111100000000011100000000010000100000000
000010000001000000100000000000101101000000000001100000
000000000000000000000110000000000000000010000000000000
000001000000000000000000000000001001000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000001100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000001110000100000100000000
100000000001010000000000000000010000000000000000000000
010000000000000000000110100111100000000010000000000000
010000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000111000000000000000000000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000010000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001010000111100000010000000000000000000000000000
000000000000000000100011010000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001110000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000010000110000000
000000000000000000000000000111000000000000000000000000

.ramt_tile 19 2
000000110000000000000000000000000000000000
000001010000000000000000000000000000000000
101000010000000000000000000000000000000000
000000010000000000000000000000000000000000
110000000000000000000000000000000000000000
110000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000100000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000010000000000000000000
000000001010000000000000000000000000000000
110000000000000111000000000000000000000000
110000001000000000100000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000010000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000100000000000001000110101111101010110000110000001000
000100000010001111000111101011010000110000110000000001
000000000000001111000011110011111010110000110000001000
000000000000001111100111010111000000110000110001000000
000000000000001001000110100011011110110000110000001000
000000000000001111100111010101010000110000110000000001
000000000000000111100111110001011010110000110010001000
000000000000001111000011010001110000110000110000000000
000000000000000111100000000001011000110000110010001000
000010001010000000000000000111100000110000110000000000
000000000001011000000000010101011110110000110000001000
000000001110100111000011110101110000110000110000100000
000000001110001001000000000101111010110000110000001000
000001000000001111000000000001100000110000110000000001
000000000000011000000111111001111000110000110000001000
000000000000101111000111101001100000110000110000000001

.logic_tile 1 3
000000000000001000000010100001000000000000001000000000
000000000000000111000000000000100000000000000000001000
000000001001000101000000000011100001000000001000000000
000000000001110101000000000000101011000000000000000000
000000000001000000000000000001101001001100111000000000
000000000100000101000000000000001101110011000000000000
000000000000100000000010100001101001001100111000000000
000000100001000000000011100000001111110011000000000000
000000000000000111000000000101001001001100111000000000
000000001000010000000000000000001101110011000000000000
000000000000000000000000010001001001001100111000000100
000000000000000000000011110000001111110011000000000000
000010101010000000000000000111101001001100111000000000
000000000010010000000000000000101011110011000000000000
000000001110100000000000010011101000001100110000000100
000000100001010000000011110000101100110011000000000000

.logic_tile 2 3
000000000110000000000000000000000000000000000000000000
000000100000000000000011110000000000000000000000000000
001000000000000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011110000000000000000100100000000
010000000000000000000110000000001011000000000000000000
000000000000000000000000000000011111010100000000000000
000000000000000000000000001101011001010100100011000110
000000000000100000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000100000000011100000001100000100000100000000
000000100001000000000000000000010000000000000000000000

.logic_tile 3 3
000001000001100001100000000101000000000000001000000000
000000000000110000100000000000000000000000000000001000
001000000000101001100000000011100001000000001000000000
100010100001000001100010100000101011000000000000000000
110000000000000000000000000101101001001100111000000000
010000000000000101000010100000101001110011000000000000
000000000000100101000000010101101001001100110000000000
000000000001010000000011110000001011110011000000000000
000001000101000000000000010101001111010110100000000001
000010000000110000000011100000101100101001000000000000
000100000000000000000000010001100000000000000000000000
000100000000001111000010000000001000000000010000000001
000000000100001000000000001000000001000010100100000000
000000000000001011000000000011001101000010000000000000
110010000000000000000000000000011101010100100010000000
000010100000000000000000000101001000010000100000000000

.logic_tile 4 3
000000000000000111000111100000000000000000000000000000
000000000111010000000011100000000000000000000000000000
001000000010101001000000010000000000000000000000000000
100010101010001111100011110000000000000000000000000000
010001000000000011100000001101101000000000000000000000
010000000000000000000010101101110000001000000000000000
000000000110000000000010100101001100000010000000000000
000000000001000000000010101101010000000011000000000000
000000000100000000000000011111000000000001110100000000
000010100000000000000010001001101010000000010010000000
000000000110000001000000001001111001110001110010000100
000000000001010000000000000011011000110000110000000000
000000001100000000000110000001000001000010010110000000
000000000000000000010010001111001001000001010000000000
110000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000

.logic_tile 5 3
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001000000000000000000000000000000000000000000000
100010100000000000000011100000000000000000000000000000
110000000001010000000000000011000001000000000110000000
110000000000100000000000000000101001000000010000000000
000000001100000000000000000000001100010100000100000000
000010000001000000000000001011001111010000100010000000
000000000001101000000111100000001101010000000100000000
000000000011010111000000000000011110000000000000000010
000010101010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000010010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
110001000000000111100000000000000000000000000000000000
000000100110000000100000000000000000000000000000000000

.ramb_tile 6 3
000000001000000000000000000000000000000000
000000010001010000000011011001000000000000
001000000000001000000000001000000000000000
100000000000001101000000000011000000000000
010001000000000000000111100000000000000000
110010100000000000000000000011000000000000
000001000000011111000000011000000000000000
000010000000101111100010111011000000000000
000000000110000111000000000000000000000000
000000000001010111100000000111000000000000
000000000000000011000010001000000001000000
000000000000000000100100001101001010000000
000000000000000111100000001000000001000000
000000000000000000100000000111001000000000
010000000000000011110000011000000000000000
110000001100000000100011111111001100000000

.logic_tile 7 3
000000000000001000000000010000011110000100000100000000
000000001010000001000010010000000000000000000000000000
001000000000000111100000010001101110001111110000000000
100000001100000000100011100111111101011111110010000000
010010000000110111100010110111001011000110100010000000
110010100110010000100011110111111110001111110000000000
000000000110001000000000000001011111101000100000000000
000000000000000101000010110111011010111100010000000000
000010100000000000000110100101111110000000000010000000
000001100000000000000000001001111010010000000000000000
000000000000001111100000001000011110000000000000000000
000000000000001111100011110011000000000100000000000000
000000000000000101000110011111011001111000110000000000
000010000000000001000011111011001111011000100000000000
000001000000100101000010000011111110000000000000000001
000010100001010001000010100000000000001000000000000000

.logic_tile 8 3
000010000110010001100010111001011010000110100000000000
000000000000100101100010000111001110001111110000000000
000000000110001101000110011111101000000000000000000000
000010100000001111000110101111111001010000000001100000
000000000000000101000011110101001110010111100000000000
000000100000001001100111110001101010000111010000000000
000000001110101011100010111000001110000000100000000000
000000000000011001100011011101011111000000000000000000
000000000001000111100110010111001010010111100000000000
000000000000100000000011010101001011000111010000000000
000000000000001101100000001101111000011111110000000000
000000000000001011000000000001011101001111110000000000
000000000000000111000011001011111111000110100010000000
000000000000000101100110000001001100001111110000000000
000000000001101001000111000101101101000011100000000000
000000000000010101000010000011111001000011110000000001

.logic_tile 9 3
000000100000001000000110110000000000000000000000000000
000001000000010011000011110000000000000000000000000000
001000001100000111100111000000001111010100000010000000
100000000000000000000100001111001001010000100000000000
010000000000000000000111000111111010000000000010000000
010000000000000000000100000000100000001000000010000001
000001000110001001100000000111001100010110000100000000
000010000001010001000000000000101111100000000010000000
000000000000000000000000001000011101010000000000000000
000000000001000001000000000011011111000000000000000000
000100000000000011100110100011111110000000000000000000
000000000000001001000000001001010000000010000000000000
000000000000010111000110010011111000111101110000100000
000000000000000000000010000001011011111111110000000000
000000000000000000000010011111011011000110100000000000
000000001011010000000010000101101000001111110000000000

.logic_tile 10 3
000000000000010111000000000000000000000000100100000000
000000000000100000000000000000001111000000001001000100
001001000000000000000000010000000000000000000000000000
100010000000000000000011010000000000000000000000000000
110000000000001000000010000011001011110111110000000000
010000000000101111000000001111101110111001110000000000
000000000000000000000000000111101010000110000010000000
000000000001000000000011100000110000000001000000000000
000000000001001000000110110000000000000000000000000000
000000000000001111000010000000000000000000000000000000
000000000000001101000111101011011101000000010000000010
000000000000001001000000000011001101010000100000000100
000000000000000000000110000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
110000000000000111000010101000011000000000000000000000
000000000001000000000100001101011000000000100000000000

.logic_tile 11 3
000010100000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
001000001010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000010011101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000001000000000000000000010000000000000000000000000000
000010000000000000000011110000000000000000000000000000
001100000000000000000000000000000000000000000000000000
100010100001010000000010100000000000000000000000000000
010000000000000000000000000111000001000000100100000000
010000000000000000000000000000101001000000000000000000
000000001010001000000010100000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000010100000000000000010000000000000000000000000000000
110000001000000000000000011101111001101011010000000000
100001000000000000000011110101111111111111100010000000

.logic_tile 13 3
000000000000000001100010101000011110000000100100000000
000000000000000111000100000001011010010100101000000000
001001001010001000000000011001000000000000010100000000
100010000000000001000010001111001110000001111000000000
110000001010000001000000001001000000000000000000000001
010000000000000000100011101111101110000001000000000000
000001000000000000000110010011100001000001010100000000
000010000000010000000011110001001111000001101000000000
000000000000000000000111001011011110001001000100000000
000000000000000000000011101101110000000101001000000000
000000000000000000000000010111011110000000010000000000
000000000010001001000011001101011001000000000010000001
000000000000011001000000000111111010000100000100000000
000000000000100001000000000000110000001001001000000000
110001100001000000000010011001111100001101000100000000
100010000000000000000110011111110000001000001000000000

.logic_tile 14 3
000000000001000000000000010101100000000010000000000001
000000000000100000000010100000100000000000000000000000
001000000000000000000000000000000000000010000100000000
100000000000000000000000000000001010000000000000000001
010000000011010000000111000000000000000010000100000001
110000000000001111000100000000001111000000000000000001
000001000000100000000000000000011100000010000010000000
000010100001010000000010110000010000000000000000100101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000001011100000100000010000100
000000000000000000000010000000110000001001000010100001
000000000001000011100111101000011110010000100000000000
000000000000100000100000001011011001010100000010000000
000001000000100000000000000000001110000100000100000010
000000100001000000000011100000000000000000000000000000

.logic_tile 15 3
000000000000100111100010100000000000000000001000000000
000000000000010000100010100000001011000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000101000000000000001000000000000000000000
000000000000000101000110000001001000001100111000000000
000000000000000000000100000000001010110011000000000000
000000001000100101000010100101101000001100111000000000
000000000001010000000000000000000000110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000
000100001010001000000000000001001000001100111000000000
000010100001001001000000000000101000110011000000000000
000100000000000000000000000001001001001100111000000000
000000000001010000000000000000001011110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000001000110011000000000000

.logic_tile 16 3
000001000000100000000000001000000000000010000000000000
000010000001010000000000001011000000000000000000000000
001100001010000000000011100000000001000010000000000000
100001000000100000000100000000001110000000000000000000
110100001110000000000010000000011100000010000000000000
010000000000000000000000000000010000000000000000000000
000000000110000001000000000101001110000100000100000000
000000000000000000000000000000100000000000001000100000
000001000100000000000000010001100000000010000000000000
000000100000000000000011100000100000000000000010000000
000001000000100000000110010000011110000010000000000000
000000100001000000000110010000010000000000000000000010
000000000000101101000110000000001110000010000000000000
000000000001001001100100000000000000000000000000000000
010000001100101000000010000111000000000010000000000000
110000000001001001000000000000100000000000000000000000

.logic_tile 17 3
000000000000000000000000000011000000000000001000000000
000010100000010000000000000000000000000000000000001000
000001000000000000000000000000000001000000001000000000
000000100000000000000000000000001011000000000000000000
000010000001010000000000000101000001000000001000000000
000000000000100111000000000000001010000000000000000000
000000000000100101000110100000000001000000001000000000
000000000011000101000010100000001010000000000000000000
000001000000001101000000000000000000000000001000000000
000010101110001001100000000000001100000000000000000000
000001000000000000000000000111000000000000001000000000
000000100000000000000000000000001010000000000000000000
000000000000100001100000000101000001000000001000000000
000000001101000000100000000000001011000000000000000000
000000000000001000000000000000000001000000001000000000
000010100000001001000000000000001110000000000000000000

.logic_tile 18 3
000000100000001000000111100111000001000000001000000000
000011000000000111000000000000101011000000000000001000
000001000000000000000000000001000000000000001000000000
000010100000000000000011110000001100000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000001111000000000000101111000000000000000000
000000000000000000000111110111100001000000001000000000
000000000000000000000011110000001011000000000000000000
000010100000000001100000000001000001000000001000000000
000010000000010000100011110000101101000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000011110000101110000000000000000000
000000000000101000000111110111100001000000001000000000
000000000000000111000010010000001001000000000000000000
000000000000000111000010000011000000000000001000000000
000000000000001111000110000000101010000000000000000000

.ramb_tile 19 3
000000100000010011000000000000000000000000
000001010000110000000000001101000000000000
001000000000000000000000000000000000000000
100000000000000000000000001111000000000000
110001000001000000000011100000000000000000
110000000000100000000111110011000000000000
000000000100000000000110100000000000000000
000000000000000000000100001011000000000000
000000000000000000000011101000000000100000
000000000000000001000011100111000000000000
000000000000000000000111000000000001000000
000000000001000001000100000001001101000000
000000000001011000000010010000000001000000
000000000000001011000011001011001011000000
110000000110000011100000000000000000000000
010000000000000000000000000111001011000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000010100000000000000000000000011110110000110010001000
000000000000000000000000000000010000110000110000000000
000000000000000011000000000000011100110000110010001000
000000001100000000100000000000010000110000110000000000
000000000000000000000000000000011110110000110010001000
000000000000000000000000000000010000110000110000000000
000000000000000011000000000000011100110000110010001000
000000000000000000100000000000010000110000110000000000
000000010000000000000000000000011000110000110000001000
000001011010000000000000000000000000110000110010000000
000000010000000000000000010000011010110000110000001001
000000010000000000000011010000000000110000110000000000
000000010000000000000000000000000000110000110010001000
000001010000000000000000000000000000110000110000000000
000000010000000000000000010000000000110000110000001000
000000010000000000000011010000000000110000110000000100

.logic_tile 1 4
000000000000001000000110010101111100000010000000000000
000000000000001011000011000111111001000000000000000000
001010100001010001100000000011000000000000000100000000
100001000000100000000000000000000000000001000000000000
110001000000000001100000000000000000000000000000000000
110010101000000000000000000000000000000000000000000000
000000000000000000000010011001011011000010000000000000
000000001110000000000011000111011111000000000000000000
000000111100000000000000000000000000000000000000000000
000001010000000001000000000000000000000000000000000000
000000010000000000000010000000001010000100000100000000
000000010000000000000000000000000000000000000000000000
000000010001011001000010000001100000000000000110000000
000000010000000001000100000000000000000001000000000000
000000010000000000000000010000000000000000000000000000
000000010000000111000011011001001110000000100000000101

.logic_tile 2 4
000000000000000101100000000001100000000000000110000000
000010100000000000000000000000000000000001000000000000
001000000000000101100000000000000000000000000100000000
100000001100000000000000000001000000000010000001000000
010000000000000000000111001000000000000000000110000000
110000000000000000000100001011000000000010000000000000
000000000001010000000000011000000000000000000100000000
000000000000100000000010101101000000000010000001000000
000000010000000001000000010000001100000010000000000000
000000010000000000000010100111000000000110000000000000
000100010000000000000110110000000001000000100110000000
000000011110000000000010100000001101000000000000000000
000000010001001101100000000111000000000000000100000000
000000010000100101000000000000000000000001000010000000
000000010000000000000000000000001100000100000100000000
000000011110000000000000000000010000000000000000000001

.logic_tile 3 4
000001000000100000000000010000011000000100000100000000
000010000000010000000010000000010000000000000000000000
001000000000000000000110000000000000000000000100000000
100000000000000000000000000111000000000010000000000000
110000001000000000000000000101100000000000000100000000
010010100000000000000000000000000000000001000000000000
000000000000010000000000010001000000000000000110000000
000000000000101111000010000000100000000001000000000000
000001010000100000000000010000000000000000000000000000
000010010000010000000011000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000110000000000000000000100100000000
000000010000000001000000000000001111000000000000000000
000010010000010000000000000000000001000000100100000000
000001010000100000000000000000001011000000000000000000

.logic_tile 4 4
000001000000000000000000010000000000000000000110000001
000000000000000000000010001011001001000000100001100101
001000000010000000000000000011000000000001110000000001
100000000100000000000000000111001010000010100011000000
110000000000100111000000000011011100000000000000000000
000000001110010001000000000000001010000000010000000000
000000000000010000000000000001011110000000000110000000
000000000000000000000000000000110000001000000000000000
000011110000000101000110100000000000000000000000000000
000010110010000001000010100000000000000000000000000000
000000010000001101100000000111001110000000000000000000
000010110000000101000000000000100000001000000000000000
000000010000100101100010111111001101100000000111000100
000001010000010001000010100111111100000000000010000101
000000010001010001100010100000000000000000000000000000
000000110000000000000000000000000000000000000000000000

.logic_tile 5 4
000000100000101101000000000111000000000000000100000000
000000000001001111100000000000001010000000010010000000
001000000001010000000000000001111101010100100000000000
100000000000001001000000000000001110000000010000000000
010000001110000111100011111111011100000101000000000000
110000100000000000000011111111100000000110000000000000
000000001010000001100000000111011100000100000000000000
000000000000000000000000000000101101001001010000000000
000000010000000000000011101001000001000000000001000000
000000011110100000010010110101001110000000100000000000
000000010000000011100010000011011100000100000000000000
000010010000011001110011110000101011001001010000000000
000000010111010001000010100111011100001101000100000000
000000110000100001000110000001010000000100000010000000
110000010010010001000010100111011100001000000100000000
000000010000101101000100000111010000001101000010000000

.ramt_tile 6 4
000001010000000000000000000000000000000000
000000110000000000000000000000000000000000
101000011010000000000000000000000000000000
000000011100001111000000000000000000000000
110000000000000000000000000000000000000000
110000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000001
000011110001010000010000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010010100000000010000000000000000000
000000010000010000000100000000000000000000
010000010001010000000000000000000000000000
010000010000100000000000000000000000000000

.logic_tile 7 4
000000000100000000000110001111101001010111110000000000
000000000000000000000100000101111011011011110000000000
000000000000000000000000000011101110010110110000000000
010000000000000000000000001001011011101111110000000000
000000001010000000000011110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000011100111100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000010000000101100000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000110000000111100000000000000000000000000000000000
000000010000001101000000000000000000000000000000000000
000000011010000000000111100011101100000000000000000000
000010110001010000000100000000000000001000000000000000
000001010000001101100000010101011111000110100000000000
000010010000000111000011100011101110001111110000000000

.logic_tile 8 4
000000000100100000000111100011101000001101000000000000
000001000000010101000000000101010000001100000000000000
001010100000001001100110100000001010010000000000100001
100001000000001001000000000101011001000000000000000001
000000101101000101100010100001111111000000010000000000
000000000000001111000000000001111011000000000000100000
000000000000000101000110000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000010010000000000000110101000011110000010000000000000
000000010000000000000000000101000000000000000000000000
000000010100000101100011101101000000000000010000000000
000000010000000000000100001011101001000000000001000000
000000010000001001000000001111011000010111100000000000
000001010010000101000000000111001110001011100000000000
110000010110001111100110010001111110000011110100000000
000000110000001001000010101011011110000001110001000000

.logic_tile 9 4
000000000110011111100111100000001000010000000000000000
000010100000000111100100000000011101000000000000000000
000000000000000101000000000111100000000010000000000000
000000000000000000000011110000001000000000000000000000
000000100000101111110000001011111000001001010000000000
000000100000010001000010000011001110000000000001000000
000000000000000101100110010001101110000011000000000000
000000000000000000000111011001110000000010000000000000
000000010010000001100000000011000001000010000010000000
000000011010000000100010100000001110000000000000000000
000000010000101001100000000001011011000111110000000000
000000010001010101100010001101011011011111110000000000
000000010000100111000110000000001010010000000000000000
000000010000000000100100000000001010000000000000000000
000000010000000101000000000101111100000000000010000000
000000010000000000100000000000010000001000000000000000

.logic_tile 10 4
000000000110010000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000100000000111100000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000010001110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010010000000000000000000000000000000000000000
000000010000000000000000000011111000010110110000000000
000000010000000000000000001001111111100110110000000000
000000011100000000010110100000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001000000000111100000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000001001000010010000000000000000000000000000
001000000000000111000000000101111100000000000000000000
100000000000000000000000000000000000001000000000100000
110000000000001000000110000000000000000000000100000000
000000000001010011000010000011000000000010000010000000
000000100001000111100000011001011110111000000000000000
000000001000000000100011111101011010100000000000000000
000000010000001001000000000000011000000100000100000001
000000010000001011000000000000000000000000000000000000
000000010000000000000011100111001010010011100000000000
000000010000100001000000001111011011110011110000000000
000000010000000001000000000011101110000100000010000000
000000110000000001000010110000100000001001000000000000
000000010000000000000110001001011110111000000000000000
000001010000100000000100001101111100100000000000000000

.logic_tile 12 4
000000000001000000000000000000000001000000100100000001
000000000000100000000000000000001111000000000000000000
001001000000000000000000000000000000000000100100000000
100000100000000000000000000000001010000000000001000000
110000000110000000000000010101011010000000000000000000
010000000000000001000010010000100000001000000000000000
000000000000100000000000001000000000000000000100000000
000000000001011111000000000111000000000010000000000001
000000010000000001000000010000001100000100000110000000
000000010000000000000010000000000000000000000000000001
000001011000000000000000000000011100000100000100000000
000000110010001001000010010000010000000000000000000001
000000010000000000000000001000000000000000000100000000
000000010000000001000000000011000000000010000000000001
000000011110100000000010000000000000000000000100000000
000010110001000001000000000111000000000010000000000001

.logic_tile 13 4
000010101010101000000010000000000000000010000010000000
000000100001010101000111110000001000000000000000000000
001000000000100000000000001111101100001000000100000000
100000001001010000000000000111000000001101000000000100
010000000000011001100010000111001010000000000000100000
010000000000000111000010100000110000001000000010000000
000000000000000000000111000101011100000000000000100000
000001000000000000010000001001100000000100000000000000
000000010110001000000000010000011111010010100000000000
000000011100000011000010100000001011000000000001100000
000001010000101000000000000000001010001100110000000000
000000011011010111000000000000001010110011000000000000
000000010000000000000000001000001010000000000000000010
000001010000000000000011101101010000000100000000000001
000001011000000001100000000011000000000010000000000000
000010011110100111000000000000100000000000000000000010

.logic_tile 14 4
000000000110000000000000000101000001000000000100000000
000000000000000000000000000000001100000001000010000001
001000000000010000000000000011101010000100000100000000
100000001101100000000000000000010000000000000001000000
110000100000100000000111101011100000000000000100000000
110001000111010001000000000011100000000001000010000000
000000100001000111000000000000011100000000000100000001
000100000000000000100000001011000000000010000000000000
000001010000001000000010101000000001000000000110000000
000010010000000101000000001011001100000010000010000000
000101010000101000000110110111111100000000000100000000
000010110000000011000010100000100000000001000010000100
000000010000000000000011100000011111000100000101000000
000000010000000000000000000000001100000000000000000000
010000010000101000000010100011011100000000000100000000
110000010011000101000000000000000000000001001010000000

.logic_tile 15 4
000010000000000101100110010111001001001100111000000000
000000000000000000000110100000001011110011000000010000
000000000001000000000000000011001000001100111000000000
000000000000000000000000000000001001110011000000000000
000010000000000000000000000111001001001100111000000000
000000000000000000000000000000001010110011000000100000
000000000000001001000110110011001000001100111010000000
000000000000000101000010100000001000110011000000000000
000000110000001001000000000101101000001100111000000000
000001010000000111000000000000101100110011000000000000
000000010000010000000000000011001000001100111000000000
000000010000000000000000000000001100110011000000100000
000000011110001000000000000101101000001100111000000000
000000010000000111000000000000001100110011000000000000
000000110000000000000000000001001000001100111000000000
000000010010000000000000000000101110110011000000000000

.logic_tile 16 4
000000001110000000000010100000000000000010000010000000
000000000000011101000000000011000000000000000000000000
001000001100001000000000010001000000000010000000000000
100001000000001011000011010000000000000000000000000000
110000000000100000000000000111000000000010000010000000
010000000001000000000000000000000000000000000000000000
000000000000000000000011000000000000000010000000000000
000000000000000000000111110000001001000000000000000000
000000011110000000000000010000000001000010000000000000
000010110000000001000011110000001101000000000000000000
000000011100000000010000010101111000000000000110000011
000000010000000000010011100000100000001000000000000100
000000010000100000000000000101100000000010000000000000
000000010001000001000000000000100000000000000000000000
110000010000000000000000000000011000000010000000000000
000000010010000000000000000000010000000000000010000000

.logic_tile 17 4
000000001000000000000110100111000000000000001000000000
000000100000000000000000000000100000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000100000000000000000000000000000000000000000
000000000000001000000000010000000000000000001000000000
000000000000000101000010100000001001000000000000000000
000001010001000001100000010111000000000000001000000000
000010010000100000100011100000000000000000000000000000
000001010000100000000000010000000001000000001000000000
000010010000010000000010010000001011000000000000000000
000000010000001000000000010000000000000000001000000000
000000011010001001000010010000001101000000000000000000
000001011010000000000000000011100000000000001000000000
000010110000000000000000000000100000000000000000000000

.logic_tile 18 4
000000000000000000000111100011000001000000001000000000
000000000001010000000100000000001101000000000000010000
000000000000000000000000010101100001000000001000000000
000000000010000000000011010000001101000000000000000000
000000000000000111100000000001000001000000001000000000
000000000000000000000000000000101001000000000000000000
000000100001000111000011100111000000000000001000000000
000000001000000011000100000000101111000000000000000000
000000010100000111000000000111100001000000001000000000
000000010000000000100000000000001110000000000000000000
000000010000000011100011110101000001000000001000000000
000000010000000000000111100000001111000000000000000000
000001010000000000000111100101100001000000001000000000
000000010000000000000011110000001011000000000000000000
000000010000001111000111000111100001000000001000000000
000000010000001111100111110000101100000000000000000000

.ramt_tile 19 4
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
101000010000000000000000000000000000000000
000000010000000000000000000000000000000000
110000000000000000000000000000000000000000
110000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000001000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001010000000011100000000000000000
000000010000100000000000000000000000000000
110000010000000111000000000000000000000000
110000010000000000100000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100001000000000000000000000000110000110000001000
000001001000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000001010100000000000000000000000000110000110000001000
000000110110000000000000000000000000110000110000000000
000010010000000000000000000000000000110000110000001000
000000011100000000000000000000000000110000110000000000
000000010001000000000000000000000000110000110000001000
000000010000100000000000000000000000110000110000000000

.dsp0_tile 0 5
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000110000000000001000000001000000000
000000001000001001000000000000001110000000000000001000
001000000000000111000110000001000001000000001000000000
100000000000000000100000000000001000000000000000000000
110000000001010000000000000011001000001100111100000000
110001000000010000000000000000101101110011000000000000
000000000000000011100000000000001000001100110100000000
000000000000001101000000001001001101110011001000000000
000001010000100000000010011000011011010100000000000001
000010111001010000000110001111001110000100000000000000
000000010000010000000000000111100000001100110100000000
000000010000000000000000001011000000110011001000000000
000000011110000000000011001000011000000000000000000010
000000010000010000000000001111010000000100000000000001
010000010000000001100110101111101100000010000000000000
110000010100000000000000000001011001000000000000000000

.logic_tile 2 5
000000000000000101000011101000001000010010100000000001
000000001000000000100000001001011010000000000010000000
001000000000000000000110111111111010000000000000000000
100000000000000000000011010101110000001000000000000000
010000000000000101000010000001000001000011110000000000
110000000000000000100000000111001001000010110010000000
000000000000000000000110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000001000000100100000001
000001010000000000000000000000001010000000000010000000
000000010000000001100000001001011001111000110000000000
000000010010000000000000001111011001110000110001000000
110000010000000000000110000001111110000000000000000000
100000011110000000000100000001110000000100000000000110

.logic_tile 3 5
000000000000001000000111100000001100000100000100000000
000000000000001111000000000000000000000000000010000000
001000000000001000000000000000000000000000000000000000
100000001100000111000000000000000000000000000000000000
010010100000000000000011100000001000000100000100000010
110001000000000000000100000000010000000000000000000001
000000000000000000000000000001100000000000000100000010
000000001100000000000000000000000000000001000010000000
000000010000010111100000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000001000000000000000100000001
000000010000000000000000000000000000000001000000000000
000100010100000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000001100000100000100000001
000000010000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000011011101100100000000000000000
000000000000000000000010011001001101000000000000000100
001000000000000111100000000000001110000100000100000000
100000000110000000100011110000000000000000000000000000
000000000000100001100110001000000000000000000100000000
000000000011000000100100000101000000000010000000000000
000000000000000001100010110101000000000000000100000000
000000000000000000100110000000100000000001000000000000
000000010000000001100000010000000000000000100100000000
000000010000100000000010000000001010000000000000000000
000000010000001001100000001011111011000000000000000000
000011010000000001000000000001011011000000010000000000
000000010101000101100110100000000000000000100100000000
000000010000100000000000000000001111000000000000000000
000000010000000000000000000000001000000100000100000000
000000010000000000000000000000010000000000000000000000

.logic_tile 5 5
000000000000000101100110111000001001000000100000000000
000000001000000111000010101101011110000000000000000000
001000001010001000000000010011011100000001000000000000
100000000000001111000010100001000000000111000000000000
110001000001010101000010100011001010000000010000000000
000000000000100000000010101101111010000000000000000000
000000000000000101000110110001111000000100000000000000
000010100000000101000011110111010000001110000000000000
000000010000001001100110000101101110010010100000000000
000000010011000011000010011001101101010000000000000000
000000010110000000000000000001000001000000010111000100
000000011010001001000000001111001010000000000000000000
000001011000001000000000011011011011000000000111000110
000010010000000011000010001111011010000100000000100001
000000010000000111000110000101001010000001000000000000
000010110000000000100000001011011011000000000010000000

.ramb_tile 6 5
000000000010000000000000000000000000000000
000000010000000000000000001011000000000000
001000000110000111000000000000000000000000
100000000000000000000000000011000000000000
010000000101000000000111101000000000000000
110000001110001111000100001111000000000000
000000000000001011100000001000000000000000
000000000001001101100000001011000000000000
000000010001100011000000001000000000000000
000000010010000000110010011011000000000000
000000010000000000000010000000000001000000
000000010000000000000010000111001000000000
000000010000000000000111001000000000000000
000000010000000001000000000101001111000000
110110010000010011100011100000000001000000
110101010000100000000100000101001010000000

.logic_tile 7 5
000010000000000101000000011000000000000000000100000000
000001000000001101100011011101000000000010000000000010
001000001100001001000011100001011000000010000000000000
100000000000000001100100001111001000000000000010000000
000000000000101000000000000000000000000000000000000000
000000000000011001000000000000000000000000000000000000
000001000000100000000110000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010010110001000000011100000000000000000000100000000
000011110000000001010010101011000000000010000000000000
000000010000100000000000011001001110000110100000000000
000000010001000000000010101001101101001111110000000100
000000010000000101100000010000000000000000000000000000
000000010000000000000010110000000000000000000000000000
000000010000100000000000001011101100011101000000000000
000000011110010000000000000001101010111110100011000000

.logic_tile 8 5
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
001000100000001001100010110101000000000000000100000000
100001000000000111000110000000100000000001000000000000
110010100000000000000111100101011001000010100000000001
000000001010000101000100000000001001000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010010001000000000000000011000000100000100000000
000010110000001001010000000000010000000000000000000000
000000011100100011100000000011111110001001000000000000
000010010000010000100011101111100000000100000000100100
000000010000000000000000001011101110010110110000000000
000000010001010011000010100001001100110110110000000000
000001010000000111000000000001000000000000000100000000
000000010010000000000000000000100000000001000000100000

.logic_tile 9 5
000000000000000000000011100000000000000000000000000000
000010000000000000000100000000000000000000000000000000
001000001000000000000011111101011110110000010000000000
100000000001000000000110000111011100110000110000000000
010000000000010111100111100000000000000000000000000000
110000100001010000000100000000000000000000000000000000
000000001000101000000110000000000000000000000000000000
000000000001000101000000000000000000000000000000000000
000000010000000111100000000000000000000000000000000000
000010110011000000100000000000000000000000000000000000
000001011010000000000000000000000000001100110000000000
000000110000000000000010000000001001110011000000000000
000000010000000000000000001101111001101000010110000000
000010010000000000000010001001011101110100011001000100
110000110000001000000010101011111010101000010101000000
000001010000001001000000001001111111110100010001100000

.logic_tile 10 5
000000000000001111100111100000001000000100000100000000
000000000000010111000011110000010000000000000000000100
001001000000101111100000001001101100111100010000000001
100000100110000001000011000001111010111100110000000000
010000100000000111100011100011101100000000000000000000
010011000000000111000100000101111100010000000001000000
000000000000000101100000010001111101111111100000000001
000000000001000001000011110001011010111111110010100000
000000010000000001100011110111011110101110010000000000
000000010000000111100010011111111100001110000000000000
000000010000000000000010011000000000000000000100000000
000000010110100000000111011101000000000010000000000000
000000010000001000000110100000000000000000000100000000
000010110000000011000011100001000000000010000000000000
000000011000000000000000000101011010010100000000000000
000000010000000000000010010011101110011101000000000000

.logic_tile 11 5
000000000000001000000111000111111101010100010000000000
000000000000000111000010010001101001010110110000000000
001000000000000001100010010000000000000000000000000000
100000000000000101000110100000000000000000000000000000
010000000000001000000010001011111000001101000000100000
110000000000000001000010010101011111011101100000000000
000000000000000101100111000001000000000000010100000000
000000000000100000000100001101101101000010110000000001
000000011101010001000111111001101011111111110000000001
000010010000000000100011111111001101011111110000000000
000000010001110001000010001111011010111110100000000000
000000010001010111100010010011011111010000100000000000
000000010000000001000010000011000000000011000000000000
000000010110000000100110011011000000000010000011100000
000000110000000000000111000011111001010111100000000010
000001010000000000000110011001001101000111010000000000

.logic_tile 12 5
000000000001010000000011110000000001000000100110000000
000000001110000000000111110000001111000000000000000000
001100000000000000000000000000000000000000100100000000
100000000000000000000000000000001110000000000000000000
010010100000010000000000000011000000000010000110000000
010011001000000000000000000000100000000000000000000000
000000000000100000000000000000001110000010000110000000
000000000000010000000000000000010000000000000000000000
000000011010000111100010000000000001000010000100000000
000000110000000000100000000000001110000000000010000000
000000010000000001000000000000000000000000100100000000
000000010110000000100000000000001001000000000000000000
000000010000001000000010000011000000000000000110000000
000000010000000111000000000000000000000001000000000000
000010010001010111000011100000000001000000100100000000
000001010000100000000100000000001100000000000010000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001010100110000000000000000001000000000000000100000000
100000000011010000000011110000100000000001000000000000
110000100001000101100000000111000000000010000000000000
110000000000000000000000000000000000000000000010000000
000000001010000000000000000000011100000100000110000000
000000001110100000000000000000000000000000000000000000
000000010000000111000000000000000000000010000010000000
000001010000000111100000000000001010000000000000000000
000000011100000000000000000000000000000000000100000001
000001010000000001000000000011000000000010000000000001
000010010000001000000011001000000000000000000100000000
000000010110100101000000001001000000000010000010000000
000000010000000000000000000011000000000000000100000000
000000010001000000000000000000000000000001000000000000

.logic_tile 14 5
000000100000000000000000000101111100000100000100000000
000000000110000000000000000000100000000000000010000000
001000000000000000000000001000000001000000100100000000
100000000000000111000000001101001110000000000010000000
110000000000000000000000000111111010000000000100000001
110000000000000000000000000000110000000001000010000000
000010100000000000000000001000001100000100000100000001
000000000001010000000011101101010000000000000000000000
000000010000101001110000000101101110000100000111000000
000000011111010101000010100000110000000000000000000000
000000011010100101100000000000001101000100000100000000
000001010001010000000000000000001011000000000010000000
000000010000000101100010010000001100000010000000000000
000001010000000000000010100000000000000000000010000000
010000110110001000000000011000001110000100000100000000
010000010001010101000010101101000000000000000010000000

.logic_tile 15 5
000000000000000101100000000011001001001100111000000000
000000000001010000000000000000001010110011000000010000
000000001100000000000000000101101000001100111000000000
000000000000000000000000000000101100110011000000000000
000000000000001000000000010101101000001100111000000000
000000001010000101000010100000001110110011000000000000
000000000001001101100110100111001000001100111000000000
000101000000000101000000000000001101110011000000000000
000000010000000111100110000001001000001100111000000000
000000010000000000000100000000001110110011000000000000
000000010000100001100000000111001000001100111000000000
000000010110010000110000000000001010110011000000000000
000000011100000111100000000101001000001100111000000000
000000010000000000000000000000101110110011000000000000
000000010000000000000000000111001001001100111000000000
000001010010100000000000000000001100110011000000000000

.logic_tile 16 5
000000000000011001100000001001000000000000000100000000
000000001110000001000000001111000000000001000000000001
001100000000100000000000001001000001001100110000000000
100000001001001001000000001011001101110011000000000000
110101101110000000000011100111000000000010000000000000
010011000000000000000000000000100000000000000000000000
000000001110001000000111100011100000000010000000000000
000000000011001101000100000000100000000000000000000000
000000010000000000000000010000000001000010000000000000
000000010110000000000011000000001011000000000000000000
000000010000000011110010010101000000000010000000000000
000001010000100000100111100000100000000000000010000000
000000010000000000000000010000011100000010000000000000
000000010000000000000011100000000000000000000000000000
010001010000000000000010100000000001000010000000000000
010110110000000000000000000000001010000000000000000000

.logic_tile 17 5
000010000000000000000110100000000001000000001000000000
000000001010000000000000000000001001000000000000010000
000001000000000000000011110000000001000000001000000000
000010100000001111000110100000001100000000000000000000
000010000111010000000000010101000000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000001000000110100000000000000000001000000000
000000000000000101000000000000001001000000000000000000
000001010110000000000000000000000001000000001000000000
000010010000000000000000000000001011000000000000000000
000001010000100111100000000000000001000000001000000000
000010110001000000100000000000001010000000000000000000
000000010000100000000000000000000001000000001000000000
000000010000000000000000000000001000000000000000000000
000000011100100000000000000000000001000000001000000000
000000110001010000000000000000001001000000000000000000

.logic_tile 18 5
000000000110000000000000000111100001000000001000000000
000000100001000000000000000000001011000000000000010000
000000000000000000000000010011000000000000001000000000
000000000000000000000011110000001100000000000000000000
000000100000100111000111100111100000000000001000000000
000001000000001111100111110000101010000000000000000000
000001000000000111000011100101000000000000001000000000
000010101000000000100100000000101111000000000000000000
000000010100011111000011100011000000000000001000000000
000000010000001011000100000000101111000000000000000000
000000011110000000000000000111100000000000001000000000
000000010000000000000000000000101110000000000000000000
000000010001011000000010010101000001000000001000000000
000000010000000011000111100000101001000000000000000000
000001010000101000000111100101100000000000001000000000
000010110001001011000111100000001010000000000000000000

.ramb_tile 19 5
000000000001010000000011100000000000000000
000000010000000001000011101111000000000000
001000000000000111000110100000000000000000
100000000000000000100100001101000000000000
110000000001100000000000010000000000000000
010000000000110111000011000001000000000000
000000000000100111100011100000000000000000
000000000001000111100100001001000000000000
000000010011010000000000011000000000100000
000000010000100000000011101101000000000000
000000010000000000000000000000000001000000
000000010000000000000000000101001010000000
000000010000000111100111000000000000000000
000000010110000000100000001001001110000000
010000010000000000000000001000000001000000
110000010000000000000000000001001001000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001011110000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000010110000000000000000000000000000110000110000001000
000000011010000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000110000000000000000000000000000110000110000001000
000001010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000001000000000000000000000000000000110000110000001000
000010100000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000111000111101011000100000000000000
000000001010000000000100000000001011101001010010000000
001000000000010000000111000000000000000000000000000000
100000001100100000000000000000000000000000000000000000
110001000000001000000000000001011010000100000100100000
110000100000001001000000000000110000001001000000100000
000100000000010000000111010000000000000000000000000000
000100000000100000000111000000000000000000000000000000
000000000000000000000000000101011010000000000000000010
000000000000000000000000000000011110101001000000000000
000010100000001000000000000000000000000000000000000000
000001001110001111000000000000000000000000000000000000
000000000000000101100010000000000000000010000000000100
000000000000000000000100000000001110000000000001100011
110000000000001000000000001000000001000000100100000000
010000000000000001000000001101001001000000001000100000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001000000000000000000011111101011001001011100100000000
100000001100000000000011001011011001101011110000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000010100000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000111011011111101010000000001
100000000000000000000000000011001011111111100000000000
110001000000000000000000000011100000000010000100000010
110000000000000000000000000000100000000000000001000000
000000000000000111100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000011100111100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000000000000001100000000000000000000000000000000000
100000001100000000100000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000000111100000001000000000000000000100000001
000000000000000000000000001111000000000010000000000000
000001000000000000000000000011100000000000000100000000
000000000000000000000011100000100000000001000011000000
000000000000001101100000000111011000000010000010000110
000000000000000101000000000000001110000000000010000000
000000000001000000000111000000000000000000100101000000
000000000000100101000000000000001100000000000000000001

.logic_tile 5 6
000000001100000101000000001000000001000000000100100000
000000000000000101000010101101001001000000100000000001
001000100100100000000000011000011010000000000100100000
100001000000001101000010000101011000000100000001100100
110000000000001101000110100000000001000000000110000001
000000001010101111000000001001001001000000100011000101
000010000000000000000010110000000000000000000100100000
000001000000010101000011110101000000000010000000000000
000001001000001011100000000011101100000010000000000000
000010000000000111010000000011101011000000000000000000
000000000000000000000011100000011000000100000100000010
000000000000000000000100000000000000000000000000000001
000001000000000000000000000000011010010000000000000000
000000100000000000000000000000001010000000000000000000
000000100000001000000000001001000001000000010000000000
000001000000000001000000001101001110000000000000000000

.ramt_tile 6 6
000010010000000000000000000000000000000000
000010110000000000000000000000000000000000
101000010000010000000000000000000000000000
000000010000100000000000000000000000000000
110000100001010000000000000000000000000000
110011100000000000000000000000000000000000
000000000000000111100000000000000000000000
000000000001010000100000000000000000000000
000000000001000000000000000000000000000010
000010100001110000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000001000000000000010000000000000000000
000000000000000000000000000000000000000000
010001000000000000000000000000000000000000
110010100001000000000000000000000000000000

.logic_tile 7 6
000000001001001000000000010000000001000000100100000001
000000000000000001000011010000001100000000000000000000
001000000000000000000000000000000001000000100100000001
100000000000000101000000000000001101000000000000000000
000000100000000111000011100000000001000000100111000010
000000000000000000100111110000001011000000000010100100
000000000000010011000011100000000000000000100110000010
000000001110100000000100000000001011000000000000100000
000000000000000111000010000111000000000001000000000000
000010000000000000100000000001001011000011100001000000
000000100100101000000110101101101010000110000010000000
000000000001000001000000001111000000001000000000000000
000000000000000000000000000011001101010000000000000000
000000000001010001000000000000101000100000010000000000
000010000000000000000000010000001000010000000000000000
000001000000000000000010000011011101010100000000000000

.logic_tile 8 6
000000000000000101100000000111011110010100100000000000
000000101000000111000010011111011110010110100000000001
001000000110000111000000001111011111000000110100000000
100000000000000000100000001011001111101001110000000000
010000000000001000000000000111101010000001000000000000
010000000000000111000011110001000000001011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000010101101011100000010000000000000
000000000000000000000100001111100000000000000001000000
000000100001000101100010100000000000000000000000000000
000001000000000000000110110000000000000000000000000000
000000000000001111000011101000001100000100000100000000
000000000000000111000100001011010000000110000000000000
000000000000101101000010110001000001000001000000000000
000001001001011001100011010001001000000011100000000000

.logic_tile 9 6
000000000000000101000011100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
001000100000000111100000000101101111111001110100000000
100000000000000000000000000001011111111110110000000001
000000000000000101100110000000011110010100100000000000
000000000000000000000000000000001011000000000000000110
000001000000000011000010010101001101010000000010000001
000000001000000000000110100000011011000000000000000001
000000000000000000000000000000011010000000100010000001
000000100000000000000011100000011010000000000010000111
000000000000100000000000010000011100010100100010000000
000000000010010000000011110111011111000100000000000000
000000001100101000000111100001101001100110000000000000
000000000001000101000110000001011011111001010000000000
110000000001001000000000010000000000000000000000000000
000001000110100001000011010000000000000000000000000000

.logic_tile 10 6
000001000110000001000000000111101100111111100000000010
000000101010000000100011101111111110111111110000000000
001000000000101111100111011101101100110000000100000000
100000000000010101000111111011111000110111110000000100
000010000000000111000111101000011100010000100000000000
000001000000000000100111000101011010010100100000000000
000000000001001101000010100111101010110110010000000000
000000000000001001100000001101011111010110000000000000
000001000000011111100111011111011000111110100000000000
000010000000101011100010000111101100100000010000000000
000000000000000000000011100000001001000100000010000010
000000000110000000000000000011011010000110100001000000
000000000000000011100110011000011000000000000010000100
000000000010000000100011001001010000000100000000100000
110010000000000011100010110001111110000000000000000000
000000000000100000000010100000010000000001000000000000

.logic_tile 11 6
000000000001001000000110000000000001000000100100000000
000000100000000111000010110000001111000000000000000000
001000000001010000000000000000000000000000100100000000
100000000000001001000010010000001011000000000000000000
110000000000000001100010000001001110111111100010100000
010000000000001001000111101101111001111111110000100000
000000000000000001100110000111011001100011110000000000
000010000001001111000010010101101010010001010000000000
000000001111011001000000001111001101111111110000000001
000000000000100001100010001101101010101111110001000000
000000000000000000010000001001101110100110000000000000
000001000000000000000000000111001010110110100000000000
000000000000000111000111011101011110010100000000000000
000000000000000000100011001001011010111001110000000000
000000001010001000000010000001001101011001000000000000
000010100000100011000110010101001011101111000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000001000000000
000010000000000000000000000000001101000000000000001000
000000101010010000000000000000000001000000001000000000
000000000100100000000000000000001111000000000000000000
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000000000110011000000000000
000010000000000000000000000000001000001100111000000000
000000000010000000000000000000001101110011000000000000
000000000000000101100110100111001000001100111000000000
000000000000100000000010000000100000110011000000000000
000000000000100000000000000111101000001100111000000000
000000000001000000000000000000000000110011000000000000
000000000010001000000000010011001000001100111000000000
000001001110100101000010100000000000110011000000000000
000000000110001101100000000000001001001100111000000000
000000000000000101000010000000001110110011000000000000

.logic_tile 13 6
000000100000000000000111100000001011000100000110000000
000000000000000000000000000101011000010100100000000000
001001001010000101100110110001111000001001000100100000
100010000010000111000010101001100000000101000000000000
110000001010000001000110110111011011000100000110000000
010000000000000000000010100000101000101000010000000000
000000100000101111100000001101011000001001000110000000
000000100010010101100000000011100000000101000000000000
000000100000100001100000001000011001010100000100000000
000000000000000000100010010001011010010000100001000000
000000000000000011100011101111011000001001000100000000
000000000110001001000000000001000000001010000000000100
000000000100000111000000011011101101100010000000000000
000000000000000000000011100011101110001000100000000010
000010100000000001100000000111100000000010000010000000
000000000000000000100000000000000000000000000000000000

.logic_tile 14 6
000000000000100000000000011000001011010000000110000001
000000100101001111000011101101001010010010100000000000
001000000001001111100111100111000000000010000000000000
100000000000001011100100000000000000000000000000000001
110000000010100000000000000001101011010000000110000001
010000000011001111000000000000001000100001010000000000
000000000001000001000111000000011110000010000000000000
000000000000001001100100000000010000000000000000000001
000000001100000000000000010111111011110011000000000000
000000100000000000000011110111001111000000000000000000
000000000000000000000111000001000000000001110110100000
000000000000000000010111110101101110000000010000000000
000001000000000001100000010111011100001000000100000000
000011100100101111100011100001110000001101000001000010
000000000000100000000110001001011100001000000100000000
000000000000010001000100001001010000001110000010000010

.logic_tile 15 6
000000000000100000000110010111101000001100111000000000
000000000001010000000011110000101101110011000000010000
001000001100101000000000000011001001001100111000000000
100001000001001111000000000000101101110011000000000000
010000001110000011100000000011001000001100111000000000
010000000000000000100000000000101101110011000000000000
000000001110000001100000010101101000001100111000000000
000000000001000000000011110000001111110011000000000000
000000000000000000000110000000001000001100110000000000
000010001010000000000111110101001101110011000000000100
000000000001010000000110000000000001000000000100000000
000001000001010000010000001001001011000010000010000000
000001000000001001100000000111011010000000000100000000
000000100000000001000011110000010000000001000010000000
010000001110000000000000010000001111000100000100000000
010000000000000000000010000000001011000000000010000000

.logic_tile 16 6
000010100000000111100000001111101111111001010110000000
000000000000000000100000000111101100110000000001000001
001000000000000000000111110101100000000010000000000000
100000000000000000000010100000100000000000000000000000
110000000000000000000000000111000000000010000000000000
110000000000000000000000000000100000000000000000000000
000000000000001101100110100000000000000010000000000000
000000000000001111000000000000001000000000000000000000
000010000000000000010000000000011010000010000000000000
000000000000000000000000000000000000000000000000000000
000001000010100000010000000001100000000010000000000000
000010100001011111010000000000100000000000000000000000
000000000000001000000011101000000000000010000000000000
000000000000000001000011110101000000000000000000000000
110000000000000111000000000000000001000010000000000000
000000000000000000100011110000001001000000000000000000

.logic_tile 17 6
000000000000000101100110100000000001000000001000000000
000000000000000000000000000000001011000000000000010000
000000001100100101100000000000000000000000001000000000
000000000000010000000000000000001011000000000000000000
000000000000000000000000010001100000000000001000000000
000000000000000000000010100000000000000000000000000000
000010000000001000000110110000000000000000001000000000
000000000000000101000010100000001000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000001100000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000100000100000000000000000001000111100001000000000
000000000001010000000000000000000000111100000001100000

.logic_tile 18 6
000000000000000000000010100011000001000000001000000000
000000000000000000000110110000001111000000000000010000
000000000000000101000000000011000000000000001000000000
000000000000000000100000000000101101000000000000000000
000000100110000000000011100101100001000000001000000000
000001100000000000000100000000001100000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000001111000010110000101011000000000000000000
000000000000000111000111000001000000000000001000000000
000000001010000000000010110000101110000000000000000000
000000000000000000000111100001000001000000001000000000
000000000000001101000100000000101101000000000000000000
000000000000000111100000000001100001000000001000000000
000000000000000000100000000000001110000000000000000000
000000001110000011100010100000001000111100001000000000
000000000000000000000100000000000000111100000000000010

.ramt_tile 19 6
000000010001010000000000000000000000000000
000000010000000000000000000000000000000000
101001010000000000000000000000000000000000
000000010000000000000000000000000000000000
010000000001000000000011100000000000000000
110000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000100
000001001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
110000000000000111000000000000000000000000
110000000000000000100000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000001000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000110100000000000000000000000000000110000110000001000
000100000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000110100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000010111100110000011011110000010000100000000
110000000000100000000000000000110000000000000000100000

.logic_tile 2 7
000000000000000101000000000111100001000000100000000000
000000000000001001000000000001101000000000000000000001
001001000000001000000000000000000000000000000100000000
100000000000001011000000000001000000000010000000000000
110000000000000000000000010000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000010000000000000000000000111100000000001000000000000
000001000000000001000000001111100000000011000000100010
000000000001010000000000011101011010000010000000000000
000000000000000000000011011011100000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
110010100000000000000111010000000000000000000000000000
100000000000000000000111010000000000000000000000000000

.logic_tile 3 7
000011000101000101100000010101111111000010000011000000
000000001010000000000011100000101010000000000001000000
001000000000000000000010101101011011111101110010000000
100000000000000000000100001101001110111110100000100000
110001000001000011100000000001000000000000000100000000
110010100010100000000000000000000000000001000000000010
000100000000000001000110010101100001000000100000000000
000000000000001101100011110000101001000001010000000000
000000000000000000000111010000011010000010000000000000
000000000000000000000111001001001101000000000000000000
000000000000000000000000011011000001000000100010000000
000000000000000011000011010101101011000000000000000000
000000000001000101000111101000011000010100000010000000
000000000000000000100100001011011110010100100000000000
110000000000011000000000000011100000000001000000000000
000000000000100001000000001011000000000000000000000000

.logic_tile 4 7
000000000001001000000000010011101010000110100000000001
000000100000001011000010010111001001000010100000000000
001000100000001101100110001101011011000000000100000000
100001000000000111100110100001011011000000010010000000
010000000000001001100010110011111110000110100000000000
100000000000001111100011111001011011000110000000000010
000010000000000101000111111101101111000000000100000000
000000000000000000000011111101111110000000010010000000
000000000000001001000111011000001100000110000000000000
000000000000000111100011100001000000000100000000000100
000001000000000101000000000001111010010110000100000111
000000000000000000100000000000101011001001000000000000
000000000000100011100011100011011000100000000100000000
000000000000000000000100000001111100000000000000000100
000010100000000000000000001101101101000000000110000000
000000000001010001000011101101111110000000100000000000

.logic_tile 5 7
000000000000101000000011110101011101000000000010100010
000000000001010111000110000000101001101000010001100110
001010100000001000000000001001111000000010000000000000
100001000010000101000011100011100000000000000000000000
000000000000001111100000000001011100100001010110100000
000000000000001101100010111111101001010001100000000100
000000000000000011100000010011111011000010000000000010
000010000001001111100011110000101101001001000000000000
000000000110001000000110010011001010000001000000000100
000000000000000001000111000011100000001011000000000000
000010100101000101000110010001001101000100000000000000
000001000010100000100010010000001010001001010010000000
000000000000001011100011100101101110000000000000000000
000000000000000011100100000111101101000001000010000000
110010000001000001000000001101011110001001000000000000
000001000001100000000010001111000000001000000000000000

.ramb_tile 6 7
000001001100000000000000000000000000000000
000000010000000000000011011011000000000000
001000000000000000000110101000000000000000
100000000000001111000100000011000000000000
010000000000000001000011101000000000000000
010001000001000000000100000011000000000000
000010100000000000000000001000000000000000
000011100000000000000000001001000000000000
000000000000100111100011100000000000010000
000000100001000000100110000101000000000000
000000000000001011000010001000000000000000
000000000000001111000100001011001110000000
000000000110000000000000001000000000000000
000000000000000111000000000111001011000000
010000000110100011100000000000000000000000
010000000001000000100000001011001100000000

.logic_tile 7 7
000000000000000000000111100000000000000000100100100000
000000000000000111000100000000001101000000000001000100
001000000000000000000111000000011000000100000111000010
100000000010010000000011110000010000000000000010100000
000000000100001001100010011101000000000010100010000000
000001000000100001100111101101001111000000010000000000
000000001111010000000010110101001111101000010000000000
000000000000010000000010011011101011000000010000000000
000010100000010011100111110001101010000010000011000000
000001001110100000100111100000110000000000000000000000
000001000010000000000000010111001010101011110000000000
000010001110000000000011001011001001100010110000000000
000000000000000001000011100111011011001000000000000000
000000000110000000100010000001111101010100100000000000
000000000111110000000111100111101010101011110000000000
000000100000100000000000000011101111000111010000000000

.logic_tile 8 7
000010001010000101000011010000011000000010000000000000
000001001100000111000110010000011101000000000000000000
001000000000000111000111100001011011000001100000000000
100000001000000000000100000001011011000110010000000000
010000000000010011100110110001011011000101010000000000
110000000000100111000111000001011011000101000000000000
000001000100000001100010001101001000000001010000000000
000011000000000000000110100001011010100001010000000000
000001000100000001100000011111001111000101000100000000
000000000000000000000011100011101110000110000011000010
000000000000001000000000010101101110001100000110000000
000000000000000001000010000111011001001101000000100110
000000000000001000000110011111001101010000100100000001
000000000000000001000010000111001101000001010000100000
000000100000010111000110000111111110010100100100000000
000001000000000000100000001101011110000100000010000010

.logic_tile 9 7
000000000000001111100000000011111011110111110001000000
000000001000001111100000000101011101111111110010000000
001000000000000000000110101001011110001001110000000000
100000000000100000000100001001011111001010110000000000
110000000000100001100111110111111100100111110000000000
000010100000010000000110001101111110110111110000000001
000000001010001000000000000000000001000010000010000000
000010000000000111000010100011001111000000100000100001
000000000000000001100000000000000001000000100110000000
000000000000000000100011110000001100000000000000000000
000101000000000111100111000000011110000100000100000001
000100100000001001000010000000000000000000000000000001
000000000010000001100000000101011110000010000000000000
000000000000000000100010000000100000000000000000000100
000000000000001101000010010000001101010100100010000000
000010001001001011000110010001011010000100000000000000

.logic_tile 10 7
000000001000011001000011110000000001000010000000100000
000000000000101011100010101001001011000000000000000000
001000000000010111100111100000000000000000000000000000
100000001010100101100010010000000000000000000000000000
110001000000000101000111110011101000010101110000000000
110010000000001101100110000001111110010100100000000000
000001001000001000000010011011011110111001110000000000
000010101110001001000111011111111111111000110010000000
000000001110001001100000011001001010000001110111000001
000000001110001011100010011001001011001011110001000100
000000100000001000000011101011111111000001000000000000
000000001000101001000000000001011010101001000000000000
000000000000000111100010010101011011111111100010000000
000000000000000000100010110011111000111111110000000010
000000000000000000000011100000001011000110100000000000
000000000000000000000111110011001001000000100000000001

.logic_tile 11 7
000000000000001001100011110101100000000000000100000000
000000000000001111000111110000100000000001000000000000
001000001000000001100011111111101110010001010000000000
100001000000000000000010000011111101100011110000000000
010010000000001000000000000101011100001101010000000000
010001001010001101000011100011001111001101100000000000
000000000000000111000111010001000000000000000100000000
000000000000000000000111110000000000000001000000000000
000100000000001000000110011000000000000000000100000000
000010000100000001000011110111000000000010000001000000
000000001000000001000000001111011010110110110000000000
000001000000000000000010000011001001010100000000000000
000000000000000001000010001001011001111111110000000000
000000000000000000000000001101001101011111110000000001
000010000100000001000010001001101100110111110000000000
000010100000000000000000001001111011111001010000000000

.logic_tile 12 7
000100000000000000000000000000001000001100111000000000
000000000000000000000000000000001010110011000001010000
000100000000000000000111010000001001001100111000100000
000100000100000000000111100000001001110011000000000000
000001000000001111100000000000001001001100111000000000
000010000000001111100000000000001001110011000010000000
000000000001010111100111110000001001001100111000000000
000000001000000000100011110000001011110011000010000000
000000000100000000000000000101001000001100111000000100
000000000000000000000000000000000000110011000000000000
000000000000000000000111000000001001001100111000000100
000000000000100000000100000000001101110011000000000000
000001000000000000000000000000001001001100111000000000
000000100000010000000000000000001010110011000000000001
000000000000000000000000000101101000001100111000000000
000000000000100000000000000000100000110011000000000001

.logic_tile 13 7
000001000000101000000000000000001010000010000010000000
000010100011011011000011100000010000000000000000000000
001000001100100000000111100001000000000010000000000000
100001000001000000000000000000000000000000000001000000
010000101110000111000000011000000000000000000100000000
010000000000000000100011001101000000000010000000000001
000000100000001000000011111000000000000010000000000000
000000000000100011000111000101000000000000000000000010
000001000000001000000000000101100000000010000010000000
000010000000000011000000000000100000000000000000000000
000011100000100000000111000011001011100010000000000000
000010000001000000000100001101001001001000100000000000
000000000000000000000000000011100000000000000100000000
000010000000000000000000000000100000000001000010000000
000000000000000000000000000000000001000000100101000000
000000000001010001000000000000001110000000000000000000

.logic_tile 14 7
000000000001011001000111111101001110100000000000000000
000000001000101111100010000111111110000000000000000010
001000000000000101100111110101001001100000000000000000
100000001001011001000011011011111111000000000000000000
110001000000000111100010101101001110100010000000000000
110000100000000111100110111001001100001000100000000000
000000100010000111000000001000011010010000000100000000
000001000001000101100010000111001100010110000001000000
000000000000001111100110100001111010100010000000000000
000000000000000111000011100101111000000100010000000000
000000000001001011100000000011011001100010000000000000
000001000100000001100011110001101100000100010000000000
000000000000000001100111011001111011100000000000000000
000001000000001111000010101111001100000000000001000000
000000000110000001100110110011100000000001010100000000
000000000001001111000010101001101100000001100001000001

.logic_tile 15 7
000000000000000001000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
001100001101100000000000000000001100010100000110000001
100001000000001001000000000101011101010000100000000000
010000000000000000000011101111101100001100110000000000
110000000000000001000000000111001100000000000000000000
000000100100000111000000011011111110000100010000000000
000000000000010000000011100011111000100010000000000000
000010000000000001000010010000000001000010000000000000
000000100000001001000111110000001000000000000000000000
000000001010100101000010100111000001000000010100000101
000000000000000101000010100101001111000001110000000000
000001100000000111100111101111011011100010000000000000
000010000000001111000010100011111000000100010000000000
000010100000001001000111011111011010000100010000000000
000000000000000111100011111011101110100010000000000000

.logic_tile 16 7
000001000010000000000000000000011010000010000000000000
000000000000000000000000000000000000000000000000100000
001001000000100011000111000000011000000010000000000000
100000100001000000000111110000010000000000000000000001
110000000110000000000000000000000001000010000000000000
110000000000000000000000000000001011000000000000100000
000000000000000000000010000000000001000010000110000001
000000000000101111000100000000001100000000000001100100
000000100000000000000000000001100001000000100001000000
000011000100000000000000000000101111000001010000000000
000000000000100011000010000000000001000010000010000000
000000000001000000100100000000001101000000000000000000
000000100100000000000111100000000000000000000000000000
000001000001010000000100000000000000000000000000000000
110000000000000001000010101000000000000010000000000100
110000000000000000000000000001000000000000000000000000

.logic_tile 17 7
000010000000000001100011110000000001000010000000000000
000000000000000000000111100000001101000000000000000010
001000001110000111100000010001100000000010000000000000
100000000000000000000010000000100000000000000000000010
010001000001000000000110100001000000000010000000000000
110000000000100000000100000000100000000000000000000000
000000000000100000000000001000000000000010000000000000
000000000001010000000000001011000000000000000000000010
000011100100000000000000000000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000001110100000000010100000000001000010000000000000
000000000001010000000110110000001110000000000000000010
000000000010000000000000000001000000000000000110000000
000000000000000000000000000000000000000001000000000010
010000001110100000000000000000000001000010000000000000
000000000001011101000000000000001000000000000000000000

.logic_tile 18 7
000000000000010000000111110000011100000010000000100000
000000000000100000000111110000000000000000000000000000
000000001100000000000000000111000000000010000000000001
000000000000001111000000000000100000000000000000000000
000000000100000000000000000000001110000010000000000000
000010000000000000000000000000010000000000000000000000
000000000000100000000000000000000000000010000000000000
000000000001000000000000000000001100000000000000000000
000000100000000111000000000000001000000010000000000000
000001000000000000100000000000010000000000000000100000
000001000000000111000000000001100000000010000000000000
000000100000000000000000000000000000000000000000000000
000010000000000000000011110000000000000010000000000000
000000001010000000000011100000001001000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000011000000000000000000
000010010000001111000100000001000000000000
001000000000000000000000011000000000000000
100000000000000000000011101111000000000000
110010100000000000000010000000000000000000
110000000001010000000000001101000000000000
000000000000000011000000000000000000000000
000000000000000000100011111111000000000000
000011000000000000000011110000000000000000
000001000000000000000011001011000000001000
000000000000000000000111001000000000000000
000000000000000000000100001011001101000000
000000100000000111000010000000000001000000
000001000000000000000011100111001001000000
010000000000000000000000010000000001000000
110000000000000000000011001001001011000000

.logic_tile 20 7
000010000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000010101100000000001000100000000
000000000000000000000011101001000000000000000000100000
001010100000000001000000010001111110000010000010000000
100000000000000000100010000000100000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000100001001000000000000000000000000000000000000000
000001000000101001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010100000000000000000001001001110000000000100000000
000001000000000000000000000001111101100000000000000000
000000000000000000000011100011011000000001000100000000
000000000000000000000100001001101111000000000000100000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000011100010110000001101000000000110000000
000000000000000000000011011101011000010000000010000001
001000000000000000000000001001000000000000000000000000
100000000110000101000010110111100000000010000000000000
110010000000000011100111000001000001000010000000000000
110000000000000101000000001011101001000000000000000000
000000000000000000000000001011111100100000000100000000
000000001010000000000000000011101000000000000010000000
000000000000001000000010011111111100000000000100000000
000000000000001011000011010011101010100000000000000100
000000000001010011100000010011111101001000000110000000
000000000100100001000011100001101100000000000000000000
000000000000100000000011010011111111000000000100000000
000000000001000000000010000101011100000000100010000000
110000000000000000000000010011000000000000000000000000
000000000000000101000011100101001111000000100000000000

.logic_tile 3 8
000100001110001111100110100000000001000000100000000000
000100000001010111100000001111001011000000000000000001
001010000000000111000010110001111010000010000000000000
100001000110000000000010100000101001000000000000000000
010000000000000111000010110101001101010111110000000000
110000000000000000000010101111101011110111110000000000
000001000000000101100110100000011100010100100000000001
000010000000000000000000000000001101000000000001000000
000000000000000101100110000000011000000100000100000000
000000000000000000000100000000010000000000000000000100
000000000000000000000000000001001010001001000011000001
000000100110001101000000000001000000001000000010000100
000000000000000000000110100000011110000000100001000100
000010000000010000000000000000001000000000000001000100
110000000000000000000000000000000001000010100010000000
000000000000000001000000000011001000000000100000000001

.logic_tile 4 8
000001000000000000000010110111101011101001010000000000
000000000000000000000110011011111000010100100000000000
001000000000001101100000010011011000010111100000000000
100000000000100101000010001101011010001011100000000000
010000000000001101000011101001011010111100000000000000
110000100001010001100010111101101010110100000010000000
000000001010011000000110000101000001000000000000000000
000001001110001111000000001001001101000010000010000000
000000001000001000000000011001101111000110100000000000
000000000010000101000010100011011111000110000000000001
000000000000000001000110000001000000000000000100000000
000000001110000001100000000000100000000001000000100000
000000000000100101000000000111000000000000000000000000
000000000000000101000010000000001110000000010000000000
110010100000101000000010001000000001000000000000000000
000000000000000111000011100111001100000010000000000000

.logic_tile 5 8
000000001010000101000111011001001010101000010000000000
000001000001010101000110000101101010111100110000000000
001000000000000101000011110101000000000000100000000000
100010000000100000000010100000001010000000000000000000
110000000000100101000000000101101100000011110110000001
010000000000011101100000001001101100000111110011000011
000010000000000101100010010111101010110111110000000000
000001000100000000000110100101101111111010100000000000
000000001110001111000011101000011001010000000000000010
000000000000000001100011111101001100010110000000000001
000010000001000000000000000001000001000000100001000001
000001000000101101000000000111001001000001110000000000
000000001010100000000000000111001010111110110000000000
000000000001010001000010110101101000101001110000000000
110000000100000111000111000001100000000010000010000000
110000000110000000100100001011101000000011000000000000

.ramt_tile 6 8
000000010000100000000000000000000000000000
000000110000010000000000000000000000000000
101000110000001000000000000000000000000000
000001011110011111000000000000000000000000
110000000110000000000000000000000000000000
110000000000000000000000000000000000000000
000000000010010000000000000000000000000000
000000001110100000000000000000000000000000
000000000000000000000000000000000000000001
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000110100000000000000000000000000000
000000000000000000000010000000000000000000
000010100000010000000100000000000000000000
010000000001000000000000000000000000000000
010000000000000000010000000000000000000000

.logic_tile 7 8
000000000000000000000110000101100000000000000110000000
000000000000000000000011100000100000000001000010000100
001000000000000000000000001000000000000010000010000000
100010000000000000000000000101000000000000000010000000
000000000001010001000011100101001100010110110100000000
000000000000100000100110111111111001111111110010000000
000010100000100000000111110011100000000000000100000000
000000000000010101000011110000000000000001000010000000
000000000000000000000111100000000000000000000110000000
000000000000000000000100000101000000000010000000000100
000000000000101000000000000000000000000000000100000001
000000000000010101000000000111000000000010000010000000
000000000000001001000010101111101000000010000000000001
000010100000000111000000000111011011000000000000000000
000000000001011001100000000101101110000100000000000000
000000001000100001000000000000100000001001000000100000

.logic_tile 8 8
000000001010000011000111000001000000000000000100000010
000000000000000000000100000000000000000001000000000000
001000001010001000000000000000011110000100000110000000
100000000001000001000000000000010000000000000001000000
110000001001011000000110100000001100000100000100100000
000000000000101011000000000000000000000000000000000001
000000000001011011100000000000011000000100000110000000
000000000000101111100000000000000000000000000000000000
000011100011010011100000001111100000000000100000000000
000011001100000000000000001011101011000010110000000100
000000000000000000000000010000001110000100000100000000
000000000001000001000011110000010000000000000000000100
000000001110010000000111100111111010000000000000000001
000000100000100000000000000000000000000001000010000001
000000001010001000000010000011111010111101010000000000
000000000000001001000110100101001001111100010000000000

.logic_tile 9 8
000000000000100000000011111001111100111110110110000000
000000000000011011000111011001011000111001110000000100
001000000001001101100000010000000000000000000000000000
100000000000100001000010000000000000000000000000000000
010000000000100000000000011001001010000010100000000000
100010101100010000000011010011111110000011100000000100
000000000000000111000000000011000001000000010010000000
000000000000100101000011001011101110000001110000000000
000001000110000011100111001111001010000010100000000000
000010100000000000100010000011111110000011100000000000
000010100000101000000111001001011001101011110100000100
000011100001000011000100001011001010111011110010000000
000100000000000011100000011011001110000111000000000000
000010101100001111100011100011001001000011000000000000
010000000000010000000000001011101111000110000000000000
110010100010101111000011111111001011001011000010000000

.logic_tile 10 8
000000000000000000000000000101001111010110100000000000
000001000000100001000011111101001000100110100000000000
001010100000000101000111111011101011111111100100000000
100000000100000011100011100001001101111101010000000000
000000101001000001000111000101101010110110110000000000
000000000000001101000111101001111000010100000000000000
000000000001001111100000000011000000000000000110000000
000000000000001011100011110000100000000001000001000001
000000101110000101100000000000000001000000100110000010
000000000010000000000010110000001010000000000001000000
000000000000101000000011100000011001010100100010000000
000000000000010011000100000011011001000100000000000000
000010000000001111000000000101111010100011010000000000
000001000000000101000000000111011001010011010000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 8
000001001001010011100111110101101100101101010110000001
000000101010000111100111100001101001111101110000000101
001000000000000111000111101011011111110111110000000000
100000001000001001000110100101111001111111110000100001
110000000100000111000000001001001111110110010000000000
110010100000000000000011110011111011010110000000000000
000000000001010111100111110000011110010110000010000000
000000000000001101100010000000001110000000000010100000
000000101010000111100111010011111110010000110010000000
000000000010001101100110000111101100110100110010000000
000000000001001000000110000101111011111110100000000000
000000000000100011000100001001101000100000010000000000
000000000000000001000111100001001100000000000000000000
000000001010001001000110000000011010100000000000000000
110000000001010001000011101001111000110100010000000000
000000000000101111100111111111011011110110110010000000

.logic_tile 12 8
000010000100000111100000000000001000001100111010000000
000000100001010000100000000000001010110011000000010000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000000000110011000000000001
000110101000000111000111100101101000001100111010000000
000001000110000000100000000000100000110011000000000000
000000000000000000000000000000001001001100111010000000
000000000000000111000010010000001111110011000000000000
000011101110001000000000010101101000001100111000000000
000010000000100111000011010000000000110011000000000001
000000000000100000000000000101001000001100111000000100
000000001101010000000000000000100000110011000000000000
000010001001010000000000000000001000001100111000000000
000011100010000000000000000000001101110011000000100000
000000000000000000000000010000001000001100111000000000
000001000000000000000011000000001000110011000000100000

.logic_tile 13 8
000001100000000000000111111011111000111110100000000000
000000000000000111000011011111001000010000100000000000
001000000110000101000111100000000000000000000000000000
100000000100000000100000001111001011000010000001100001
010000000000000000000000000000001000000100000100000000
010000000100101111000010000000010000000000000010000000
000010000110000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000001
000000000000111000000110110000000000000010000000000000
000000000000010001000110000000001101000000000000000100
000000000000100111100111101011001111111111110010000100
000000001001010000000100001011001111011111110000000000
000000000000000111100000000000001010000100000100000000
000000000000000000100010000000000000000000000000000000
000000000000010000000111101000000000000010000000000000
000001000100000111000010001001001101000010100010000000

.logic_tile 14 8
000010000010000101100010100000000001000010000000000000
000000000000001001000110010000001001000000000000000000
001001001000100000000000011111111011001100110000000000
100000100101011101000011000101011110000000000000000000
110000000000000111100110101001011100100000000000000000
110010100010000000100000000001101110000000000000000000
000000000000001011100011110001001011100010000000000000
000001000000100011100010100011001101000100010000000000
000000001000010011100111000000000001000010000000000000
000000000000000000100000000000001110000000000000000000
000001000000100001100110000001001011100010100000000000
000010101001011111000100001011111011010100010000000000
000000100001000001100011101001000001000011010100100000
000001000000100000000100000011001010000011111010000111
110000101110000101100010000111100000000010000000000000
000000000000100001100000000000100000000000000000000000

.logic_tile 15 8
000000000000001000000111000101100001000000001000000000
000000000000000101000100000000001001000000000000001000
000100000000010000000000010101100000000000001000000000
000001000010000101000011110000001001000000000000000000
000010000000000000000000000111000001000000001000000000
000000000010100101000011100000101000000000000000000000
000000000001011111100111000101100000000000001000000000
000000000010000101000100000000101101000000000000000000
000010000000000000000110100111100000000000001000000000
000001000000000000000000000000001000000000000000000000
000010100001000000000000010111100000000000001000000000
000000001000000000000010100000001011000000000000000000
000000000110001000000000010101000001000000001000000000
000000000000001011000010100000001101000000000000000000
000000000000001101100110100111100000000000001000000000
000001001100000101000000000000101110000000000000000000

.logic_tile 16 8
000000000000010000000000000011100000000000001000000000
000000001010000000000000000000100000000000000000001000
001000000000001000000000010001100000000000001000000000
100001000000000001000010010000100000000000000000000000
000000000000000000000110010101001000001100111100000000
000000000000000000000010000000100000110011000000000010
000000100000010001100000000101001000001100111110000000
000000000001000000000000000000100000110011000000000010
000000000000000000000000000000001001001100111100000000
000000001010000000000000000000001000110011000000000000
000010100000100000010110100101101000001100111100000100
000000000111000000000000000000000000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
010000000001000000000110010111101000001100111100000000
000001000000010000000010000000100000110011000000000000

.logic_tile 17 8
000100000000000000000000000000000000000000000000000000
000000000000100000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000010000000000001
000000000000000000000000000000001110000000000000000000
000000000000100000000000001000000000000010000000000000
000000000001010000000000001111000000000000000000000010
000000000000010000000000000000000001000010000000000000
000000000000100000000000000000001110000000000000000010
000000101110000111000110000000000001000010000000000000
000000000000000000000000000000001100000000000000000010
000000000000000101000000000000001110000010000000000000
000000000000000000100010110000010000000000000000000010
010010001010100101000000001001000000001100110100000000
000000000101010000100010111011100000110011000001100000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
101000010000000000000000000000000000000000
000000010000000000000000000000000000000000
110000000000000000000000000000000000000000
110000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000100000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000010000000000000000000
000000000000000000000100000000000000000000
110000000000000111000000000000000000000000
110000000000000000100000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100001000000000000000000000000110000110000001000
000000000110100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000010000000000000000000000110000110000001000
000000000110100000000000000000000000110000110000000000
000100000100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000001000000010100000000000000010000100100000
000000000000000001000110010000001000000000000000000000
001000000000000000000010100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010000000000100001100000000000000000000000000000000000
010010000001000000100010110000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000010101110001000000000000001000000000000000000000000
000000000000000101000000000000101100000001000000000000
000010100000000000000000001000001110010000100000000000
000000000000000000000000001101011011010000000000000000
000000000000000101000111000000000000000000100000000000
000000000000000000000100000101001110000000000000000000
110000000001000111100000001000011010000010000000000000
110000000000100000100000001001010000000000000001000000

.logic_tile 2 9
000001000000100101000110010001001100010000000000000000
000000000000010000000010000000101110000000000000000000
001000000000001011000000000000000001000000100100000000
100000000000000001100000000000001110000000000000000000
000000000000000101000000001001101101001110000000000000
000000000000000000100000000001011100001111000000000000
000000000000001101100110000000011100000100000100000000
000000000000000101000000000000010000000000000000000000
000000000000000001100110100000000000000000100100000000
000010000000000000000010111001001101000000000010000001
000000000000100001100010111111111011111001010111000001
000000000000001101000111000101101100110000000011000111
000000000000000111100000000001000000000000010100000101
000000000000000000000000001011001010000000000010000100
000000000000001000000010001101111011101000010110000001
000000000000000101000000001011101010111000100000100001

.logic_tile 3 9
000000000101000011100000010101101101000100000000000000
000000000000000001100010010000001100000000000010100100
001000000000000000000000001001000000000001110000000000
100000000000000000000000001111001010000011110000000000
000000000000001001100000001000000000000000000100000000
000000000000001111100000001011000000000010000000000000
000000000000001101100000000000001010000010000000000010
000000001110000011000000001011000000000000000001100000
000000000000010001000011100001011110011101000111000101
000000000000000000000100001111001001011110100010000000
000010000000000101100000010000000001000000100100000000
000001001000000001000010100000001100000000000000000001
000000000000001001100010101000000001000010000001000101
000000000100000001000100000101001110000000000010000000
000000000000001101000000000000001110000000000010000001
000000000000000101100010000111000000000010000001000110

.logic_tile 4 9
000100000000100000000110110101101111001001000000000000
000100000000010001000010101101001010000010100000000000
001000000000000101100000000001011101000001000000000000
100000000000000111000000000011011111000000000000000000
110010001110000000000010110111101111000111000110000000
010000000000100000000110001111011111001001001000000001
000000000000001001100111101011111101000010100000000000
000000000000000001100000001011101100000001100000000000
000001000110000001100000010101001000000000000000000000
000010100000000000100010010000110000001000000010100000
000100000000000101000111001000011011010000000000000000
000101000010000101000111110001011010010110000000000100
000001001010000111000010000101100000000001110000100000
000010000000101101000011110111001001000000100000000000
010000000001001000000110001000011010010000100000000000
010010001100000111000110000101001110010100000000000100

.logic_tile 5 9
000000001010001000000010110001001011110111110110100000
000000000001010101000011100101101111110110100000000000
001000000000000101100000000111101111111111010100100000
100000000000000101000010111111101011101111010000000001
010000000000001101000111110011111001000000000000000000
110010100000011011000110000001101110100001000000000000
000000000000001111100110100001101101100010000000000000
000000001010000101000010100011001111000100010000000000
000000000010000001000110001000011011010000000000000101
000000000001010111000010111011001010010010100000000000
000000000000000000000110000001000000000000100000000000
000000000100011001000010010101101110000010110000000001
000010100000100011100010110011001011010111110000000100
000001000000011001000111001111111011110111110000000000
110000000000000001000111011011011001101111100000000000
010000000000001001000011110111111010100000100000000000

.ramb_tile 6 9
000000000010100001000000000000000000000000
000000010001010000100010001001000000000000
001010100001001000000011100000000000000000
100001000000101111000000000011000000000000
010001000000000000000111101000000000000000
110010001110100000000100001101000000000000
000000100000000011100010001000000000000000
000100000000010000100100000111000000000000
000000000000000011000010000000000000000000
000000000000000000000100000111000000100000
000010000000000000000000000000000001000000
000000000000000000000000001111001001000000
000000001000100001000000001000000001000000
000010100000010000000010000101001111000000
010000000000100000000111000000000000000000
010000000000000001000000001011001000000000

.logic_tile 7 9
000001001001010001000011100011111110001100110000000000
000010000000000000100100000111010000110011000000000000
001000000000011000000000010000001110001100110000000000
100000001011110001000010000000001110110011000000000000
010001001010001001100111010011101110001011000000000000
110010000000000001000011000111101111001101000000000000
000000000000000000000111110101011101101000000000000000
000000000000000000000111010101001011011000000000000000
000010000000000111000011101101001101101000000110000000
000000001110000000100110001101111000010000100010000001
000000000000001101000010001011011110000011100000000100
000010000000000101000111100111111000000011000000000000
000000100100001111000110001011001011100000010110000000
000001000000000101000000001001011011100000100000100001
110000001010000000000011101011011100101100000000000000
000000000000000001000011110111111001111100000000000001

.logic_tile 8 9
000100000100000111000000000011011110010100000110000000
000000001110000000100011100000111110100000010010000001
001001000000000000000011100101101101000000000000000000
100010000000000111000000000000111100001000010000000010
010010100000101111000000010111001100001001000110000000
010001001110010001100011011011010000001010000010000000
000000100000001111000011000011011110110110100000000000
000000000000000111000000000101011000110000110000000000
000000000110001011100011110101111101000000000010000000
000010100010000011000111110101011111010000000010000000
000000000000001101100111000111111100010000000101000001
000000000000000011000110010000011101101001000010000010
000000000000101111000000001011000000000000000011000001
000000000000011111100000000011000000000001000000000000
000000000000000011100010111101111000010110100000000000
000000000001010000000111111001001011000010000000000000

.logic_tile 9 9
000100000000000001000110010011100000000010000000000000
000000100000000000100111101001000000000000000000000000
001000000000000101000000000011011110101011110000000000
100000000000000000100011100101111100110111110000000001
110000000100101000000011100101101001010100000010000000
100000000001000001000000000000111101001001000000000000
000000000000000011100011101101101010100110000000000000
000000000000000000100010011011111000111001010000000000
000000000111010111000011111011100001000001000000000000
000001001011100000000010101011001001000011000000000000
000000000000001001000011110000000000000000000110000100
000000101000000101000110101011000000000010000000000000
000001000000100000000110001001111110111111110000000000
000000100001000000000000000111001111011111110000100000
110001001000000011100110000011111011010100100010000000
000010000000001001100100000000001011001000000010000000

.logic_tile 10 9
000001000000101111100000000101101111100000000100000000
000010000001001011100011100111001101111011110000000000
001000000001001000000110000000000000000000000000000000
100001000000000011000010100000000000000000000000000000
110000001000001000000111100001011111010000110000000000
100000000000001011000010101001001000000000010000000000
000000000001001111000011111101111010001001110000000000
000000000001101001000011011111011111000101110000000000
000000001010000111000110000011001010110111110000000000
000010100000000000100000000001111111111111110010000000
000001000000000000000110100011111111100011110000000000
000000100000001111000011000011011011010110100000000000
000000001010100111100010010001101011111111110000000001
000010001100011001100111011111101001011111110000000000
110000100001010000000111110101101011010100000000000000
000000001000000001000110101111111101110110110000000000

.logic_tile 11 9
000010100011000000000010010001101100111111100010000000
000001100000001101000111100001111001111111110000000001
001000000001000101000111101111011011111111110000000000
100000000010001111000100000001101001101111110001000000
010000000000000011100110000111000000000000000100000000
110000001100000000100010000000000000000001000000000000
000000000000000101000000000111000000000001000000000000
000000000000100000100010011001000000000000000000000000
000011100000000111000011101111011101010101110000000000
000011000001000000000000001111101101101000010000000000
000000000110000001000000010101011001100011010000000000
000000000110000000100011010011001100010011010010000000
000000000000001111100011110101100000000000000100000000
000000001100001011000010000000100000000001000000000000
000000100000000000000010000000000000000000000100000000
000000000000000000000100001101000000000010000000000000

.logic_tile 12 9
000000000000000000000000000101001000001100111000000000
000000100000101101000000000000100000110011000000010000
000010100000100000000000000001001000001100111000000000
000000000000010000000000000000000000110011000000000000
001000000001010000000000000011101000001100111000000000
000100000000100000000010110000000000110011000000000000
000010000000000000000010100000001001001100111000000000
000000001010000000000110110000001101110011000000000000
000000100110100000000000010000001001001100111000000000
000000000000010000000010100000001101110011000000000000
000000000000000101100110110011001000001100111000000000
000001001000100000000010100000100000110011000000000000
000000001110000000000000000101101000001100111000000000
000000000010000000000000000000100000110011000000000000
000000100001000000000000000101101000001100110000000000
000000001000000000000000000000100000110011000000000000

.logic_tile 13 9
000000000000000011100110100101001110000010000000000000
000100000000100000000011110000000000001001000010000000
001000000000000101100000001011111111111010100000000000
100000000010001111000000000011101011100001010000000001
010010000000001111000111010111011001010100000100000000
110001000000000111000010100000001000100000010000000000
000001000001001000000000010000001010000000000000000000
000010000000000101000011000101000000000100000001000000
000100000000100000000000001001011101100011010000000000
000100000000010000000000001111001110010011010000000000
000011100000000001000000010111000000000001010100000000
000011001000000000100010001101101110000010010000000000
000010000000100111000010000111011010001101000100000000
000000000010010001010000000111000000000100000000000000
000000000000000001000110000001000000000001110100000000
000100000000100000100000000111101001000000010000000000

.logic_tile 14 9
000010000000000011100000011000000000000000000100000001
000001000010100000100011111001000000000010000010000010
001000100000000000000000001000000000000010000000000000
100000000000100000000011001111000000000000000000000000
110000001011001000000010000001000000000010000000000000
010000000000001101000000000000000000000000000000000000
000000000000001111000000001111111011110100010000000000
000001001100000111000000001111101110111001010000000000
000001000110000000000010010011011011000100010000000000
000010001100001101000011110011101101010001000000000000
000000000000000000000011100000001010000010000000000000
000001000000000000000110000000010000000000000000000000
000000000000000000000000000011100000000000000100100000
000000101000100000000000000000100000000001000001100000
000000100000000000000010110001001010100010000000000000
000001000010000001000110010101111000001000100000000000

.logic_tile 15 9
000000000000000011100111000111000000000000001000000000
000000000000000000100100000000001011000000000000010000
000000000001010011100000000111000000000000001000000000
000000000000100000000000000000001000000000000000000000
000000000000000000000011110001000000000000001000000000
000000000010000000000010100000101101000000000000000000
000000101100000101100000000111100000000000001000000000
000101000000010000000000000000101101000000000000000000
000000000000000000000110110001100001000000001000000000
000000000001010001000010100000001100000000000000000000
000000100000001101100110110101100001000000001000000000
000000000000100101000010100000001100000000000000000000
000000000000001101100000000101000001000000001000000000
000000000000000101000000000000101101000000000000000000
000000000001000000000110000011000001000000001000000000
000000000010000000000100000000001101000000000000000000

.logic_tile 16 9
000000000001010001100000000000001000001100111100100000
000000000000000000000000000000001100110011000001010000
001000000000100000000000010000001000001100111100000000
100001000011010000000010000000001000110011000001000000
000001000000000000000000000000001000001100111100000000
000010000000000000000000000000001101110011000001000000
000000100000101000000000000111001000001100111110000000
000000000001000001000000000000100000110011000000000010
000000000000001000000000010101101000001100111100000000
000000000000000001000010000000000000110011000001000010
000000000000000001100000000000001001001100111100000000
000100001000000000000000000000001100110011000001000000
000000000001000000000110000000001001001100111101000000
000000000000100000000000000000001001110011000000000000
010000000000100000000110000111101000001100111100000000
000000000001000000000000000000100000110011000000000110

.logic_tile 17 9
000000000000000000000000001000000000000000000100100000
000000000000010000000000000001000000000010000000100000
001000000000100000000000010001100000000000000100000100
100000000001011111000011100000100000000001000000100010
110000000100010000000000001000000000000010000000000000
010000000000000000000000001111000000000000000000000010
000000001110000011100000000000001100000010000000000000
000010100000000000100010110000000000000000000000000010
000000100000000000000000010000001110000100000100000001
000001000000001101000011110000000000000000000000100010
000010100000001000000111000011100000000000000100000001
000001000000001111000100000000000000000001000000100000
000000000000000000000000000000011100000100000100000001
000000000000000001000011100000010000000000000000100010
000000000000000001000010100111111011010100000000000000
000000000000100000100100001111001011111001110001000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000000000001010000000011101000000000000000
000000010000000001000000001111000000000000
001000000000000000000111000000000000000000
100000000000000000000111111101000000000000
110000000000000111000000010000000000000000
110000000000000000000011100001000000000000
000000000000001111100000001000000000000000
000000000000001011000000000101000000000000
000011100000000000000010001000000000000000
000000000000000000000111111001000000010000
000000000000000000000000001000000000000000
000000000000000000000000001001001001000000
000000000100000000000011100000000000000000
000000000000000000000100000101001101000000
010000000000000000000111010000000001000000
110000000000000000000011001011001111000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100100001010000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000010000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000001110000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000001001000111111101101111000010000000000000
000000000000001001000011110101011001001001000010000000
001000000000000000000111001001111110000110100000000000
100000001100000000000010101011101001000000000000000000
110000000000000011100000000000011100000010000000000000
110000000000000000000011100000011000000000000000000000
000000000000000001100000011000000001000000100010000001
000000000000001101000010011011001011000000000010000001
000000000000000011100000010101101101001001000000000000
000000000000010000000011000101101100101001000000000000
000000000001000000000111101111101000101000000000000000
000000000000100101000100000111011001110100000000000000
000000000000000000000110110001000000000000000100000000
000000001010010000000111010000000000000001000000000010
000000000000001101100000001011011100000000000000000000
000000000000000001000000001001101011000100000000000000

.logic_tile 2 10
000000001100001101100000011000011100010100100110000000
000000000000000011000010100111011000010110100010000000
001000000000000101000010100011101110001111000100100000
100000000000000101000000000001111010001101000010100010
000000000100000001100110010111101110001101000100000000
000000000000000101100111110111100000001111000000000100
000000000000010000000000001101011111000001010000000000
000000000000001111000000000001111001000000010000000000
000000000000000000000000001101011010001001000100000000
000000001010000000000000000011000000001011000000100000
000000000000001000000010111000001000000100000101100111
000000000000000001000110000111010000000000000011100100
000001000000000101000110001000001010000000000000000000
000010100000001101100000000001011011010010100000000000
000000001110000101000011110101000000000000000100000000
000000001100001101100111010000000000000001000000000000

.logic_tile 3 10
000000000000000001100000000000000001000000100100000010
000000000000001111000010100000001011000000000000000000
001010000000001000000110100000011000000100000100000000
100000000000000111000011110000010000000000000010000000
000001001100100000000000010001111110010110000000000001
000010100001000000000011001001101111010110100000000000
000000000000000000000110000000011111000010000000000000
000000000000000000000100000001001101000000000000000000
000000001000000000000010001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000101100110010000000001000000100100000000
000000001000000000000010100000001100000000000000000000
000000000000000000000110000011001011000010100000000100
000000000000000000000000000001111000000011010000000000
000000000000011001100110100011100000000000000100000000
000000000000000001000000000000100000000001000000000000

.logic_tile 4 10
000000000000000000000110001001101110000000100000000000
000000000000000000000000000011101110100000000000000000
001000000000000001100110000001111011100010110000000000
100000000000000101100011111101011000011101000000000000
110000000010000000000000010111001101101000010110000010
110000000000001111000010001011101111111000100000000000
000010100000001101100110100001111110111001010110000000
000000000000000101000000001111111001110000000000000000
000000001010100001000000011001001011000000010000000000
000000000001010000000010000101101000001001010000000000
000000001011011000000111100101111000010000000000000000
000000001000100001000100000000001010100001010000000001
000000000010001001100111001001100001000001110000000000
000010100000000111000011110001001011000000010000000001
110100001110000000000011101000011001010000000000000000
000100001000000000000100000101001101010010100000000001

.logic_tile 5 10
000000000100000101100111001011101001100010000000000000
000000000001011001100000000001111101001000100000000000
001000000110000000000000010001101010000010000000000000
100000000000000111000010001101011001000000000000000000
110000001010001111100110101000001101010100000000000001
010000000000001101100010000011001001010000100000000100
000000000000000000000011100000000000000000100100000010
000000000000000000000000000000001000000000000000000100
000011100000000001000011010111100001000001110000000000
000011100000011111100011010001001110000000100000000000
000000001000001000000110010101101010000100100000000000
000000000000001001000010010000101110100001000000000000
000000000001010000000000001011000000000000100000000000
000000000000100001000011111111101100000001110010000000
110010000010000111100010000011100000000001110010000000
000101000000000001000000000101001111000000100000000001

.ramt_tile 6 10
000011010110000000000000000000000000000000
000010010000000000000000000000000000000000
101000010001000000000000000000000000000000
000000010000000000000000000000000000000000
110000000000000000000000000000000000000000
110000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000100000
000000001000111000000000000000000000000000
000000000000001011000000000000000000000000
000010100000000000000010000000000000000000
000000000010000000000000000000000000000000
110100000000000000000000000000000000000000
010100001000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000001000000000000000000100000000
000000000000100001000000000101000000000010000000000001
001001000001000111100000001111001011110011110000000010
100000001010000111000000001011011111000011000001000000
000010001000000000000011101111001100101000010000000000
000001000001001111000100000001011000000000100000000001
000000000000010001000000000001011111100000010000000000
000000000010000000100000000111011000010000010000000001
000000001110001001000011110011001011000110100000000000
000000000010001011000011011011001101000001010000000100
000000000000000011000111001111000001000010110001000000
000000000000000000100111111111101100000000100000100100
000000000110001111000111100111100001000000100000000100
000000000001010111100000000000101010000000000000000000
110000000000000111000111110000001101000010000000000101
110000000000001111000111010000001110000000000010100000

.logic_tile 8 10
000000000000100000000000000001111101111111110100000010
000000001101000101000000000101111111110110100000000001
001001000000100101000010101000000000000000100000000000
100000000000011111000000000111001011000010000001000000
010001001010000111100000000011011010000110000000000000
100000101110000000100010101111101101000111000000000000
000000000000000111100010000000000000000010000000000000
000000001110000001100000001101000000000000000000000001
000001000000000000000010001011101110111011110100000110
000000001101000000000110010101111010110011110000000000
000001000000000000000010000001000000000010000010000000
000000000000000011000000000000000000000000000000000000
000000000000000000000111111000011101000110000100000000
000000100000000000000110000011011011010110000001000001
010000000000000000000011101000000000000010000010000000
010000000001000111000000000001000000000000000000000000

.logic_tile 9 10
000000000000000011100111100001111010010100100001000000
000000000000001111100100000000011111001000000000000110
001000000000001111100111001001011101111110110101100010
100000000000100011000100000111001001111101010000000000
010000000000100011100000011111111101111111110100000010
100001000001000000100011100011111011110110100000000100
000000000001001111100111011011111101111111110100000010
000000000000101011100111100101011001111001010000000100
000000100000000111000010010011001111000010100000000000
000000000000000000100011010101011000000011100000000000
000000000110000001000010010111101110000001110000000000
000000000010001111000011111101101001010101110000000000
000000000000000111100010010001011101000110100000000000
000000000000000000100011011011001000000001010000000000
010000000001001000000010010001101100000011100010000000
110000000001100001000010000001011101000011000000000000

.logic_tile 10 10
000001000000001001100000000111111011000000000000000001
000000100000000111000011110001111100000010000000000000
001000000000010011100011101001001010111110100000000000
100000001000001111000010011001111100010000100000000000
110010000000000011100111101011111001001101010000000000
000001101110001101100100001011011000001101100000000000
000000001000000001000110001101111011000111010000000001
000001000001000000100010000001011101010111100000000000
000001000000110111100000010001001111110111110011000000
000010100001110000000010010111011001111111110000000000
000000001010000111000010010111101011001001000000000000
000001000010001001000010100101101110101001000000000000
000000000000000011100010010000000000000000100100000000
000010101000000000100010000000001111000000000000000001
000000000000001000000011110000001100000100000100000000
000000000000011001000010010000010000000000000000000001

.logic_tile 11 10
000000000000000001000000001011011000001101010000000000
000001000000000001100000001001101101001110010000000000
001001001000000001000000000000000001000000100100000000
100010100111000000100011100000001111000000000001000000
010000000000010101000010100000000001000010000000000000
110010100110110000100000000101001010000000000000000000
000000000001010111100110010000011100000100000100000000
000010000000100000000011010000010000000000000000000000
000000000000101000000110000000000000000000000100000000
000000000001010011000010010011000000000010000000000000
000000000000100000000000001001011010011001000000000000
000000000001010000000010001101011000011111000000000000
000001100110000000000000000000000001000000100100000000
000010000001000000000000000000001111000000000000000000
000000000001000000000011100000000001000000100100000000
000000001000100101000110100000001110000000000000000000

.logic_tile 12 10
000000000000000111000111000000011110010000100100000000
000000000000000111100000000001001010010100000000000000
001010100000001000000111101011101111000000000000000000
100000000000101101000110101101001001000010000010000000
110000000000000101000000010001001010001101000100000000
110000000000000101000011100001000000001000000000000001
000000100001000000000010100000011000000010000000000000
000001001010000000000011100111000000000000000000000000
000000000000001001000000001001001110100011110000000000
000001000000000001000000000111111100010001010000000000
000000000001011000000011110111111100101111000000000000
000000000000100011000110000011011111100110000000000000
000001000000000001100010001000011100010000000100000000
000100101010001111100111111001011000010110000000000000
000010000110110011100000000001011010001101000100000000
000000000000011001000000001101010000000100000000000000

.logic_tile 13 10
000001000000011101000010000101100000000000000100000000
000000100000001111100110100000100000000001000000000000
001001001000001000000011100101011110001000000000000000
100010000100000101000000001101001111001001010000000000
110000000100000011100110100001001011101010110000000000
010000000001001001000010001001101011000010110000000000
000001001010000000000111001101001110101011110000000000
000000100000001001000011111111111100111011110000000000
000100100000001001100000010011100000000010000000000000
000100000000000111000011010111000000000000000000000000
000001101000011111100111001011101100101011110000000000
000011000000100001000000001111001000111011110000000000
000000000000100001000010010011111011111111100010000010
000000000001000000100010100001101000111111110000000011
000000000000100011100000010000000001000010000110000000
000100000011010000000011000000001001000000000010000000

.logic_tile 14 10
000000000000001000000000000101000000000010000000000000
000000000000000011000000000000000000000000000000000000
001010100001100111000111010001000000000010000000000000
100000000001011001100111010000000000000000000000000000
110000100000001111100000000111111001110111110000000000
110000000000000101100000000111001100111111110000100000
000000001110101011100010110000000001000010000000000000
000001000001011101000011110000001001000000000000000000
000000000000000001000111101101101101000000010000000000
000001000010100000100100001001011011010000100000000000
000000001000001000000000001101101010001000000100000000
000001000000000011000000001101000000001110000000000100
000000100000100011100111001111001100001101000100000000
000000000100010000100110000101100000001000000010000000
000000001100101000000000010101111001010100000110000000
000000000000001001000011000000001111100000010010000000

.logic_tile 15 10
000000000101100000000000000111100000000000001000000000
000000000100100000000000000000101100000000000000010000
000010001110100000000000000101000000000000001000000000
000010000001000000000000000000101100000000000000000000
000000000000001101100110100111000000000000001000000000
000001000000000101000000000000101110000000000000000000
000000000000000001000000000111000000000000001000000000
000000000000000000100000000000101101000000000000000000
000000000000001101100010000111100001000000001000000000
000000000000000101000000000000001010000000000000000000
000000000001000101100000010101000001000000001000000000
000000000000000000000010100000001100000000000000000000
000000000000000001100110110111000001000000001000000000
000001000000101111100010100000001101000000000000000000
000000000000001000000110110111100000000000001000000000
000001000010000101000011100000101010000000000000000000

.logic_tile 16 10
000010000001000000000000000111001000001100111101000000
000000000000100000000000000000000000110011000001010000
001000000111001000000000010111001000001100111100000001
100000000000000001000010000000000000110011000001000000
000000000000000000000110000111001000001100111110000001
000000000100000000000000000000100000110011000000000000
000010000000000001100000000101001000001100111110100000
000000000001010000000000000000100000110011000000000000
000000000000000000000000000000001001001100111110000000
000000000000000000000000000000001000110011000000100000
000000101110000000000110000101101000001100111110000000
000001000000010000000000000000000000110011000000000000
000000000100001001100000010000001001001100111110000000
000000000000000001000010000000001001110011000000100000
010000001110000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000010000000

.logic_tile 17 10
000000000000000000000010000000011100000100000100000000
000001000000000000000110000000000000000000000000000000
001000100000000001100000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
110000000000000000000110000001101001010101110010000000
110000000000001101000010111001011110101000010000000000
000000000001010000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000011100001001100001101000000000000
000000000000000000000000001101111001011101100001000000
000001001100000001000000001000000000000000000100000000
000100100000010000100000000111000000000010000000000000
000000000000000000000010000000001010000100000100000000
000000000000000000000100000000010000000000000000000000
000001000000001111000000000000000000000000000000000000
000000100010000011100000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000010000010000000000000000000000000000
000000011100100000000000000000000000000000
101000010000000000000000000000000000000000
000000010000001001000000000000000000000000
110000000000000000000000000000000000000000
110000000100000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000100000000000000000000000000000000000
000001001110000000000000000000000000010000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000010000000000000000000
000000000000000000000000000000000000000000
010000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000100001010000000000000000000000000110000110000000000
000000100001010000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000011011111000000000100000000
000000000000001001000000001101111110000000010000000000
001010000000000000000000000101001111000000000100000000
100001000000000000000000001011101111000100000000000000
110100000000000101000010001101100001000000000000000000
010000000000000000100000001101101100000000010000000000
000010100000000000000111000111001011100000000100000000
000001000000000000000010111011011111000000000000000100
000010000001000000000111110111101110010110100000000000
000000000000000000000010100001011010000001000000000000
000000000000001000000000001101011110000000000100000000
000000000000000101000000001111101101010000000000000000
000000000000000101100000011000011010000010000000000000
000000000000000000000010001101011010000000000000100000
110000000001010001000000001111001010000000010100000000
000000000000000001000011111111011101000000000000000000

.logic_tile 2 11
000000000000100101100010100101100000000000000100000000
000000000001000000000000000000000000000001000001000010
001010100000000000000010100000000001000000000000000000
100000001100000000000000001111001011000000100000000101
000001000000001000000110000111101100000100000000000101
000000000000000101000000000000100000001001000000000100
000000000000000101100110100000000000000000000100100000
000000000000000101000011101001000000000010000000000000
000000001100000111000000001000011000000010000010000000
000000000000000000000000001111010000000000000010000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000001110000100000000000100
000000000000000001000010000000001011000000000000000000
110000000000000000000010110101111010000010000000000000
000000000110000000000110000001011010000000000000000001

.logic_tile 3 11
000011100000000111000000011000000000000000000000000000
000010100000100000000010000101001111000000100000000000
001000100000000011100111010000011000010000000000000000
100001000000000111000010000001011110000000000000000000
010001000000000001100000000000000000000000100000000000
010010100000001101000000001011001010000010100000000000
000010000000001101100000001000011111010000000011000011
000000000000001011100000000101011000000000000000100101
000000000000101000000000001001111000001111000010000101
000010100001001011000010000001011100001101000000000101
000000100000000001100000000101000000000000000110000000
000011100100000000100000000000000000000001000000100011
000001000000000001100110001111111000000000000000000000
000010100000001001100000000001001110000010000000000000
110000001110101000000110001000000000000000000000000000
000000001010001001000100000011001010000000100001000000

.logic_tile 4 11
000000001110001000000011100001001101000000100000000000
000000000000001001000000000000101000000000000010000001
001000000001011101000000001111111100000010000000000010
100000000100010001000000000101100000000111000000000000
000100001010100000000010101011100000000000000000000000
000100000001000101000000001101100000000001000000000000
000000100001001001000110101000000000001100110000000000
000001000110101011000100000011001111110011000000000000
000001001010001101000000001111100000000010000000000000
000000000001011001000010101111001100000000000000000000
000000000000000101000011100000000000000000100100000000
000000000000000001100100000000001110000000000000000101
000000000000001000000000010101101000000110000000000000
000000000000000101000010110000011101000001010001000000
010000000001010000000010101001001010011111110000000000
110000000000000101000000000001011010011111100001000000

.logic_tile 5 11
000000000000011101000111000001000000000000110000000000
000000000000101011000111011011001010000000100000000001
001010100000001001000011110000011111000000000000000000
100000000000000111100110001101001011010100100000000000
010000000001010001100010010011001000111110110110000000
100000000000101111000010100001011111111001110001000000
000000000000000000000111110101001110001110000110000001
000000101100000000000011011001100000000110000000100000
000000000000001101100111110001101111000110100000000100
000000000000001101100010011001101001001111110000000000
000000000000000000000000000000011100000010100100000100
000000000110000000000011001001011010010010100000000100
000000000010000001000011101001100000000001000001000000
000000000100001001000110001111000000000000000000000000
010010000001010001000010000101101100101111010101000100
010001000000100000000100001111101101101111000000000010

.ramb_tile 6 11
000001000000000000000000001000000000000000
000000110000000000000011111001000000000000
001010100000000000000111111000000000000000
100000000000100000000011100011000000000000
010000000000010000000000001000000000000000
010000100000000000000000000011000000000000
000000100000000111000011100000000000000000
000000000000000000100100000111000000000000
000000000000000111100010001000000000100000
000000001001000000100000001111000000000000
000000000000011101100000001000000001000000
000000000000001011100000001111001001000000
000010100000101000000000001000000001000000
000010001000010011000000000111001011000000
010010100000000011100111000000000000000000
110000000000100000100011101011001100000000

.logic_tile 7 11
000000001100010000000110000001100000000000001000000000
000000000000000000000100000000001010000000000000001000
000000000000101001100000000111000001000000001000000000
000000000011001111100000000000001100000000000000000000
000000000000000111000011100001000000000000001000000000
000000000001000111000000000000101101000000000000000000
000000001111000000000110010001100000000000001000000000
000001000000000000000111100000001101000000000000000000
000010000000001000000111110101100001000000001000000000
000001000001010011000011010000101011000000000000000000
000000000000000001000111000101000001000000001000000000
000000000110000000000011110000101111000000000000000000
000011000000100111000000000101000000000000001000000000
000001000101010000100000000000001100000000000000000000
000000000011010000000000000011100001000000001000000000
000000000001010000000010000000101101000000000000000000

.logic_tile 8 11
000010101010000111100000000000011100000100000100000000
000001000000000000100000000000000000000000000000000100
001000000001000000000000010111000000000000000100100000
100001000000010000000011010000000000000001000000000001
110000000101010000000000010000000001000000100100000000
100000001100100000000011110000001011000000000000000100
000000000000000000000111100011100000000000000101000000
000000000000000011000100000000000000000001000000000100
000010001000000000000000000001000000000000000100000100
000001001010000000000000000000000000000001000001000000
000000100000000001000000000000000000000000000100000100
000001000000101111100000001101000000000010000001000000
000000000000100111000000000000000001000000100100000100
000000001001000000100000000000001001000000000001000000
110000000000000000000000001000000000000000000100000000
000001000110000000000000000101000000000010000000000101

.logic_tile 9 11
000000000000100001100000000011101011000011100000000001
000010000001010000000010010011001011000011000000000000
001001001100101111100111111111011111000010000000000000
100000000000011111000110000111001010000000100000000000
010001000000100011100010000011011011001111110000000000
010000100001000111100000001011011100000110110010000000
000000001010001111100010001011111000100000000000100000
000010100000001011100011111111111111000000000000000000
000000000000000101000111101001111001000010000000000000
000010100000000001100110010101011000000000000010000000
000001000000000001000010010000001011000100000110100000
000000100000001001000110101011001101010100100010000000
000000000000000001100111100001001111000000000000000000
000010000000000101100010101101001111000000010000000000
000000000000100011000010000011001111000110100000000000
000000001011001001000111000101011100000001010010000000

.logic_tile 10 11
000010000000000011100000000011101111101011110000000000
000000100000000000000011100101111100011011110000000000
001000000111000001000110011101011110101101010000000000
100000000001001101100011100101011000101110010000000000
110011100000000111100011100000001100000100000100000000
000000000000000000000000000000000000000000000000000001
000000000110101000000000000000001010000100100000000000
000000000000011011000000000000011110000000000000100000
000000000000000101100000000000000001000000100000000000
000000000000000000100000001001001001000010000010000000
000001001110000101000110101000011100000100000010000000
000000100000101111100110110011000000000010000000000000
000010100000100000000110001111111001000000000000000000
000000000011001101000010001011011110000100000000000000
000000000110001001100110101001101110000010000000000000
000000000000100001000100000001011111000000100000000000

.logic_tile 11 11
000001000000001000000011101111011001010100000000000000
000000100110010001000010101111011000111001110000000000
001000000000000111000111001001001100110111110010000000
100000000010100101000110010111011001111111110000000000
000010100110100000000000001111101111101011000000000000
000001000001001011000011011101101110011011000000000000
000100001110000001100010110011101111111001110100000000
000110000000000000000111111111011100111110110010000000
000000000001011111100010011101001101111001110100000000
000000001000100101000110000011001101111101110000000100
000000001010001001100011110111011001011110100000000000
000000001010000111100010001101011101011101100000000000
000001000001010111100010010011011000101001010000000000
000000100000100001100011110011101001101000010000000000
110000001110000001000010010101111001010110100100000000
000000000000000001000011110000011011100000000000000000

.logic_tile 12 11
000000000000000001100111000001000001000000100000000000
000000000001010000000111100000001100000000000000000000
001001000000000000000010000111011111111110100000000000
100000100110000000000100000111111010110110110000000000
010000100000000101100010001001011000000000000000000000
110100100000000000000000000101111010000001000000000001
000000000001011001000111100000011010010000100100100100
000000000000000011100000001001011111010100000000000001
000000001110000011100000011001000000000000010100000010
000000000000000111100011000111101110000010110000000011
000000100000100011100000000011011011000000000000000010
000010000010011001100000001001001001000010000000000000
000000000000100011100010010001001100010100000100000010
000000000001000001000011010000101101100000010010000010
000000001110011111100110101011101001101101010000000000
000010100000000101000000000111011100011101100000000000

.logic_tile 13 11
000001001011010000000010100101100001000010110100000000
000010100100000111000010111001101010000001010001000000
001000000000000111100111111001011101011100000000000000
100000000000001111000011011001001000001000000000000000
000001001000000000000111101111101110101111000000000000
000010000001000000000110101001001100100110000000000000
000000100000011101000000001111101101101010110000000000
000001000000001011000010010111101010000001110000000000
000000000000000000000011110011101111111111100000000000
000000000000000101000110001011111110111111110000100001
000000001000001001100110101000011000000010100100000100
000000000010001011100000001101001001010010100000000000
000000001010101001000000000111001011111111110000000101
000000001101010011000010101101111110101111110001000000
110000000000100111100110000111011111111111110000000100
000000001010010101000100001011001100101111110000000000

.logic_tile 14 11
000000000000001111000111001000000000000010000000000000
000000000000001011000111100101000000000000000000000000
001110001100101000000011101000000000000000000100000000
100000000001001011000000001001000000000010000000000000
110000000000000101000111101011001110000000000000000000
110000100000000000100010100111101100000001000000000100
000000000000100111100000000001100000000010000000000000
000000001011001101000000000000000000000000000000000000
000000001100000000000111110001001000111111110010000000
000000000000001001000011000001011011101111110000000001
000000000000001000000011101001001101110001010000000000
000000000000101111000100001011111110110011110000000001
000000000000001001100111010111001011111000100000000001
000000000000001111000011001001111100111110100000000000
000010001100001001000000001111001011001001110000000000
000000000000000001100010001111001010001010110000000000

.logic_tile 15 11
000000000000101000000110110111000000000000001000000000
000000000101010011000011110000001001000000000000010000
000000000000000000000000000101100000000000001000000000
000001000000000000000000000000001100000000000000000000
000000000000001011100111010111000000000000001000000000
000000000000000101100011000000101000000000000000000000
000001000000000001000000000111000000000000001000000000
000010001000000000000000000000101101000000000000000000
000000100000000101100110100001000001000000001000000000
000000001110000000000000000000101100000000000000000000
000000000110001101100000010101000001000000001000000000
000000000000100101000010100000101100000000000000000000
000001000000001000000010010101000001000000001000000000
000010000000010101000010100000001101000000000000000000
000010000001001000000000000101001001011100000000000000
000001000001101001000000001101001110111100000000100010

.logic_tile 16 11
000001000100100000000110000111001000001100111100100000
000000000000000000000000000000000000110011000000010000
001000001110001000000000000000001000001100111100100000
100000000000000001000000000000001100110011000000000010
000010000000000000000000000000001000001100111100000000
000100000000000000000000000000001101110011000000000010
000000000000100001100000000000001000001100111100000000
000000000001000000000000000000001001110011000000000010
000000000010000001100000010000001001001100111100000000
000000000000000000000010000000001000110011000000100000
000000000001000001000010000101101000001100111100000000
000010100000000000100100000000000000110011000000100010
000000000000001000000000000111101000001100110110000000
000000000001000001000000000000100000110011000010000000
010000001100000000000111011000011111010000100000000000
000000000000100000000010000011011101010100000000000010

.logic_tile 17 11
000000000000100000000110000101111100001000000100100000
000010000100000101000010010101100000001110000000000100
001000000000001000000000001111000000000001110100100000
100000000000000111000011111101001001000000010000000100
010000000000000101000000000101111111010000100100100100
010000000000000000100000000000111011101000000000000001
000000100000000000000110110000011000000100000000000000
000000000010000000000011111011001111010100100000000000
000001000000000000000110101000000000000000000100000001
000010000000000000000100001001000000000010000000000010
000000101100100111000010000101000000000000000100000001
000000000001010000000000000000000000000001000000100010
000000000000001111000000000000001000000100000110000000
000000000000000111000010000000010000000000000000100001
000000000000000001000000010001011111001101010000000000
000000000010000000000011100111001101001110010001000000

.logic_tile 18 11
000000000000000101100000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
001000000000000111000111001111001101011000100000000000
100000000000000000000100001001001000101101010001000000
110000000000000000000000000000000000000000000000000000
110000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100010001000000000000000000000000000000000000000
000001000100000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100111000000000000000000000000000000
000000000110000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 11
000000000000000000000011110000000000000000
000000010000000000000111110011000000000000
001001000000000111000000001000000000000000
100010100000000000000000000111000000000000
110001000000000000000000001000000000000000
110000000000000000000000000111000000000000
000000000000000000000000001000000000000000
000000000000000000000000000001000000000000
000000100000000000000010001000000000000100
000001000110001111000000001011000000000000
000000000000100000000111011000000000000000
000000000011000001000111001011001111000000
000000000000000111000010000000000000000000
000000000000000000000011110111001001000000
110000000000001111100000000000000000000000
010000000000000011000000001011001001000000

.logic_tile 20 11
000010000000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000100000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000

.logic_tile 1 12
000000000000001000000111110011101011111111100000000000
000000000000000001000010001011001001111110000000000000
001010000000010001000000000011001000000000000110100000
100000001100100000100011110000010000000001000001000001
010000000000001000000000001001011110001111000000000000
100000000000001011000011110101101110000111000000000000
000000000000010001000000011111101101001000000000000000
000000000000000000100011000111001000000000000000000000
000001000000010000000000010101001111011011110000000000
000000000000000001000011000001111101010111110010000000
000000000000000111110011110111000000000000000100000001
000000000000000000000111000000101001000000010000000000
000000000000000101100110000011100000000000000100000000
000010000010000000000010000000101001000001000000000000
000000000001010111000000001011011011111000110100000000
000000001110000011100000000111001011111001110000000000

.logic_tile 2 12
000000000000000000000000000011011111000110100000000000
000000000000000000000010100000111010000000010000000000
001011000000010011100111000111011110000000010000000000
100011100000000000000000001101101010000000000000000000
010000100011010111000000010001111111000110000000000000
010000000000000001000011100000001100000001010000000000
000000000000000011100010001111101011100100010000000000
000000000100000111000011101111101100110100110000000000
000000000000001000000010100000000001000000000100000100
000000000000000001000000000111001011000000100010000000
000000000000010001100000001111111101100000010000000000
000000000000101001000000000001101010111110100000000000
000000000001000001100010010101101111000001000000000000
000000000000010000000010000011111111100001010000000000
110000000000000011100111011111101110000000000100000000
000000000000001111000111011001011010000000100000100000

.logic_tile 3 12
000000000110100000000110110101001011111111110110000001
000000000001011101000011011111101011111101110010000100
001000000001011001100010111001011101100000010000000000
100000001010000111000010101101011100010100000000000000
110000000010000111100110000001111110100000010000000000
010000000000000101100110111101001001010000010000000000
000010000000000000000010110001101011000110100000000000
000000000000010000000111001011101001000000000000000000
000001000000001001100110100101111000100000010000000000
000000100000000101000010010001101011101000000000000000
000010100101001001010110010111111100111111010110000010
000000000110100001100010001111001110111111110010000011
000000000000001111100110010011101000010110100111000000
000010000000000111000010000000111110100000000001000111
000010100000000101100000001001101100000100000000000000
000001001000000111000010111111001100000000000000000000

.logic_tile 4 12
000011100000000000000110101111101101010111100000000000
000011001110000000000110100101111100000111010000000000
001000000000001101000011101111101110000000000000000000
100000001100010111000010111101001001001000000001000000
010100000000000111100000000111011111010000000000000000
010100100000000000000010010000001000101001000001000000
000001001000100111000000011011101110111000000000000000
000010100000000000100011110001111011100000000000000000
000000000010000011100110000111000000000000000100000001
000000000000001101100100000000100000000001000000000000
000010100000010000000010011111001010101000000000000000
000000000000101111000110100001101100100000010000000000
000000000010000001000010000001111101101000000000000000
000000000000000101100111100011111001100000010000000000
000100000000001001000000001111011110000000000010000000
000100001010000101100010011101001001000001000001100000

.logic_tile 5 12
000001000000000111000000011001001010000110000000000001
000000101010000000000011000001011001001011000000000000
001010100001001011100000000000000001000000100100000000
100001000000101101000000000000001000000000000000000110
000000001000000000000111100111011111010100000000000001
000010000000000000000011101101011011010000100000000000
000010100001011000000111111101001110001101000000000000
000001000100011011000010001101101110000100000001000000
000100000000101000000000000000011010000100000100000000
000100000001001101000000000000000000000000000000000010
000000000000000000000011100111101000000010100000000000
000000001100000000000100001101011000000011100000000001
000000001010001111100000000011100000000000000100000000
000000000000011001000000000000100000000001000000000000
000000100000000111000000000000001100000100000100000001
000001000000000000000010000000000000000000000000000000

.ramt_tile 6 12
000000011010100000000000000000000000000000
000000010001000000000000000000000000000000
101001011100001000000000000000000000000000
000000010000000111000000000000000000000000
110000001110000000000000000000000000000000
010000100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100001010000000000000000000000000100000
000100000000010000000011100000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
010000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 7 12
000000000110000111000000000011100000000000001000000000
000000000000000000000000000000001110000000000000010000
000000000000000111100111100111100001000000001000000000
000000000000100000100100000000001101000000000000000000
000000000001000000000000000101000001000000001000000000
000010001110000111000000000000001011000000000000000000
000011100000000111100011100101100001000000001000000000
000000000000000000000100000000001000000000000000000000
000010100111111000000010000011000000000000001000000000
000001100000010011000111110000101111000000000000000000
000000000011010111100111110011000000000000001000000000
000000000000000000000111100000101000000000000000000000
000001000000000001000011100111100001000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000100011100000010011000001000000001000000000
000000000000000000100011000000001001000000000000000000

.logic_tile 8 12
000111100001000111000010100111000001000000001000000000
000100000000111111100000000000101011000000000000000000
000000001000000101000010110111101000001100111000000000
000000000000010000000011110000001011110011000000000000
000010101100000011000011100001101001001100111001000000
000000000000000101000110100000101100110011000000000000
000000001100000000000010000001001000001100111000000000
000000000001010101000000000000001001110011000010000000
000000001100100000000000010001101000001100111000000000
000000000001000000000011010000001011110011000000000001
000000000000100000000000000011001000001100111001000000
000000000000011111000000000000101010110011000000000000
000000000110000000000000000101101000001100111000000000
000000000000100000000010000000001010110011000000000010
000001000000000001000000000001101000001100111010000000
000000000100000000000000000000101000110011000000000000

.logic_tile 9 12
000000000000100101000000001111100001000001110101000001
000001000101001101100000000111101010000000010000000000
001000001000100001100000000111101010001000000100000000
100000000001010000000000001101000000001110000001000000
110011001010100111100000000000011000000010000000000000
010011001110000000000011000000000000000000000000000100
000000000000000111100000000011000000000010000010000000
000000001110000000000000000000000000000000000000000000
000000000110101000000011110001000000000010000010000000
000010100001010001000111000000000000000000000000000000
000000001010000000000111110111100001000001110110000100
000010100000000000000011110111001101000000100000000000
000001000000001000000000000111101101000000100000000000
000000000000001111000000000001011111100000000000000000
000001000000000001000011010000011100000010000000000100
000000000000001011100011100000010000000000000000000000

.logic_tile 10 12
000000001001001001100011000000000001000000100000000010
000000000001111011000111100111001111000010000000000000
001001000000000001100000011011101000000000000000000000
100000100000000000000010000011111111100001000000000000
110100001100100101100110010001011001000001000000000000
100110100001000000000011001101001001000000000000000000
000000000000000000000000000011011101100010000000000000
000000000000000000000011111101001011000100010000000000
000000101010011101000111000011000000000000100000000000
000010001100110011100100000000001111000001000001000000
000000000001001101000000000001000000000000000000000000
000000000000100011100010111011000000000011000010000000
000000000000100111000010000001000000000000000000000000
000010000001000111000011110101100000000011000000000001
110000001100000000000011000000000000000000100100000000
000000000000000000000000000000001110000000000001100000

.logic_tile 11 12
000000000001011011000111001001000001000001010100000000
000001000001101111000111101111101100000001100000000110
001000000000001000000000000000011001010110000000000000
100000001000101011000000000011001100000000000000000000
010010100000000111000000001101100001000001110100100000
010011000000001111000000000011101101000000010000000000
000000100000000000000000010001101101000100000000000000
000000000000000000000011011011001100000000000000000001
000000101110101001100010010001011110011111100000000001
000000101110010111100111011011011010101110000000000000
000000000000000111100011100001011110111000000000000000
000001000000001001100110001111001110010000000000100000
000100001000000001000000000000011100000000000000000000
000110000001010001000010111011010000000100000001000000
000000000000000001000111000111011100001001000100000001
000000000000000000000110000101000000000101000000000000

.logic_tile 12 12
000000000000000000000000000011111001000110000010000001
000001000000100000000000000000101111000001010000000000
001000001000001001100010111001111010111111010100000000
100000001100000001000011100011101011011111100000000000
000000101001000001100111111101101101111110000000000000
000000001100000000000010001101101110011110000000000000
000001000000000111100011101000001011010010100000000000
000010101001011111100111111001011010000000000000000000
000010001000001111100111101011011110111111000100000000
000011100000100101000010111001111100111111010000000000
000000000000001101000010100001101101111111000100000000
000000001000001001100000001111111110111111100000000000
000000000000100000000110001000011100010110000000000001
000000001000010000000111100001011111000010000000000000
000000000000001001000110001101011100000010000000000000
000000000000000101000110111011000000000111000000000110

.logic_tile 13 12
000000000000000111100010001001011100111110000000000000
000010100000101011100010000011101000101101000000000000
001001001100000000000011000000011111000010000000000000
100010000000100000000111100000011011000000000000000000
000000000000010000000111001001111110011110100000000000
000000001000100000000111101011111001101110010000000000
000000000000000011100110000111001010000100000000000010
000000000000000000000010011101011000000000000000000000
000011000001010111100000000011101001101111000000000000
000011000000000000000011111011011010101001010000000000
000000000001001111000010110111111010101011110100000000
000001000010000111000011101111011100011111110000000000
000000000000000001000000000011100000000000000101100000
000000000000000000000010000000100000000001000000000000
000010001000100001000010000001111101110010110000000000
000000000010010000100011111001111100010010110000000000

.logic_tile 14 12
000000000000001011100111110011111010010101100100100001
000010100000001111100110000001011011101001010001000100
001000000000001101100111000111011001000001110110000000
100000000000101011000000001001001011001011110011000100
110000001010000111100111100101111110010100100111100100
010010100000000001000100000101111011101101010001000000
000000100000000001000111011101111110111000100000000000
000000000000000000100111101001111010111110100000000000
000000000100001000000110011101111110010100100110000100
000001000000001001000111111011101011101101010010100000
000000100001000011100010110101011011010100100110000000
000001000000100000000111011111101011101101010000000000
000000000000000011100011100011111000000110000000000010
000010001000000000100110010000101100000001010000000010
000000000000000000000110010001001110111111110000000000
000000000000000001000111111011111000101111110000000000

.logic_tile 15 12
000000000000000011000011111011001100101011110100000001
000000000000010011000011011001011001111011110001000001
001001000000000011100011011111011000111110110100000000
100010000100100000000111000001011100110110110001000000
010000000000000001000011010111011011100001010100000000
100000000000000001000011000001011001100010110001000000
000010100000000111100110100011011110111011110100000001
000000000000000000000011101101101100110011110000000100
000000000000000001000010011001001101111110110100000101
000010100000001111000011010101101001111101010000000000
000010000001000000000000000011011010000001000010000000
000000001000100001000000000101010000000111000000000001
000000000000001011100011000001011000110110110100000001
000000000000101111100000001111011011010110110001100000
110000000001000001000000001001101011101101010100100000
010000000010100001100000000111101011001100000000000000

.logic_tile 16 12
000000000000000000000111100000000000000000100110000100
000000001010000000000100000000001011000000000000100000
001000000000000011100000000101011101010000000100000100
100000000000000000100000000000111100100001010001000110
110000000000000000000110000000001101010000000110100000
110000000000011101000000000111001101010110000000000010
000011100000000001000000001101100000000001110000000000
000010000001000000100000000001001001000000100000000000
000000000000000111000011100101000000000000000100000010
000000000000000000000100000000000000000001000000100100
000000100000000011000000000000000000000000000100000000
000001000000000001000011101011000000000010000000100010
000000000000000001000010001000001011000100000100000000
000000000000000000000100001111001101010100100010000100
000000000000000000000011100011111100001001000110100001
000000000000000000000100001011010000001010000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
001000000000000000000000000101000001000000010000000000
100000000000101001000000000011101111000010110000000000
110000000000000111000010000000000000000000000000000000
110000000110010000000000000000000000000000000000000000
000000001111010000000000010000000000000000000000000000
000010000001000000000010000000000000000000000000000000
000000000000001111100111000000000000000000000000000000
000000001100000011100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100111000000000000010000000001
000000000000000111000000000011001010000001110000000000
000010000001000000000000011000011000010000000100100001
000000000000000000000011101101001101010010100000100000

.logic_tile 18 12
000000000000011000000000000000011110000100000100000010
000000000000100001000000000000000000000000000000000000
001000000000000111000110100000000000000000000000000000
100000000000001111100000000000000000000000000000000000
010000001010100000000011100000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000001111000010000000000000000000000000000000
000000000000010000000000001101111000010001010010000000
000000000000101001000000000011001000010011110000000000
000000000000000000000000001011011001010100010000000000
000000000000000101000000000001001011101001110000000001
000000000000000000000000000001100000000000000100000100
000000000000000000000000000000100000000001000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.ramt_tile 19 12
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
101000010000000000000000000000000000000000
000000010000000000000000000000000000000000
110000000000010000000000000000000000000000
110000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000100000
000000000000000000000000000000000000000000
000000000000001111000000000000000000000000
000000000000000000000010000000000000000000
000000000000000000000100000000000000000000
110000000000100000000000000000000000000000
010000000000010000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000100100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000100001000000000000000000000000110000110000001000
000001001010100000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000111100000000001100001000010100000000000
000000000000000000000000000111001110000001100000000000
001000000000001111100000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
010000000000001001100110000000000000000000000000000000
100000000000000001100000000000000000000000000000000000
000010000000001111000111000111111001000110000000000000
000001000000001111000100000000001100000001010000000000
000000000000000000000000000101001111010100000000000000
000000000000000000000000001101001011011000000000000000
000010000001010111000000000101011010000000000100000110
000000000110100000100000000000000000001000000000000000
000000000000000101000000001001011011111001100000000000
000000000000001001000000001101001110110000010000000000
000010000000000111000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 2 13
000001000000000101000011101000001101010110000100000000
000000100000000000100111100001001111000000000000000010
001010000000010000000111011111111010101000000000000000
100000000000000111000010100111011110011000000000000000
000000000000000000000011101101101001000110100000000000
000000000100000000000000000011011101000000000000000000
000010100001011000000010011111101110101000000000000000
000000000000100101000010010111011111011000000000000000
000000001100101111000010111001011100101000010000000000
000000000000001011000010001001001011011101100000000000
000000000000001101100000001000000000000000000001000000
000000000100000011000010001001001101000000100010000000
000000100001001000000010000111011010110000010000000000
000000000000100101000110100011111111010000000000000000
110000000000000101100010001001001101011100000000000000
000000000100000001000010101001111111111100000000000000

.logic_tile 3 13
000000000000000001000110100111011001000010100000000110
000000000000000101100010110000101001000000010011000101
001000100000001011100011101011111001000100000000000000
100001000000000111100111101001001011000000000000000000
110000000010100101100000000011011100101001000000000000
110010000000000000000000000001101001100000000000000000
000000100000101111100010110101101101000010100110000000
000001000101010101100110000000001010100001010010000001
000000000100011000000010000001001101111000000000000000
000000000000000101000010011001011011100000000000000000
000000000000001101000000000101011100010010100111000010
000000000000000001000010110000011001101001010011000000
000000000000101000000111101111101110100001010000000000
000000000001000001000110001101101101100000000000000000
000000000000000000000111010001011111100000000000000000
000000000000000000000111000111011100111000000000000000

.logic_tile 4 13
000001001100001001100110101001101111000100000000000000
000000100001010101000011111111001100000000000000000000
001001000000000001100111001101101010101000000000000000
100000000100000000000010111111111111100100000000000000
010000001100000011100111000001101100101000010000000000
010010100000000000100100000101111000001000000000000000
000000000001000000000010100101001010101001000000000000
000000000100100000000110101011101111100000000000000000
000000000000000000000010110011111110000000000000000000
000000000000000000000110001111001101000001000000000000
000000000000010111000000000001101010111000000000000000
000010000000101001100000001111111001100000000000000000
000000100100000101000110000001011010001111000110000000
000001000000000001100010110111010000001101000011100000
000000100001011000000110011001011000101000000000000000
000011000000100111000010001001011001010000100000000000

.logic_tile 5 13
000101000000000011100111100001011000010000100000100000
000110000000001001100000001111001110010100000000000000
001000001101010011100011100000011100000010000010000000
100000000000101111100100000000000000000000000000000000
010000000000000111000010001111011010010111100000000000
110000000000000000000100000001011000000111010001000000
000001000001010101000000001000000000000000000000000000
000000000000000111100011110111001111000000100010000000
000100000000000000000010010011001111000110100000000000
000100000000000000000111110101101111001111110001000000
000010000000001000000000001000011111010000000110000000
000000001110101001000000000101001111010010100000000001
000000000000000001000011110000001111000000000000000000
000000000000000001100011111011001010010000000000000000
000010000001000111100111100011100001000011010000000010
000000000100101111000110011001001001000001000000000001

.ramb_tile 6 13
000101000000000001000110100000000000000000
000110110100000000100110001001000000000000
001000100000011000000010000000000000000000
100001000000111011000100000011000000000000
110000000001010000000111101000000000000000
010000000000100000000000000001000000000000
000000000001000011100111100000000000000000
000000100100100000100011101001000000000000
000100001000000101100111100000000000000000
000100000010000000100011101101000000100000
000010100000000000000000001000000000000000
000000000010000111000000001101001101000000
000000000001010000000000001000000001000000
000000000000000000000000000101001011000000
110110000001010000000000001000000000000000
010101000000000000000000001001001000000000

.logic_tile 7 13
000010100000000000000000000011100001000000001000000000
000001000001000000000000000000101000000000000000010000
000000000000010000000111100111100000000000001000000000
000000000100000111000100000000101011000000000000000000
000000100111100001000000000111000001000000001000000000
000001101101010000100011100000101110000000000000000000
000000000001010000000000000101000001000000001000000000
000000000000000000000000000000001001000000000000000000
000110100001110000000000000111100000000000001000000000
000101101110010111000000000000101110000000000000000000
000000000000001111000010000011000000000000001000000000
000000000000001011100000000000001110000000000000000000
000001001000001111000011100111100000000000001000000000
000010001100001011000111100000001111000000000000000000
000000000000000001000111100011100001000000001000000000
000000000000101001000111100000001100000000000000000000

.logic_tile 8 13
000000000000000111000000000101101000001100111000000000
000010100100000000000011110000001111110011000000010001
000010000000001000000000000001101001001100111010000000
000000000000000111000000000000001011110011000000000000
000001000000000111000000000011001000001100111000000000
000010000010000000100000000000001010110011000010000000
000000000000100000000000000111001000001100111010000000
000000000000000111000010000000001101110011000000000000
000100000000000111000010010001001001001100111000000000
000110100000000000100011000000001100110011000000000010
000000100001100111100000000011001001001100111000000000
000000001000101111100000000000101110110011000010000000
000011100000000001000010000011101001001100111000000000
000011100010000000100000000000001110110011000001000000
000000100001100111000000000001001001001100111010000000
000001000110110001100010000000101111110011000000000000

.logic_tile 9 13
000001000010000101000000000000000001000000100000000000
000000100000001001000011100101001010000010000000000001
001000000100100101000000001001000000000001110110000000
100001000100011101100000000011001110000000100010000000
010001000001010101000000000001100000000010000000000000
010010100111010000100010110000000000000000000000000001
000001000010101111000000000000000000000010000010000000
000000100000001011000000000001000000000000000000000000
000000000000101000000000000000000001000010000010000000
000001000001010011000000000000001000000000000000000000
000000000110000011100111000011001110000100000000000100
000000000000010000000100000000010000000001000000000000
000001000010000000000111001011111011100010000000000000
000010000000000001000000000001101110001000100000000000
000000000000100001000000000000000000000010000000000000
000000000001000000000000001101000000000000000000000100

.logic_tile 10 13
000000000000100011000000000101000001000000001000000000
000000100001000000100000000000101100000000000000001000
000000001100101000000000000001101000001100111000000000
000000000000010111000000000000001111110011000000000000
000000001100100000000011100001001001001100111000000000
000010100001000000000011100000001010110011000000000000
000011001010100111100110100011001001001100111000000000
000000000001000000100000000000101101110011000000000000
000000100000010111100110010111101000001100111000000000
000000001010101111100111000000101011110011000000000000
000000000001010000000110000011001000001100111000000000
000000001010001001000100000000001101110011000000000010
000001001100000000000111110111101000001100111000000000
000010000000000000000110010000001111110011000000000000
000000001100011000000000010101101000001100111000000010
000010100001001001000011100000101100110011000000000000

.logic_tile 11 13
000000000000100000000110100001001011101000010000000000
000000000000010000000000000011101101000000100000000001
001000001000001011000111110001101100111000000010000000
100000000000000101100110100101001110100000000000000000
000001101110000101100111000101001010100001010000000000
000010101101010111000111100011101010010000000000000000
000000100000001000000111111011101111000111010000000000
000000000000101111000011101101011010101011110000000001
000011001000100000000000001001111010001111110000000000
000011100001000001000011000111111101001101010000000000
000000000001001101100000001001101100101000000000000000
000000000010101111000011001111101010100100000000000000
000001000000100000000111100101001110110000010000000000
000000100000011011000111011101011100010000000000000000
110000000000000111000111101101111111111001110100000000
000001000110000000100110010001111100111110110000000100

.logic_tile 12 13
000000000001010000000111000011001001111000000000000000
000010100100000000000100001101111011010100000000000000
001000000111000111000111110101101110110000000000000000
100000000001100000000011001011101001110000010000000000
000100001110011000000010100001011001101111000100000010
000100100000000001000000001111101111101111010000000000
000000000000001001000010000111001101101111000100000000
000000000111010101000000001001111010011111101000000100
000001001100000001100110111011111101000000000000000000
000010100001010000000011001101101010000001000000000000
000000000001111011100010010101111000101000000000000000
000000001000011111000111001111111101011100000000000000
000000000000000001100010111111101011111101010101000000
000000000000000000100010101011101110111101110000000000
110000000001000111100111010011111101111101010110000010
000000000100100000000110010011101001111110110000000000

.logic_tile 13 13
000100001110000000000011110001101101111110110000000000
000100000000000000000011111111111111101101010000000000
001000000000011011100110011011011011000000000000000000
100000000100001011000110000001111001000001000000000001
010000000000100101000000001000011001000110000000000000
010000000001000001000000001101001001000100000000000000
000010100100010111000111000001101010000011000000000000
000000000000000000000000000111001001000010000000000000
000000000001011000000111001011111111001001010000000101
000010100000101111000011100011011110010110110000000000
000001000001000001000110000111011011000000000000000000
000010100100001001000000001111011000000010000000000000
000000001010001001000011100001101101111101110000000000
000001000000000001000011100011111000101000010000000000
110000000000000001000011111000011010000000100100000011
000000000001010000100010011011001010010000100000100101

.logic_tile 14 13
000000000000001000000010110111111001010110110000000000
000010000110001011000010001011011001010101110000000000
001000001000001011100111010001101001010110100110000000
100001000000000001000111000000011011100000000000100000
000000000000001011100110110101011010001110100000000000
000000000000001111100011001111001011101101010000000000
000000000000001001000111011001001010101101010000000000
000000000000000111000111000011001011101110010000000000
000000000110000000000000011111011111010111110000000000
000000001100010001000011111101011001100010110000000000
000000000000001001000000010011001011000110110000000000
000000000001010011000010011001011010101001110000000000
000000000000000000000010000101101011001110000000000000
000000000000001111000000001101001010101111010000000000
110000000001000000000000010011111101000100000000000100
000000001001000111000011110000101000001001010000000000

.logic_tile 15 13
000000001010001111000011000011001000010110110000000000
000010000000000001100010010011111011001001010000000000
001010000101011011100000000101111110001000000000000000
100000000000100001100000001111010000001110000000000000
110000000000000111100111010000011000010000000000000000
010000000000001111000011001001001110010010100000000000
000000000001000011100110001111011000000001110111000100
000000001000100000100000000011101011000111110010100000
000000000000000011100111101011001100010110100000000000
000000000001000111100111100111011011011001010000000000
000010100001000111100000000001001111010100100100100001
000000000000000000100000001101011111010110110010000000
000111100000000111100010001001001010010101100100100110
000110000000000000100010011101011111101001010010100001
000000000111000011100111010101001010010110110000000000
000001000000100000100111100101101101001001010000000000

.logic_tile 16 13
000000000010000101100000000111000001000000010000000000
000000000000000000000011101111001100000010110000000000
001000000000100111000000000000011101010100000110000101
100000000001000000100000001011001000010000100000000100
110100000000100000000000010001000000000000000100000000
010100000000000000000010100000000000000001000000000010
000010000000100111000000000011100000000000000100100100
000000000101010000000000000000000000000001000000100000
000000000000001000000111000011101100010000000100000001
000000000000000111000110010000111100100001010000100000
000000100000000000000011100000000000000000100110100000
000001000000000001000100000000001011000000000000000000
000010100001000000000111100001001101010000000100100000
000000000000100001000100000000011010100001010001000001
000001000100000000000000000000001000010000100110100000
000000100000000000000000001011011011010100000000000001

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000100000100000001
000000000000000000000000000000010000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 18 13
000010101000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 13
000000000110000111000000000000000000000000
000000010001010000100011111111000000000000
001000000000000000000111000000000000000000
100000000000000000000100000001000000000000
110000000000000111000000001000000000000000
010000001110000000000010010011000000000000
000000100000001000000000011000000000000000
000000000000000111000011010101000000000000
000010000000000000000111000000000000000000
000001000000000000000011111001000000000000
000000000000001000000000001000000001000000
000001000000000111000000001001001011000000
000000000000000111100111000000000000000000
000000001100000000000100000101001110000000
110000000000000111000000000000000000000000
110000000000000000100000001101001101000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100100000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000001001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110100000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000010000000000000000000000000000100100000000
000000000000000000000010000000001010000000000010000000
001000000000000001000110000011001100000110000000000000
100000000000000000100000001111100000000101000000000000
000000000000000011100111111001111000000001010000000000
000000000000000000000111101101011110001001000000000000
000000000000000001100011110011001011000110000000000000
000000000000000000000111100000011011000001010000000000
000010110010001101100110010011101010000000000000000000
000000010100001011000011000000111001100000000000000000
000000010000000000000110100000001101010110000000000000
000000010000000000000000000011001111000010000000000000
000000010100001001100111111011011001011100000000000000
000000010000000111000011011101101010000100000010000000
000000010000000000000000000011001110000111000000000000
000000010000000000000010100111010000000001000000000000

.logic_tile 2 14
000000000000001000000111110001101011100000000000000000
000000000000001001000110000001101011110000010000000000
001000000001001111000110000111111010010010100100000000
100000000110100101100000000000001101101001010011100001
110000000010001001100010011001001110000010100000000000
010000000100001111000010100001111011000001000000000000
000000000001010101000011100001011011100000000000000000
000000000000000000100010010011011101110100000000000000
000100110000001001100110011101011011111000000000000000
000101010110000001000011110011011111100000000000000000
000000110001010101000011101011101011100000010000000000
000001011100101001100100001101001101010100000000000000
000000010000100001000000010011111000000001000000000000
000000010000000000100011011101001110000001010000000000
000010110000001001100110001001001100111111110100000000
000000010100000001000000000111101011111110110010100101

.logic_tile 3 14
000101000000100111100010000101001110101000000000000000
000100000001010101100000001111011000011000000001000000
001000000001011000000011110001111010010000110000000000
100000000110101001000010010001111011110000110000000000
010000001100001101000111100011111010000011000010000010
110000000000000111000010110011010000000001000000100111
000010100000001000000111000111011000001011000100000000
000000000000000001000010001001000000000011000011100001
000000010100000101000010111011011000101000000000000000
000000010000000001000110001011011101100100000000000000
000000011010100011000110010001011100110000010000000000
000000010000000000000110000011011111010000000000000000
000000010000100101000110111011111010001111000111000001
000001010001010000100011000111100000001110000000100000
000000010011110001100000000101000000000010110101000111
000000011000010000000000001011001001000010100010000000

.logic_tile 4 14
000000001100101000000111000001000000000000001000000000
000000000000001111000000000000101011000000000000000000
000010100000000000000111110011101000001100111000000000
000001000000000000000011100000001101110011000000000010
000001000010000000000011100011101001001100111010000000
000000000000000000000010010000001011110011000000000000
000000000001000000000010000011001000001100111000000000
000000000100100000000010100000001100110011000000000000
000000010000101001000010000101001001001100111000000000
000000010000000101000000000000101101110011000001000000
000000011110001001100000010001101001001100111000000000
000010011010000011100011100000101001110011000000000000
000000110000001000000110000111001000001100111000000000
000011110000100111000100000000001111110011000000000000
000000010000000000000000000001001001001100111000000000
000000011000000000000000000000001011110011000000000010

.logic_tile 5 14
000110000001000001100010100101000001000011110110000001
000101100000101111000100000011001011000001110001100000
001000000000001101000000001001111011000010100000000000
100000001010001111000010100101101111000010000000000000
110000001000001000000110101011011100111000000000000000
110000000100001011000010000111111101100000000000000000
000000000000000101000110011000000000000000100000000001
000000000000000001100011000001001110000010000000000000
000101010100011000000010110001011011101000010000000000
000110010000111011000111110001111111000000010001000000
000011010001011000000010010001111100111111010101000001
000010010000101111000010001111011000111111110001000000
000000010000001000000111110101001101101001000000000000
000010010000000001000010001011111100100000000000000000
000000110000000111000111100101011100100000010000000000
000000010000000000000110000111101011100000100000000000

.ramt_tile 6 14
000000010000000000000000000000000000000000
000001011001000000000011100000000000000000
101000010000000000000000000000000000000000
000000010000000000000000000000000000000000
010000000001010000000000000000000000000000
010000101000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000100000000000000000000000000000
000000010000000000000000000000000000010000
000000010000100000000000000000000000000000
000000010000010000000000000000000000000000
000000010111000000000000000000000000000000
000000010001010000000000000000000000000000
110010011101000011100000000000000000000000
110001010000100000000000000000000000000000

.logic_tile 7 14
000010100000000000000010010111000000000000001000000000
000001000000000000000011110000001101000000000000010000
000010100000010001000000000111000001000000001000000000
000000000110000000100000000000001111000000000000000000
000001000000100000000000000011100001000000001000000000
000010000000000000000000000000001100000000000000000000
000001000000100111100000000001000001000000001000000000
000010101011010000100010010000101000000000000000000000
000000010110000111000000000011000001000000001000000000
000001010010000000000011100000001110000000000000000000
000000010000010111000011110011100001000000001000000000
000001011010100111100011100000101011000000000000000000
000001110110000001000000000011100001000000001000000000
000010010000001001100000000000101010000000000000000000
000000010000000111000000000000001000111100001000000000
000000010110000000000010000000001001111100000001000000

.logic_tile 8 14
000000001010010000000010000001001000001100111000000000
000000000000110000000011100000101010110011000010010000
000010100000000000000111100111101000001100111000000000
000001000110000000000110010000101010110011000000000010
000000000110000111100000000111101000001100111000000001
000000000000001001000000000000001100110011000000000000
000010000001010001000000010011001000001100111010000000
000000001010000000000011010000101110110011000000000000
000010110110010000000010000001101000001100111000000000
000001010000100011000110010000101001110011000010000000
000000010000000000000010000111001001001100111001000000
000010010100000000000000000000101011110011000000000000
000000010100001000000010000011101001001100111000000000
000000010100101101000100000000101001110011000010000000
000000010000001000000010000101101000001100111000000000
000000010000000111000000000000001101110011000001000000

.logic_tile 9 14
000000100010000001100000010000000001000010000000000000
000010101111010000000011000000001001000000000000000100
001000001100000000000111101111111110001000000100000001
100000000001010000000110111111010000001110000000000000
010000000000001101000000001000011001000100000100000000
010000000000001111100010111101011110010100100010000001
000010000000100000000111100000000000000010000010000000
000011001001000000000011111101000000000000000000000000
000000010000010001000000000101111101010000000110000000
000001010000100000100000000000101110101001000010000000
000000010000000111000000000111100000000000010100000001
000000010100000000100000000101001100000010110010000010
000011010000000000000000000001000000000010000010000000
000011110001000000000000000000000000000000000000000000
000000010000010001000010000000001010000010000010000000
000000011010000000000011000000000000000000000000000000

.logic_tile 10 14
000010000000001000000110100011001000001100111000000000
000000000001000101000000000000101101110011000000010000
000001001000000000000000000101001001001100111000000000
000010000000000000000000000000101110110011000000000001
000000000000001000000011000101001001001100111000000000
000000000010101011000100000000001100110011000000000001
000010001000000011000110100101101000001100111000000000
000000001111000000000011110000001111110011000000000001
000001011111110001000110010001001001001100111000000000
000010010001110000000111110000101101110011000000000001
000001011110001000000000000001001001001100111000000010
000010010110001001000010000000001011110011000000000000
000010111000100000000010110111101001001100111000000001
000001010100010000000110010000101011110011000000000000
000010110000000000000000010111001000001100111000000010
000000110000101101000011100000101100110011000000000000

.logic_tile 11 14
000000000001000011000111110001101110110000000110000000
000000000000000000000011110101001011111001010000000001
001000100001001011100000000011100000000010000000000000
100000000111101011100000000000000000000000000010000000
010000000110000011100010001111101100011011100000000000
100000100001010000000000001111101001101011010000000000
000000000001000000000000001011101001010111010000000000
000000000000001111000000001111111010010111100000000000
000001111010000111100111110111111100011011100000000000
000010110100000000000011111111101001101011010000000000
000000010000000111100111001111101000010111010000000000
000000010001011001100010011111011101010111100000000000
000010010000001000000011000001011110011110100000000000
000001010000000011000000001011011001101110010000000000
010000010000000001000010010101001011110000000110000000
010001010000000000000011001001011101110110100000000000

.logic_tile 12 14
000000001000000011100110111001001101110111110100000010
000010100000000000000010101111111010010110100000000000
001000100000011000000000010111111000100011110100000000
100001000000100101000010101011101010101011110000000001
000001000100000000000110001011011011110110100100000010
000000100000000001000100001001101111111001110000000000
000000000001000001100110000101101110000010000000000000
000000000001000101100110101111110000001011000011000000
000000010000001001000110101111011010000010000010000000
000000010000000111000000001101010000000111000000000100
000001110000000101100111001011011100000000000000000000
000000010000000000100110010111011100000001000000000000
000000011110000000000111000001011100010110100101000100
000000010000001101000010110000011011001000000000000000
110000010000001000000111001111101000101011110100000000
000100110110000011000100000011111101001011110000000100

.logic_tile 13 14
000000001110000111100010101101011001000111010000000000
000000000001000000100011101011101111010111110001000000
001000000000000011100111000011111110001011100000000000
100001000000000000100010011101101101101111010000000000
010001000110100000000111000001001111011111000000000000
010010000000000000000110000011111001010111000000000000
000000100000000111100010101011001100100010110000000000
000000000000000000100010101101101001010110110000100001
000000010110000000000011101001011000000010000010000000
000000010001000111000111101101010000000111000000000000
000000011110000111100000000011001011000000100000000000
000000010000100000100011001111011100000000000000000000
000000011100101101000111100111011111000001110100100000
000000010001001011000111101111001010000111110000100000
000000010001010111000011100111011010010101100100100000
000000010000001001000100001011001110010110100000000000

.logic_tile 14 14
000001000000001011100110101000011000000110000100000000
000000100000001111000000001111001010010110000000000000
001000001000010101000000000111111110110110100100000000
100001000000101111000010101001011000111110100010000000
000000001011010101100010111101000001000010110110000000
000000000000100101000011001001001111000010100000000000
000000101100000000000111011011011110011110100000000000
000011100000000001000011101101111011101110010000000000
000000010000000000000110010011011110010110100000000000
000000010000000001000111001101111100111001100000000000
000000110000000000000110001001011010000010000010000000
000001010010000000000100001011010000000111000000000000
000010010001000000000110000111111011000000100000000000
000000010000000000000000000011101000000000000000000000
110000010000001111100011101111011110001110000100000000
000000110000000001100010010111110000000110000000000010

.logic_tile 15 14
000000000000000111000011000101100000000001100000000000
000000000000000000000000001101001010000010100000000001
001000001100000111100011101011101100010100100110100100
100000000000001101000111101101001111010110110010000000
110000000000010111000010100101111111011101000110000000
010000000000100000000110000011101110001111000010000000
000000000000001111000000000011111000011110100000000000
000000000000000011000010001101111001000110100000000000
000000010010000000000111111001101011010110100000000000
000000010100000111000011100101111001100110100000000000
000000010000001111100000010111101111010110110000000000
000000010000000001000011011101101000000110100000000000
000000010000000111000110000011111010010101100100100010
000000010000000000100011111111011100101001010010100011
000001010001101001100011100001100000000001100000000000
000010110001010111000000001011001000000001010000000001

.logic_tile 16 14
000000000100000000000000000011011100000111010000000000
000000000000001001000000000011101010001111000000000000
001000000000010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000001111000000000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
000000000001110000000000010000000000000000000000000000
000001000000100000000011000000000000000000000000000000
000000010000010000000011100000000000000000000000000000
000000010110001111000010000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000001010010010000100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000001010000000001000000001001011110011101000110100100
000100011000000000000000001101001010001111000010000010

.logic_tile 17 14
000000000001010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 14
000000010000010000000000000000000000000000
000000010000100000000000000000000000000000
101000010000000000000000000000000000000000
000000010000000000000000000000000000000000
110010000000000000000000000000000000000000
110001001100000000000000000000000000000000
000000000000000001000000000000000000000000
000000001000000000100000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000100
000000010001000000000000000000000000000000
000000010010000000000000000000000000000000
000000010000000000000010000000000000000000
000000010000000000000000000000000000000000
010000010000000000000000000000000000000000
110000010000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000011010000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010110000000000000000000000000110000110000000000
000000110000000000000000000000000000110000110000001000
000001010000000000000000000000000000110000110000000000
000000010001000000000000000000000000110000110000001000
000000010000100000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000001100011101101111000100010110000000000
000000000000000000000010111111001111111001110000000000
000010000001000001000110001000011000000110100000000000
000000000000101101100100001001001110000100000000000000
000000000000001000000010011011111110010000110010000000
000000000000000001000111101011101001000000010000000000
000000000000000000000011100001100000000010000000000000
000000000000001101000000001001001011000011010000000000
000001110000001011100000001000011001000110100000000000
000011110000001011100000001101001000000000100000000000
000000110000000000000111010101001101011111110000000000
000001010000000000000110000101101111010110110000000000
000000010000001000000110001111001010000111000000000000
000000010000001011000010010001110000000010000000000000
000000010000001000000111000001111110101011010000000000
000000011110000001000110010001011100010111010000000000

.logic_tile 2 15
000001001101010101000000010111101110000010100000000000
000000100000000000000011000000011010001001000000000000
001000000000000111100110000001101000101000010000000000
100000000000000000000010110101111111101010110000000000
010000000000001001000111100001101110010000110000000000
110000000010001111000100001001101101000000100000000000
000000000000011000000010101001001011111001110000000000
000000000000000001000110010101101011010100000000000000
000000011100000101100000000111111111111100010000000000
000000010000100000000010111001101100101000100000000000
000000010000000011100000000011101111010000110000000000
000000010000000101000011100001101000110000110000000000
000100010000001101100110101011000000000011110100000001
000100010000000001100011101101001111000001110011100101
000000010000000000000000011000011101000010100000000000
000000010000001101000010000111001100000110000000000000

.logic_tile 3 15
000001001110001000000000011101101101100001010000000000
000010000000000111000010100001101101100000000000000000
001000100000000011100011110101111001100000010000000000
100001001010001101100010100011111110101000000000000000
010001000000001111000010001011111110000110100000000000
100000100110000011100010100011011100000000000000000000
000110000001011111000111010101011001100000010000000000
000000000110001011100111001101011110101000000000000000
000001010000000001000000000111011110000110000010000000
000010110000001001000000000001111001000001000000000000
000010010000001001000000010111001010111110110100000101
000000010000001111000010100111111010111001110000000000
000000010000001000000011100001111001000110100010000000
000000110000000011000011110000011111001000000000000000
010010010000011000000110100001111101100000000000000000
110000010100000101000111101101011010110000010000000000

.logic_tile 4 15
000000000000101111100000000111001000001100111000100000
000000000001011011100000000000101000110011000001010000
000000100000010001100000000011101001001100111000000000
000001000000000000100000000000101010110011000000000000
000000001100000000000000000011101001001100111000000000
000000000000000000000000000000101110110011000000000100
000010000000011111000111100101101001001100111000000000
000001000000001011000000000000001000110011000000000000
000000011110000111000000000001001001001100111000000000
000000011010000000100000000000001100110011000000000000
000000010001001001000011110111101001001100111000000000
000000011110100111000110010000101100110011000000100000
000000010000000000000110000111101001001100111000000000
000000010000000000000111010000001011110011000000000000
000000010000010001000110000111001000001100111000000000
000000010000001101100100000000101100110011000000000100

.logic_tile 5 15
000000001110001111000110000011001001100000000000000000
000000000000001111000011001011111000110100000001000000
001000000000000000000111010111111011111110110100000000
100000000000011111000011110001111111111001110010000000
010100000010101111100000001101011001111111110110000000
100100000000000011100000001011011001110110100000000000
000001000000100000000111000101000001000000000000100010
000000100001001001000010000000001100000000010000100001
000000010001000000000011100101111111111110110100000100
000010010000001001000010010111111011111110100010000000
000000010001010111100011100011001111100000000000000000
000000010000101001000011111011011101111000000000000000
000000010000000111100110000111111011101011110101000000
000010111001010000100000001001101011111011110000000100
110000010010000111000111000001011100101000010000000000
110000010000000000100111111001001101000100000001000000

.ramb_tile 6 15
000001000000000000000000001000000000000000
000000010010000000000011101111000000000000
001000000001000111100000001000000000000000
100000000000100111000000000011000000000000
010001001110000000000111110000000000000000
010000100000100000000011110011000000000000
000000100110000000000000010000000000000000
000001000000000000000010110011000000000000
000000011000001011100000010000000000000000
000000010100000111100011001011000000000001
000000010000010011000000001000000000000000
000000010000000111100000001101001011000000
000000010100000000000000001000000000000000
000000010000000000000000000011001011000000
010010010000010000000111101000000001000000
010000010000000000000111111111001000000000

.logic_tile 7 15
000000000000001011100011110001101001001100111010000000
000001000000101101000010110000101101110011000000010000
001000000001000111000011110000001000111100001000000000
100000000001110000000010110000000000111100000001000000
010000000000000000000111000001111110111110110110000000
100000000000000001000000000111011011110110110001000000
000000001010100011100111110101001111101111010100000000
000000000000000000000111011001101011111111010001000100
000010110001000111000111101101001101010000000000000100
000001010000100000100000001101011100010010100000000000
000000010000000000000010010001011110010100000100000001
000000010000001111000011000000011100101000010000000001
000000010000000111000000000001011100110000000100000100
000000110011010000100000001001011110110110100000000010
010000011010000001000010010111111000110100010100000100
110000010000000000000010110001011100101000010000000001

.logic_tile 8 15
000000000000001001000110100101001001001100111001000000
000000001010001011000010000000101000110011000000010000
001000000001000101100010000011101000001100111010000000
100000000000001001000100000000101001110011000000000000
110010100000000011100011010001001000001100111001000000
110001001010010000100010100000001001110011000000000000
000000100000101000000000000101001001001100111000000000
000001000001001011000000000000101101110011000010000000
000000011000100000000011000101101001001100111000000000
000000010010000000000100000000001110110011000000000000
000011110000000000000010001000001001001100110010000000
000000010001010000000111110001001001110011000000000000
000000011011000000000011100111100000000001110100000001
000000010000100000000100000001001010000000010010000000
000000010000000111100110100001011110010100000100000000
000000010001001101100100000000011101100000010010000010

.logic_tile 9 15
000010101010011000000111100111000000000000000000000000
000001000000100001000010101001000000000011000000000001
001000000000001000000000011000011100010000000100000001
100010101010100101000010101111011101010110000011000000
110010100000010111000000000001001100000000100110000000
010000000001011101000000000000111100101000010000000000
000001000000000000000000000000011000000010000000000001
000010000110000000000011000000010000000000000000000000
000100010000101111100010000101000000000010000010000000
000100110000000111100011100000000000000000000000000000
000000011000000111100000001001101110011111100001000000
000000010000000000000011001101011111101110000000000000
000001010000101101000111110011101100001001000100000000
000000110000000011100011010101010000001010000010100001
000000010000000000000000001001001110000010000000000000
000000011100001101000011110111001100000000000000000001

.logic_tile 10 15
000101100000000001100111100111101000001100111000000000
000110100010000111100111110000101111110011000000010000
000000001001001000000000000001001000001100111000000000
000000000000000111000000000000001000110011000000000001
000000101000000000000000000011101001001100111000000000
000011101010100000000000000000001111110011000000000000
000000000000000000000000000001101000001100111000000000
000000000110000000000000000000001101110011000010000000
000000010000000000000010100111101001001100111000000100
000000010110000000000100000000001101110011000000000000
000001010000100101000010100011101000001100111000000000
000000110011001101100110110000001001110011000000000001
000001010000000000000011100011101000001100111010000000
000000110100000000000010110000101001110011000000000000
000000110000100111000111010111101000001100111000000000
000001010000010001100110010000001111110011000010000000

.logic_tile 11 15
000000001110001101000011100001111000101111010100000000
000001000000001011100010110001011110101111110000000000
001000000000001001100011110001111111101111000000000000
100000001001001111000011010111101101010110100000000000
000010100000010111100011101001011001101111010100000000
000011100010000000100011010001011111101111110000000000
000000100000000111100011000101001110001011100000000001
000000000001011001000000001101111111101111010000000000
000001011010001001000000000001101100111111000100000000
000000110000001001000000000101101001111111100000000001
000010010001000000000111111011101101100000000000000000
000010110001001001000111000111001010110000010000000000
000010110000001001100111101001001011001111110000000000
000001010010000111000110011101111101001101010000000000
000000010000001011100110001111111010110010110000000000
000001011110001011000010011111001110100001110000000000

.logic_tile 12 15
000000101000000111000111010001101011000111010000000000
000000000000000000000111111001001001010111110000000001
001000000000000011000011111001001011101111010100000010
100000101001010000100011100111111011001111010000000000
000000000000000000000110011111011000010110110000000000
000000000010000111000110000111001001101010110000000000
000000000000001101000010011101101000111110100100000000
000000001000000111000110101001011101101101010000000101
000000010000010001000010000001001001000100000000000000
000000010000100000100010001011011011000000000000000000
000100010000000001100110100101001001110110100100000000
000100010000000000100000001101111010111101010000000000
000000010110000000000000010111001100110011110100000010
000000111010000111000010101101101001100011110000000000
110000010000001111000000001001001011110111110100000010
000001010001010001000000000011111101101001010000000000

.logic_tile 13 15
000010100000000001000000000001101010110011110110000010
000001000000000000100010101101011101100011110000000000
001000000000000101000111010111011000010110000000000000
100000100010000000000111000000011010000001000010000000
000000001110101011100010101011011001000100000000000000
000000000000011001100011001111011110000000000000000000
000000000110010000000011011011011011011011100000000000
000001000000000000000110010011011111010111100000000000
000001010000110001000110001001001110000111010000000000
000000110000111001000010011011011010101011110000000000
000000011000000011000111000001000001000011010100000000
000000010000000000000011000001101110000011000010000000
000010010000000101000110100101101100110011110100000000
000001010000000000100110011101111101100011111000000101
110000111010001011100111001111101111000000000000000000
000001010000000001000011001001011101000010000000000000

.logic_tile 14 15
000000000001000011110111101111101000000110000000000001
000000000000100000000110101101110000000101000000000000
001000001010100111000010110101111000000011100000000000
100000000001010000000111100101011101100011110000000000
110010000000000101000010100001001110000110000010000000
100000100000000101100100000000101001000001010000000001
000000000000100111000010100101101110000111010000000000
000000000001000000000000001011011111001111000000000010
000001010000000001000010001001101101001001010000000000
000010110000000000100000000101111110101101010001000001
000000011010001000000000000101111110000000000000000000
000001010111001001000000000000011101000000010000000000
000001010000000000000111100001001100000111000100000000
000000110110001101000111110101000000001001000000100010
110010110000000011100010000011101011011100000000000100
000000011010000000100010111011011000111100100001000000

.logic_tile 15 15
000000000000000001100000001000011011010000100000000000
000000000000000000000000000001001111000010100000000000
001010000000100001100010101001101010000001000000000000
100010100000011011000000000001010000000111000000000000
000000000000100000000111101000000000000000000100000000
000000000001010101000100001011000000000010000010000110
000000000010001000000000000000000000000000000110000001
000000001110001111000000000101000000000010000000000010
000000110000100000000000000000011000000100000110000100
000001010001010000000000000000010000000000000000000000
000010110000000000000000010000000000000000000100100100
000101010110011111000010000001000000000010000001000000
000000010000001000000000011000001111010100000000000000
000000010000000001000010000001011100000110000000000000
000000010010010000000110000000000000000000000100100000
000000110000000000000000000111000000000010000001000000

.logic_tile 16 15
000001000001011000000000011111111001010001110100000100
000000101100001111000011111001111101000011110001000001
001001000001110111100110011111001001000111000000000000
100000000001010000100011011011111100101111000000000000
010000000000001000000010001011011110001101000111000100
110000001010000111000000001001111110001111010011000000
000001000000000001100000011111111011000001110111000000
000010100000001001000011011111001011001011110000000010
000000010000100000000011100000000000000000000000000000
000000010000010000000100000000000000000000000000000000
000001010000000101000111100001001111011110100000000000
000010111110000000000111010111011000001001010000000000
000010010000000001100111000101001110000011100000000000
000001010000000101000010001111011000010011110000000010
000000010000000001000000001001001111011110100000000000
000000011000001001100010000101011110001001010000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001000000000000000000011010000100000101000000
100000000000000000000000000000010000000000000001000000
110000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000111000000000000000000000000000000
000000100100000000000100000000000000000000000000000000
000000010000010000000000000000000001000000100110000000
000000010000100000000000000000001011000000000001000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001000000000000000000100100000
000000010000000000000000001101000000000010000010000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011011000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 15
000000000000000000000000001000000000000000
000000010000000000000000001101000000000000
001000000000000000000000000000000000000000
100000000000000000000000001011000000000000
110010100000000000000000001000000000000000
110001000000000000000010000111000000000000
000000000000000111100011101000000000000000
000000000000000000100100001011000000000000
000000011011000111100111001000000000000000
000000010000100000100000001011000000000001
000000010100000111000010010000000001000000
000000010000000001000011001111001100000000
000000010000010111000010000000000001000000
000000010000100000000011100111001010000000
110000010000000111100000000000000000000000
010000010000000000000000001101001100000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010001010000000000000000000000110000110000001000
000000011010000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000110100000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000001000000001001001010010000000101000000
000000000000000000000010010011001110000000000000000000
001010000000010111100111000011001111001001000000000000
100000000000101111000010011111111100000001010000000000
010000001110000111100000001000001100000000000010100001
010000000000000001100011111011010000000010000000000011
000000000001001101000010011101011000000111000000000000
000000001010100001100110000101000000000010000000000000
000000100000000111100010010001111011000010000010000000
000010000000000001000110000011111001000000000000100011
000000000001001001100000001101100001000010000000000000
000000000000101101000010000101101000000011100000000000
000000000000000111100110011001001101000000000100000000
000000000000000000000011001111001100010000000000000000
110000000000010000000010000101101101010110100000000000
000000000000000000000000001101001001000010000000000000

.logic_tile 2 16
000000000000000111000000001101111100000010000000000000
000000000000000000100000000001010000000111000000000000
001000100000011001100110110111111000011011110000000000
100001000000000101000011011101111010101011110000000000
000000000000001101100000001011111000011110100000000000
000010000000000111000010011001011111111101110000000000
000000000001001011000010000000011010000100000100000000
000000000000101011000010100000000000000000000010000000
000100001110000001000111000111100001000010100000000000
000000000000010000100000000111001000000001100000000000
000000000000001101100010000101101010000010100000000000
000000000000000101000100000001101100000001000000000000
000000000001010111100111011011001111111000110000000000
000000000010000000100111100011111000011000100000000000
000000000000001000000110001001101111001001010000000000
000000000000001011000100000001111011010110100000000000

.logic_tile 3 16
000010100000100101100111011001011000000000000000000000
000001000001010001000010101111001000001001010001000000
001000000000001001000111010001111010011111110000000000
100001000100001011100111101001101100101101010001000000
110100000000000101000110111101111101101000000000000000
010100000010000101100011000001111110100000010001000000
000000001101000111100010110111011111100000010000000000
000000000000100000100011001101001101010100000000000000
000000000000000111000110011101011110111111010110000000
000000000000000000100011011101011010111111110010000110
000000100000011011100010111011100001000010110110000100
000001101100100111000010001001101000000010100010000000
000000000000000111000111100011001111000000000000000000
000000000000000001000010001001111100000010000000000000
000111100000000001100110001101001110101000000000000000
000001000000000000000011110011111110100100000000000000

.logic_tile 4 16
000000100000000000000000010011101000001100111000000000
000000000000000000000011010000101101110011000010010000
000000000001010000000010000001001000001100111010000000
000010000000000000000100000000101101110011000000000000
000011100000100111100010010111001001001100111000000000
000011101000000000000010010000001011110011000000000100
000000001110000000000010000111001000001100111000000000
000000000000000000000011100000001100110011000000000001
000000000000000001000011110001101000001100111000000000
000000000000000000000011000000101011110011000010000000
000010100000010001100010000011101001001100111000000000
000001000000101001100000000000001011110011000000000001
000000000000001011100111000011101000001100111000000100
000010000000001011100100000000001010110011000000000000
000000001100010000000000000111001000001100111000000000
000001000000100000000000000000101011110011000010000000

.logic_tile 5 16
000000000000000000000010101001011101101000000000000000
000000100110000000000000001011111111100000010000000010
001000001000001111000000000011011100100000010010000000
100000000000000111100010010101111001100000100000000000
000000000000000000000110001001001101101000010000000000
000000000000011001000000000001111101001000000001000000
000010000000000011100000011000000000000000000110100000
000001000000000111000011110011000000000010000010000100
000000000000010111000010101001011111100001010000000000
000000000000100101100011101001111100100000000001000000
000000000000000001000011111011101010000000100000000000
000000000000000111000011000101011100101000010000100000
000000001000000111100111101001101000111000000000000000
000010000000010000000100001011011100100000000000100000
010000000000100000000010111111001111001101000010000000
110000000000000000000011001101101010001000000001000000

.ramt_tile 6 16
000010110010100000000000000000000000000000
000000010001010000000000000000000000000000
101000010001000000000000000000000000000000
000000011010000000000000000000000000000000
110001000001010000000000000000000000000000
010000101100010000000000000000000000000000
000000001110000111100000000000000000000000
000000000000000000100000000000000000000000
000000000000000000000000000000000000000000
000000000110010000000011100000000000000001
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000110010000000000000000000000000000
000000000000100000000000000000000000000000
010001000000000000000000000000000000000000
110010000000000000000000000000000000000000

.logic_tile 7 16
000000000110000001100000010111011000100000000100100000
000000001010000000000011000111111100000000000000000000
001000001110000111100111100001101100000000000100000000
100000000000100000100011101111101100000000010000000000
010001000001000101000000001111111001010000100010000000
010000001000000000100000001011101100101000000000000000
000000000000000011100000000011011000000000000100000000
000000000000001011100000000011011111010000000000000000
000000000000001101100000001111111111001101000000000000
000001000010001101100000000111101101000100000000000000
000000000000000000000000001000000000000010000011000100
000000000000000111000010010101001000000000000010000010
000000000001011101100000010111011000000000000100000000
000000001100001011100010110011111110100000000000000000
110001000001111111000000010101101010000110000000100100
000000100001111011100011110000001110101000000000100000

.logic_tile 8 16
000000001010000000000110110111111101000110000010000000
000000000100101111000010010000111000101000000000000001
001000001110001011100011100001111010000100000010000000
100000000000001111100010100000110000000001000000000000
010100100001010000000011100001111001111111010100100001
110101100000001101000010110111101111111111110011000110
000000001000000000000111010000000000000010000010100000
000000000000000000000110101101000000000000000000000000
000000000000001000000000000000001110000100000010000000
000000001000101011000000001001010000000010000000000000
000000000000000000000010100000001100000100000001000000
000000000000000000000110110101000000000010000000000000
000010000000000111000000010101101000000010000011000000
000001000000000000100011100000110000000000000000100001
000000000000000000000111101001011100001110000010000100
000000000000000000000110001111010000000100000000000000

.logic_tile 9 16
000000101110000000000111100000001001010100000110000000
000001000000000000000100000111011101010000100011000000
001010100000000000000000001000001010000100000000000100
100001000000001101000000001101000000000010000010000000
110011000000000101000000001000000000000010000000000000
010010000000000000000000000011000000000000000000100000
000001001100000000000000010000011000000010000000000001
000000100000000000000011100000000000000000000000000000
000010001010000000000000011000000000000010000010000000
000000000000001101000011011111000000000000000000000000
000000000000000000000110000000001100000010000010000000
000000000011001101000110010000000000000000000000000000
000010101011000001000000000011100000000010000010000000
000000101110100000100000000000100000000000000000000000
000000000001000000000010101000000000000010000000000000
000000000000000000000110111111000000000000000000100000

.logic_tile 10 16
000000000100100000000011100011101001001100111010000000
000000000111010000000010110000001011110011000000010000
000000000000001000000000000111001000001100111000000000
000000000000001111000000000000101011110011000001000000
000000000000010000000010110111001001001100111000000000
000000101101000000000111110000001100110011000010000000
000000000000000111000111000001101001001100111000000000
000000001100001101100110110000001011110011000000000001
000101000110000111000000000001001000001100111000000000
000100100001010000100000000000101011110011000000000001
000000000000010101000000010011101000001100111000000001
000000000000000001100011110000101100110011000000000000
000010001001010000000010100101101001001100111000000010
000001000000001101000100000000001010110011000000000000
000000100001001000000000000001001001001100111000000010
000000000000100111000000000000101110110011000000000000

.logic_tile 11 16
000000100110000000000000000111101101101000010000000000
000000000000000000000011100101101011001000000000000000
000000100001010011100111101111101101100000000000000000
000000001000000000000010011001001111110000010000000000
000000000000000111000111011101001010101111000000000000
000000001110000111000111111001101001101001010000000000
000000100001000011100111101101101111101000000000000000
000000001010100000100000000111001001100100000000000000
000000000000001001000111000001101101101000000000000000
000000000010001001100000000111111101010000100000000000
000000100000000001000000011111001011101001000000000000
000000100000100000100011111111111001010000000010000000
000010100000000001000010010111001111101001000000000000
000001001100001001000110010111011011010000000000000000
000000000001011011100000001111011011101000010000000000
000000100000000011100010000001011100000000010000000000

.logic_tile 12 16
000000001010001000000110101001101011111111010100000000
000000000000000001000000001001011110011111100000000000
001001000001011011000110111111111000101111010100000000
100000001111010111000010101001101101011111110000000000
000000000000011000000011101111100000000011100000000000
000000000000000101000011000101001000000001000000000001
000010100000000101000111011011111011101111000000000000
000000000000000000000011101011111111010110100000000000
000000001100001101100110000001001100000010000100000000
000000000000000111000000000000100000001001000000000000
000000000110000000000011100101101011110010110000000000
000010000101000111000111110111111101100001110000000000
000000000001001000000000010101011011101011110100000001
000000000000101011000011100011011000101111110000000000
000000000000100001100111111101111100101011010000000000
000000001001001001000011101011101111000111100010000000

.logic_tile 13 16
000010100000000000000110010111101000111011110100000000
000000100010001111000011110111111011101011110000000000
001000000001001000000011000111011010100000110000000000
100000000000100001000000000111011011110000010000000000
000000000000000000000010011111011000110110100000000000
000000000000001111000010001101011001111100000000000000
000000100001011101000010001011101111100011110000000000
000000000000000101000110011001111011010110100000000000
000000000000001111000000000101111000111110000000000000
000000000000000011100010000011111000101101000000000000
000000100000000000000000011011011010000010000000000000
000010100001000000000011100101100000001011000010000000
000000000000101111000111011000001110000110000100000000
000000000001011011100011101111010000000100000000000000
000000000000000000000110000001101100101000010000000000
000000000010000000000010110101001100100001010000000000

.logic_tile 14 16
000000000000101111000011100001001100001001010010000010
000000000001011011100100000001111110101101010000000000
001000000000010101100010101111111111011111110000000000
100000000000100101000000001101101110000111110000000000
110000000000100001000000011001111010111110110000000000
100000001011010101000010000111111010010110000000000000
000000100000000000000011100111101101110110100100000001
000001000000000000000110001101011011101001010000000000
000100000000000000000111010001001010001001010000000100
000000001110000000000010100001001111101001110010000000
000000000000001001100110101111111101011111100000000000
000000000000001011000000001101001101010111110000000000
000010100000000001100111000001101101010000110010000000
000001000000000000100000000001011011110100110010000001
110000000001001001000010001111111000000110000100000000
000000000100100101000100000011000000001101000001000000

.logic_tile 15 16
000000000000000111000000000001000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000001110000000011000101001001001100111001000000
000000000000010000000000000000001011110011000000000000
000000000001010011100111000001101001001100111000000000
000100000000100000000100000000101111110011000000000000
000000000000000000000000000101001001001100111000000000
000000000000000000000010000000101111110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000101111110011000000000000
000011001000011101000011110111001001001100111000000000
000010000000000101100110100000001100110011000000000000
000000000000000101100111100111001001001100111000000000
000000000000000000000010000000101100110011000000000000
000010100001011001100110000011101001001100111000000000
000010000000001001100110110000101110110011000000000000

.logic_tile 16 16
000000000000100000000000000011100000000000000100100000
000000000001010000000000000000000000000001000000000000
001000000000000000000000001000000000000000000110000000
100000000000000000000000001111000000000010000000000000
110000000000000011100000000000001010000100000100000000
000000000000000000100010000000010000000000000010100000
000000000000000000000011100000011010000100000110000000
000000001100000000000000000000010000000000000000000000
000000000000000000000000000000001110000100000100000000
000000001110000000000000000000000000000000000010000000
000000000000000111000000000111000000000000000100000000
000010100001000000100000000000000000000001000011000000
000000000000001001100000000000000000000000000100000000
000000000000001001100000000101000000000010000000100000
000000000000000000000000010000000000000000000100000100
000000000000000000000010011101000000000010000010000000

.logic_tile 17 16
000000001010000000000000001000011011010110100100000000
000000000000000000000000000001011110000000100000000010
001000100000000000000000000000000000000000000000000000
100001000000001101000000000000000000000000000000000000
110000000110000111000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
000000000000010000000000001101000001000011100100000000
000000000000001111000011100011001011000001010001000100
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010000000000101000000001011100001000011100100000000
000000000001011101100000000101001011000010100001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000100000000111100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 16
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
101000010000000000000000000000000000000000
000000010000000000000000000000000000000000
110000000000000000000000000000000000000000
110000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000100
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000010000000000000000000
000000000000000000000100000000000000000000
110000000000000111000000000000000000000000
110000000000000000100000000000000000000000

.logic_tile 20 16
000000000000010000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000001010100000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
001000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000

.dsp2_tile 0 17
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000001000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000101000000001001011010111100010000000000
000000000000000000100010101101001111010100010000000000
000000000001011000000000001011011010000110000000000000
000000000000000001000000001011101000001011000000000000
000000000000001111100000000001001101000001010000000000
000000000000001011100000001001011000000110000000000100
000010100000000001000111101101100001000011100000000000
000000000000000101100000000101101110000010000000000000
000000000000000000000110010011111011000110100000000000
000000000000000111000010110000001110001000000000000000
000000100000000001000111010011101111100000000000000000
000001000000001001000110000001001010110000010000000000
000000000000000111100011100101011010000110100000000000
000000000000000000100000000000001100001000000000000000
000000000000000001000000000011101011111011110000000000
000000000000001111000000000001101010100001010000000001

.logic_tile 2 17
000001000000100101100111010111111111001001000000000000
000000100101000000000011110111011100000010100000000000
000000000000001000000000010111001001000001000000000000
000000000000000111000010001111011110100001010000000000
000000000000000101100000000101101010000000010010000000
000000000000000101000000001011001110000110100000000000
000010100110000001100110001101111100011111110000000000
000000000000000101100000000011111001001111100000000000
000001001100001001100000011001011111010110100010000000
000000000000000001000010011001001111100000000000000000
000000000000001101000000000001101101000010110000000000
000000001110001011100010100001001110000001010000000000
000000000000000101000111011111111110010000110000000000
000000000000000000100010100101011110000000010000000000
000010000001001000000111101101001110001110000000000000
000001001010101001000110100111011100000110000000000000

.logic_tile 3 17
000000000001011011100111110001011110101000000000000000
000000000000000001000110000111001001010000100000000000
001000000000001000000000010011011001000110000000000000
100000000100000111000011111011111011000001000000000000
010000000000000111100111010111011101000010100110000000
110010000000000000000011110000011011100001010010000000
000000000010000101100111101111000000000000010000000000
000000000000000101000111110101101001000000000000000000
000000101111010000000110001101001001011110100000000000
000001000010000011000011000111111000011111110010000000
000000000000000001100110011011011100111000000000000000
000000000000000000000011000111011111010000000000000000
000001001100000011100011110001001011000111110000000000
000000000000000001000010001001111010101111110000000000
000000001101011111100000011001001011000000100000000000
000000000000000101000010000011001111000000000000000000

.logic_tile 4 17
000000000000100000000000000001101000001100111000000000
000000000001000000000000000000001100110011000010010000
000000000000100111000000000111001000001100111000000000
000000000000001111100000000000101111110011000000000100
000001000010001000000000010011101001001100111000000000
000000100000010111000010100000101000110011000000000100
000000100101010000000010000111001000001100111000000000
000001000000000001000000000000001101110011000000000001
000000001110000000000111010101001001001100111000000000
000000000100001001000010100000101011110011000000000000
000010100001000000000111000011101001001100111000000000
000001000000100000000010110000101010110011000000000000
000001001110000001000010000111001000001100111000000000
000000100110000001100111000000001101110011000000000000
000000000000000001100000000111101000001100110000000000
000000000010000000100000000101000000110011000000000000

.logic_tile 5 17
000001000110101111100000010011011010101000000000000000
000010100000011011000011110001111101100000010000000000
001000101100000001000000001111101101110000010000000000
100001000000001001100000001101111010010000000000000000
010000000000000001100011100101000001000010110100000001
010000000000000000000010011111101011000001010011000101
000010000000011011100011110011001011000000000000000000
000001000000001111100110100111001111000010000000000000
000000000000001101100010010011101110101001000000000100
000000000000000001000010000111111011100000000000000000
000010000110010000000010001101011010101000000010000000
000000000000000000000010101011101000010000100000000000
000000001110101101000110001001111100101000000000000000
000000000001010111000011101011011011100100000000000001
000000000100110000000011111101011000101000000010000000
000001000100000000000111101011101100010000100000000000

.ramb_tile 6 17
000001000000000111000000000101001110000000
000010011000000000000000000000110000000000
001010000000000000000111110111001100000000
100000000110000000000011010000110000000000
010010000000000000000111100001001110000000
110000000001010111000111100000010000010000
000001000000001111100000011001101100000000
000010100000000111000011001101110000000000
000000000000000000000000001101001110000000
000000000001010011000011100101010000000100
000010000001010000000000001111001100000000
000000000100100111000000001001010000000100
000000001010000111000111100111101110000000
000000000000000000100011100011110000000100
110100000110010000000111001111101100000000
010000000001000000000110010101110000000000

.logic_tile 7 17
000010000000000000000000000101000001000000001000000000
000010100000000000000000000000101011000000000000000000
000000000000000000000000010111001000001100111000000000
000000000110000000000011100000000000110011000000000000
000000001000000000000000010011001000001100111000000000
000000001100000000000011000000000000110011000000000000
000000000000000000000010000011101000001100111000000100
000000001010000000000000000000100000110011000000000000
000000100001000001000010000111001000001100111000000000
000000000010000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000001100000001000010000000001101110011000000000000
000010101000000001000000000000001001001100111000000000
000001000010000000000010000000001100110011000000000000
000000000001010000000000000001101000001100111000000000
000000000000000000000000000000100000110011000000000000

.logic_tile 8 17
000000000000010111100010010001011100010000000100000000
000000000000100011000010100000001100101001000010000001
001000001100001101100000011001000000000010010010000001
100000000000000101000011110001001001000010100000000000
110000000000011000000011110011101010001000000110000001
010000100010101011000111100011110000001101000010000000
000000000000010011100000000101111000001110000000000000
000000000000100000100010011011000000000100000001100100
000000001110001000000010010111000001000000010100000000
000010100000000111000011100011101100000001110011000000
000000000000000011000111100001011000000010000010000000
000000000000010011000100000000111101100001010000000000
000000000100000000000011110000011010010000100110000000
000000000000000000000011000011011011010100000000000100
000000000000100000000000000011001110001000000110000001
000000000001000000000000000101010000001110000000000000

.logic_tile 9 17
000000000001110111000000000000011010000010000000000000
000010000001011111000011100000010000000000000000100000
001000000000001000000010101011011111000001000000000100
100000000000000101000111101001111100000000000000000000
010000000000000101000010110001001011100010000000000000
010000001001000101100110100011001000001000100000000000
000000000000000011100011100000001010000010000010000000
000000000010001001100110110000010000000000000000000000
000001100010000011100000010011011010010000000100000001
000011100110000111000010000000001000100001010010000000
000001001110000001100000000101000000000010000010000000
000010000000000000100000000000000000000000000000000000
000000000001000000000000001101100001000001110100000000
000000001110100000000000001101001001000000100010000010
000000100000000000000110000000011010000100100001000000
000000000000000000000000000000001011000000000000000000

.logic_tile 10 17
000001000001001011100111100000001000111100001000000000
000000100100100011100100000000000000111100000000010100
001000001000000000000000010101111101101111010100000000
100001000000000000000011010001011101101111110010000000
000000000000001000000000001000000000000010000000000000
000000001100101011000000000011000000000000000001000000
000001000000000001100000000000000000000010000000000000
000000000110000000000000001111000000000000000001000000
000010101100100000000000000000011100000010000000000000
000001000000011101000000000000000000000000000001000000
000000001100010101000110001111111110110000010000000000
000000000000001101100010011111011010010000000000000000
000001000000100000000000000000000000000010000000000000
000010000001000000000010110011000000000000000000100000
000000000000000111000110110001011001110110100000000000
000000000011010111000010111001011110110000110000000000

.logic_tile 11 17
000100000000101011100000010011000000000000001000000000
000000001011001011100011110000001000000000000000000000
000000000001000000000111000011001000001100111000000000
000000000000000000000000000000001111110011000000100000
000000000000000000000111010101001000001100111000000000
000000000000000000000011010000101011110011000000000010
000000000001000111100010000111001001001100111000000100
000000000000000000000011110000101001110011000000000000
000010100110000111000111100101101000001100111000000010
000010100000000111000110000000101101110011000000000000
000000000001000000000000000001001000001100111000000010
000000000000100000000000000000101101110011000000000000
000000000000100000000010000001001001001100111000000000
000000000001000000000011110000001011110011000000000001
000010100000100000000000000101101001001100111000000000
000001000000010000000011110000001111110011000000000000

.logic_tile 12 17
000000000000000000000110001001111111111111100100000000
000010101100001111000010010101101101111110100000000000
001100100000001000000110011001000000000011100000000001
100100000010000011000011111101101010000001000001000000
000010000110001011100011100111011011100000000000000000
000010100000000001100111101111001001110100000000000000
000000000000001011000111111000000000000010100100000000
000000000101000011000011011011001111000000100000000000
000010100000100001000010100011000000000010000000100000
000001000001000000100111111011001010000011010000000000
000000100000010000000110100011100000000011100000000000
000000001010000011000010010011001001000010000010000100
000000000000100000000011111011001111100001010000000000
000000000000011001000010000001101011010000000000000000
000000000000001000000000010001001011110110100000000000
000000100000001001000011011101011111111100000000000000

.logic_tile 13 17
000000001100100111100111101000000000000000000110100001
000000000001000000100100001101000000000010000000000000
001010000000001111100111010001101111101111000000000000
100001000000000011100111100001111110101001010000000000
110000001010001111100010111001011001010110110000000000
100000000000001001100111110101111101000110100000000010
000000001110001111100111100000000000000000100100000001
000010101010100101100000000000001010000000000001000010
000000000000000001100010000001101101010110110000000000
000000000000000000000000001101011101001001010000000010
000000000000000000000000001011111000000111010000000001
000000000000000111000010000001101011001111000000000000
000000000000000101100010000001111011001001010000000000
000000000000000000000000000111001101010110110010100000
110010100000000000000000010011101011101000010000000000
000000000000000111000011010011001111010010100000000000

.logic_tile 14 17
000001000000101000000110000101011100011110100000000000
000000000000010001000010001001111011101111110000000000
001000000110010101000010010011101101010110100100000000
100000001010001101100110010000001011000000010000000010
110010100000000000000110001011011101011110100000000000
100001000000000000000110110001011010011111110000000000
000000100000000001100111110111101100000011000100000000
000000000001010000100010100011010000001011000000000010
000001000000010001000110110001111101011110100000000000
000010100000100001000110001001011001101111110000000000
000000000000001000000010001011111010010001110000000001
000000000000000001000111101001111001110000110000000000
000000000000000000000000001001101101001001010000000010
000000000000000000000000001111111101010110110000000000
110000000000000001100110010001000001000010100100000000
000000000000000000000010000011001111000010110000000010

.logic_tile 15 17
000001000000000000000111100101001001001100111010000000
000000101110010000000100000000001100110011000000010000
000000000000000000000111100101001001001100111000000000
000000000000000000000011100000101111110011000000000000
000001000000001000000110010011001001001100111000000000
000000000000001001000111000000101111110011000010000000
000000000001010000000000000001101000001100111000000000
000010100000100000000000000000101100110011000000000000
000001000000101101100110100111101001001100111010000000
000000100001001001000000000000001110110011000000000000
000000000000011000000000010011001000001100111000000000
000000000001011001000011010000001011110011000000000000
000001000100000101000000000001001001001100111000000000
000000100000000000000000000000101101110011000000000000
000000000000000111000010010111001001001100111000000000
000000000000000001000010010000001001110011000000000000

.logic_tile 16 17
000000000000010101100111100011111000000111000100000001
000000000000000111000111101011100000001001000000000100
001000000000000111100111111001011010011001010010000000
100000000001011001100010101111111001010110100000000001
110000000001010000000110101101111010010111100000000000
100000000000100000000010011001011000110111110000000000
000010000000001101100111010101101110001001010010000000
000000000000001111000111101111111011011110100010000000
000000000000000001000000011001011001010111100000000000
000000001110000000100010000011011000111011110000000000
000011001110001000000010001001011010010111110000000000
000010100000000111000000000001001110101111010000000000
000000000000000001100010010000011001000110000100000000
000000000000001111000110100111001111000110100000100000
110000000000000000000110011101011000010111100000000000
000010001000000000000010000101101100111111010000000000

.logic_tile 17 17
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000111001000010110000100100000
100000000000000000000000000000011111001001000000000000
000000000000000000000000000111111101010110110000000000
000000000000000000000000000111101110101111110000000000
000000000000001000000000010111101110000111110000000000
000000000000001111000011100011001101101111110000000000
000000100110000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000001101000110000000000000000000000100000000
000000001110000111100000000111000000000010000001000010
110000000000001000000111000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001001010000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000010000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000110001000011110001100110000000000
000000000000000000000000000011010000110011000000000000
001000000000010101000000001101111000000001000000100001
100000000000100000100010110001110000000110000011000011
000000000000001000000011101000000000000010000000000000
000000000000000001000000001001000000000000000000000000
000000000000000000000010100011100000000011100000000000
000000000000000000000100000011101010000010000000000000
000000000000000001100000000001000000000010100100000000
000000000110000000000010001101101101000001100000000001
000000000000001000000000010101111000000000000010000001
000000000000000001000010000000110000000001000010100011
000000000000000000000000001111111110001100110000000000
000000000000000000000000000011110000110011000000000000
000000000000000000000000000000011100000010000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 2 18
000000000000100111000010000011001000010111100000000000
000001000001000000000100000011011010010001100000000000
000000000000000111000011100111001011111001010000000000
000000000000000000000000000001101101100010100000000000
000000000000000101100010000001111010000111110000000000
000000000110001111000100000101101111001010100000000000
000000000000011101100000010101101101010111110000000000
000000000000000001000010001111001100111001110000000000
000000000000000001100000000001011110101000000000000000
000000000000000101000010010101011100111001110000000000
000010100000000001100011101101011110000010100000000000
000001000000000000010100001101011010101111010000000000
000000000000001000000111110001011000101000000000000000
000000000000001001000111000101001101111001110000000000
000000000000001000000010001101001010011011100000000000
000000001100000111000111110111011110001011000000000000

.logic_tile 3 18
000000000000001111100110011001111111110000010000000000
000000000000000101100011010101011000010000000000000000
001000000010001011100000011001111011101000000000000000
100000000000101011100011011011101111100000010000000000
010000000000001001100111010111101110011111010000000000
010000000000100001000010100001011011011111100000000000
000000100000000001100110110011001010000000000000000000
000000000000000000100011111011101010000010000000000000
000001101110000101100110000111001010011111100000000000
000010100000000101000111101101111100111101010000000000
000001000000000000000110100101101010011011110000000000
000000100000000000000100000011111111101011110000000000
000000100000100011000000010001001000000010100110000001
000000000001000000000011100000011110100001010011000100
000000000000001001100000010111011111010100000000000000
000000000000000101000010000000001011001000000000000000

.logic_tile 4 18
000000000000001000000110011111111010100000000000000000
000000000000000001000011111011001100110000010000000000
001000000000001011100110000111111010111011110101100000
100000000000000001100000001001011101111111110011000110
010010100000000001000010010101011010000001000000000000
010001000001010000000110101101110000001001000000000000
000000000000011000000110111111011111100000000000000000
000000000000001011000011110001011111111000000000000000
000000000000000001100010010011111000111111010110000000
000001000000000111000110000001111101111111110010100000
000001001111000000000010011011101100111000000000000000
000000101010100000000111011111101100010000000000000000
000010101101010001100000000111001110000110000000000000
000000000000000101000011110101010000001010000000000010
000000000000001001100011111111111001101000010000000000
000000001010000001000011000101101000001000000000000000

.logic_tile 5 18
000000000000000111000000000000000001000000100100100000
000010100000100000100000000000001011000000000000000000
001000000001010000000011111000000000000000000100000000
100000000000000000000111011101000000000010000000100000
000001000000001000000000000000000001000000100100000000
000010101000000001000000000000001110000000000000100000
000000000000000111000011000000000000000000000100000000
000000000001010000100011110001000000000010000000100000
000000000000000001100000000001100000000000000100000000
000000000100000111000000000000100000000001000000000100
000000000000000000000000000101100000000000000100000001
000000000000000000000000000000000000000001000000100000
000000000001110000000000000111001011010000000000000000
000000000001111001000010100011101001101001000000000010
000000100000000001000000000001101100000001110000000000
000001001000000000100000000011101110000000100010000000

.ramt_tile 6 18
000000000000000000000111000111011100000000
000000000000000000000100000000110000001000
001000000000010000000000000111011110000000
100000000000100000000000000000110000000000
110000100001000001000000000101111100000000
010000001000000000100010000000010000010000
000000000111000111100010001111111110000000
000000000000100001100000000111010000001000
000000000000000011100000001111111100100000
000010100011010000000011101101110000000000
000010100000000000000111000101011110000000
000001000000001001000000001101010000000100
000000000000000001000111100011011100000000
000010100000000000100010010111010000000000
010000000000001111000111000011111110000000
110000001101011011000010001001010000010000

.logic_tile 7 18
000000000000000111000000000000001001001100111000000000
000000000001010000100000000000001010110011000000010000
000000001010000000000000010000001000001100111000000000
000000000000000000000011100000001110110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000010000111010001000000010111001000001100111000000000
000001000000100000000011110000100000110011000000000000
000101000000000000000000000101101000001100111000000000
000100100000000000000000000000100000110011000000000000
000010100001010000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000001000000000000000010000000001001001100111000000000
000010100000001001000010010000001001110011000000000000
000010100000000000000000000000001000001100111000000000
000000000000001111000000000000001111110011000000000000

.logic_tile 8 18
000000001010000101100110110000001100000100000100000000
000000000000010001000011110000000000000000000000100000
001000000000000101100011101111100000000010110000000000
100000000000000011000100001001001011000000010001000000
000000000010101000000010011000001010000110000000000000
000010100000010101000010100111001000010100000001100100
000000000000001111100000010101011111010010100010000000
000000000000000101000010100000101011100000000000000100
000001000000010001000000001001000001000010010010000000
000000100001100000000000000101001110000001010001000000
000010101100000000000000000111101001000010100010000000
000001000000000000000000000000011000100000010001000000
000010101000000000000000001000001001000110000010100000
000001000000000000000000000111011000010100000000000010
000000000000100001000010000111111111010010100000000100
000000000000000000100000000000101010100000000010000000

.logic_tile 9 18
000010000001100111100111110011000000000000010100000000
000001000100010000100111010111001100000001110011000000
001000000000100000000111011111011000001000000101000000
100000000000010000000111101001010000001110000001000000
010000000000001001100000000111101100001000000110000000
010000000000000001000011110111010000001101000000000000
000000000110000000000111101000001110000000100110000000
000000000000000000000000000011001111010100100000000000
000001000000000111100011011000001000000100000100000011
000010000000000111000011011101011110010100100000000000
000001000000000011100010000111101110001001000100000001
000000000001000000100000001101100000001010000010000001
000000000000000001000000010001011100000100000110000000
000000000000000000000010110000011110101000010000000010
000000000000001000000011100101001101100010000000000000
000000000000001101000010010101011111000100010000000000

.logic_tile 10 18
000000000001111000000000011001101010010000110010000000
000000000001110001000011111111011001110100110000100001
001000101001010001100000000011101010101111000000000000
100001000000100000000000000011011101010110100000000000
110000001100000111100111000111100000000000000100000000
100000000000001101100010000000000000000001000001000100
000001000000000000000000000111101111100000000000000000
000010000000000000000010000111001011111000000010000000
000010001100001011100111100111011100101000010001000000
000001000000001011100100000111101100000100000000000000
000000000001000101100110100111001010000110000000000000
000000000000100001000000000101100000001010000001000000
000000000000101111000010010000000000000000000100000000
000000100001001011000010110001000000000010000010000000
110000000000000101000010011111001101100001010000000000
000000000001011001000010111011001111100000000000000000

.logic_tile 11 18
000000000110101111100000010101001000001100111000000000
000000000001001011100011110000001111110011000000010010
000000000000000000000111110011101000001100111000000001
000000100000000111000011110000101110110011000000000000
000000000000001011100000000011101001001100111000100000
000000000000000011100000000000101010110011000000000000
000000000000001011100000010001001000001100111000000000
000000001011011011000011010000101000110011000000000000
000000000001010000000000000111101001001100111000000000
000100000000100000000000000000001000110011000000000010
000000000000000000000111100001101001001100111000000000
000000000000100000000111110000101001110011000000000000
000000000000001000000111000101101000001100111000000000
000000000000001011000100000000101000110011000000000010
000000100000000000000000000101001001001100111000000000
000000001000000001000000000000001010110011000000000000

.logic_tile 12 18
000001000000100001100010001001001011101100000000000000
000000100000010000000000001011111000111000000000000000
001001000001001001100000000000011010010110000100000000
100010000000000111000010010000011010000000000000000000
000000000000001000000010111011111101101111000000000000
000000000001010001000110001011011000101001010000000000
000000000000001111000010101011111010101011010000000000
000000000000101101000100001011001111001011010000000000
000000000000010000000000000001011111111110100100000000
000000001110100011000000001111111001111101110000000000
000000000010000011100111010000001011010010100100000000
000000000000100001100011010000011010000000000000000000
000000001101010000000110001001111110000110000000100000
000000000000100000000010000111000000000101000000000000
000000000000000101100000000000001101010010100000000100
000000000000100001100011110001001110000010000000000000

.logic_tile 13 18
000000000110000000000010001001101100011100000000000000
000000100000000000000000000011001011111100010001000101
001000000000000111100110000001100001000011100100000000
100001000000001101000000000111001110000010100000000000
110000000000000000000010000111100000000000000110100000
100000000000000000000010000000100000000001000001000000
000000000010001001100000011000011011000010100100000000
000000000000000101000010101001001110000110100000000000
000000000000100001100010100000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010000110100000000000000111101110000111110000000000
000000000000011101000000001001001101011111110000000000
000000000000001111000110000101101011010010100000000000
000000000000000001000000000000011111000001000000000001
110000000000000011100010011101001111011101000000000000
000010000001010111100011010001111011111100000010000010

.logic_tile 14 18
000000000000000000000000000000000000000000001000000000
000000000000010111000010010000001001000000000000001000
000000000000000000000000000101000000000000001000000000
000000100000000111000000000000100000000000000000000000
000000000000000000000111000101101000001100111000000000
000000000000010000000100000000100000110011000000000000
000000000001010101000000000001101000001100111000000001
000010000000100001000010100000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000100000000000000000000000001001001100111000000000
000001000000010000010000000000001111110011000000000000
000011000000000000000000000101101000001100111000000000
000011100000000000000000000000000000110011000000100000
000000000001000000000000010001001000001100111000000000
000000000000100000000010010000000000110011000000000001

.logic_tile 15 18
000000000000001111000111100011101001001100111000000000
000000000000001111100000000000101100110011000000010000
000001000000000011110000000001001000001100111000000000
000000000000001001100000000000001101110011000000000100
000000000000000000000000010001101001001100111000000000
000001000000000000000011100000001101110011000000000000
000000000000000000000011100001101001001100111010000000
000000000000000000000100000000001110110011000000000000
000000000010000000000111010101001001001100111000000000
000000000000000000000110100000101111110011000000000001
000000000000000000000111100101101000001100111000000100
000000000010000101000110000000101000110011000000000000
000000000010100000000110100001001000001100111000000000
000000000000010001000000000000101101110011000000100000
000000000000000000000110100111001000001100111000000000
000010100000001001000000000000101110110011000000000000

.logic_tile 16 18
000000000000000000000000011000000000000000000100000000
000000000000000000000011001101000000000010000000000010
001000000000000000000011101001001111001001010000000001
100000000000000000000000000111101011011110100000000000
110000000000000000000111000000000001000000100100000000
000000000000000000000000000000001011000000000000100000
000000000000000000000111010101100000000000000100000000
000000000000000000000111000000100000000001000001000000
000000000001010000000000000011111000010111110000000000
000100000000100000000011111011111011011011110000000000
000000000000000000000110000000011010000100000100100000
000000000000000000000100000000010000000000000000000000
000010100001010111100000000000000001000000100100000000
000001000000100000000000000000001011000000000010000000
000000000000001000000000000101100000000000000100000000
000000000000000101000000000000100000000001000010000000

.logic_tile 17 18
000010000001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000101100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000100001000000000000000000000000000000000000000
000000000001000101000000000000000000000000000000000000
000000000000000000000000000000011010010010100100000000
000000001110000000000000001111001010000010100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000111010001111010110000110000001000
000000001000000000000011000000100000110000110000000000
000010000000000000000111000111111000110000110000001000
000000000000000000000010010000010000110000110000000010
000000000000000111000111000101001000110000110000101000
000000000000000111000110000000110000110000110000000000
000000000000001000000000000000001010110000110000101000
000000000000001011000011100000000000110000110000000000
000000000000000000000000000000001010110000110001001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000001010110000110001001000
000000000000000000000000000000010000110000110000000000
000000000000000000000000000000011010110000110000001000
000000000000000000000000000000010000110000110000000100
000000000000000001000000000000001000110000110000001000
000000000000000000000000000000010000110000110000100000

.logic_tile 1 19
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000000101000010110000000001000000001000000000
100000001010000000100011010000001101000000000000000000
000000000000000111000000000101000001000000001000000000
000000000000000000000010100000101001000000000000000000
000000000000000000000010100000000001000000001000000000
000000000000000101000110110000001000000000000000000000
000001000000000000000110100011000000000000001000000000
000010100000000101000000000000100000000000000000000000
000000000000000000000010100000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000101100000010111001111001000000100000000
000000000000000001000011010101011011011100000000000100
000000000000000000000000001111001101000010000000000000
000000000000000000000000000101001011000000000000000000

.logic_tile 2 19
000000000000000001100000011001101101010110000000000000
000000000010000111000010000111101011010111010000000000
001010000001011111100110000001000001000010000100000000
100000000000100111000000000001001000000011010000000000
010000100000000000000000001000001100010110000000000000
010000000000001101000000000011001000000110000000000000
000000000000001001100010000000000000000010000000000000
000000000100000011000000000000001010000000000000000000
000000000000000001100010001011001101000110000000000000
000000000000100000100010010101011110101011110000000000
000000000000001001100000000011101111111001100000000000
000000000000001001100010000011111010110000010000000000
000000000000000011100011100111111101011111110000000000
000000001000000000100000000001001000101101010000000000
000000000000001101000000001011001110111001010000000000
000000001100000001000000000101101100100110000000000000

.logic_tile 3 19
000000001110111001100011100111001011111111010111000001
000000000000000101100000001101101101111111110000000100
001000000000000000000000011101000001000000100000000000
100000000000000101000011001111001011000000110000000000
110100001110000111100110010011011111100000010000000000
110100000000001111100011010011001001100000100000000000
000000000000001011100011110011001110100001010000000000
000000000000001001100110101101001100010000000000000000
000001000001011001000110010111100001000000100000000000
000000100000000001000111101011101000000000110000000000
000000100000000000000111010101100001000010000000000000
000001000000000000000110000001001010000011010000000000
000001000000100011100111011111101100000100000000000000
000000100001010000000110001101110000001100000000000000
000010100000001000000011110001011111011111110000000000
000000000000001101000110111001011101101001110000000000

.logic_tile 4 19
000000000100001111110111111011011011111011110110000000
000000000000000011100111011101101000111111110011000010
001000001101001001100110011011100001000011110100000001
100000000000100001000011110001001001000010110011000000
110000000000100101100000000011111110111111110101000001
010000001011000000000000000101011110111101110011000110
000000000001001000000111100011001111100001010000000000
000000000000100101000110000001011011010000000000000000
000011100000101001100110000101101000111000000000000000
000000000001010001000011100001111100100000000000000000
000000000000001101100000000001011000101000010000000000
000000000000000101000000000001111100000000100000000000
000000000100000101000111010001001111100000010000000000
000000000000000000000010000001111111101000000000000000
000000000001000000000111110001001000100000000000000000
000000000000100000000010000011011001110000100000000000

.logic_tile 5 19
000000000000000000000111011001001110001000000000000001
000000000000000000000010101011111100001110000000000000
001001000000100000000010100000001110000100000100000000
100000000000000000000100000000010000000000000010100000
000000000000000101100111110000000000000000100100000000
000010000000000000000011000000001101000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111100010011011111110001001010000000000
000000000000000011000010111111111010010110100000000000
000000001110000000000011100011101000101000010000000000
000001000000001111000010101101011100001000000000000000
000000000000000011100111010000000000000000000000000000
000010100010000000100010000000000000000000000000000000
000000000110000000000110011111001010000110100000000000
000000000000000000000010111001011101000000000000000000

.ramb_tile 6 19
000000000000000000000111000011101010000000
000000010000000000000011010000110000000001
001000000000000111100000000011101110000000
100000000000000111000000000000110000100000
010000000000001011100011100001101010000000
010000001000001011100011100000010000000000
000010000110000000000000000111101110000000
000000000110000000000000001001110000100000
000000000000101000000011100011001010000000
000000000110010111000000000011110000000001
000000000000000111000111000111001110000000
000000000000000000100110010101010000000100
000000000000000111100010100111101010000000
000000000000000000000100000101110000100000
010010000000000000000011101101001110010000
010000000000000000000010000011110000000000

.logic_tile 7 19
000000000000100000000111100101101000001100111000000000
000000000001000000010000000000100000110011000001010000
000001000000000000000000000000001001001100111000000000
000010100000000000000000000000001010110011000000000000
000000000000010000000000000111101000001100111000000000
000000000000100000000000000000000000110011000000000001
000000000000011011100000010000001001001100111000000000
000000000000100111100011110000001101110011000000000001
000000001100000000000000000001001000001100111000000000
000000100000000000000000000000100000110011000000000000
000000001010000000000010000111101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000001010000001000000000000001000001100111000000000
000010100000000000000000000000001110110011000000000000
000010101100000001000000000101101000001100111000000000
000001000000001111000000000000000000110011000000000000

.logic_tile 8 19
000010100110000101000111000000001011000010100010000000
000001000000000000000100000011011111010000100000100000
001000000000000111100010100000000000000000000100000000
100000000000000000100000000001000000000010000000100000
000000000110100101100111001111111100001000000000000000
000000000000010011000011111101111011001110000000000010
000010000000000101100011100101101100001010000000000000
000000000000000000000000000101000000001001000000100101
000000000111010001100000000000001000000100000100000000
000000000001111001000000000000010000000000000001000000
000000000000000000000111101101011100010100000000000000
000000000000000000000011111111111100010000100000000010
000001001110000000000000000000011000000100000110000000
000010101110000000000000000000010000000000000010000000
000001000000000000000110001011001010001110000000000000
000000000000000000000110000001000000001000000010000010

.logic_tile 9 19
000000001110001001000010100101101000100010000000000100
000000000000001111100010100001111101000100010000000000
001001000000001011000000001101011000010000000000000000
100000000000000101000011100101011110100001010000000010
110001100000000111100111100000000000000000100100000000
100011100001010000000110010000001011000000000001100000
000000001100001000000010001001101111010000100000000100
000000000000001111000010100101101101101000000000000000
000000100000100111100000011011011101010110110000000000
000001000001000000000011101101001101010101110001000000
000110101110000001000111100000001000000100100000000000
000101000000100000100011110000011000000000000000000010
000000001110001111000000001101111001000100000000000000
000010100001011001100000000001001001010100100000100000
110000000000100000000000000000000000000000100100000000
000000000001010000000000000000001011000000000001100000

.logic_tile 10 19
000000001010000011100111111111011100111111010100000000
000100000000000000000011101101101010011111100000000000
001000000000001101100111110001001010101011110100000000
100000000000000001000111111011111111101111110010000000
000000000000101101000110001011111001001011100000000000
000000000001001111000000000111111001101111010010000000
000000000000000111100010100111111010111110000000000000
000000000000000111100011100001101010101101000000000000
000000001110001000000110110101111111111000000000000000
000001000001001011000110010111101100010000000000000000
000000000000000001000010001111001100100000000000000000
000000000000000101000010001101101001111000000010000000
000001000000001111100110110101101111100011110000000000
000000101010000011100011111011001111101001010000000000
000010100000001011100111111011111001111110100101000000
000001000000000011100010001111101000111101110000000000

.logic_tile 11 19
000000000000000001000000000111001001001100111000100000
000100000000000000000011100000001000110011000000010000
000000100000001000000000000001101001001100111000000001
000000000000001111000010010000101110110011000000000000
000000000001001000000000010011001001001100111000000000
000010100000101011000011110000101110110011000000000010
000000000101000111100000000011001000001100111000000000
000000000000100000100000000000101011110011000000000000
000000001000000000000011110101001000001100111000000000
000100000000000000000111110000001111110011000000000000
000000000000100111100111100111001001001100111000000000
000000000000010000100100000000001100110011000000000000
000000001010000111000111100011101001001100111000000000
000000000000001001100000000000101010110011000000000000
000000000001101001000000000001001000001100111000000000
000000000000110111100000000000101000110011000000000000

.logic_tile 12 19
000000000110000000000000011111001100000110000010000000
000110100000000000000010001101100000000101000000000000
001000000000101000000110111011111000101001000000000000
100000000000000011000010001101001110100000000000000000
000000000000000011100010011101111100111110000000000000
000000000000000000000011111011001010101101000000000000
000000100000001000000111011001001010101000010000000000
000000000000101011000110101111101011100001010000000000
000000000000010001000000001000001100010110000000100000
000000001100101101000000000111001111000010000000000000
000001000000001111100111000001101110000010000100000000
000010000000000011100011000000100000001001000000000000
000000000000000101100011001111011000100000010000000000
000000000000000001000011110011011011010100000000000000
000000000000000001100010000111101101110000010000000000
000000000010000000000011000111101101100000000000000000

.logic_tile 13 19
000000000000001001000111100001001100100011110100000000
000000000000000101000010001001001110101011110000000100
001001000000000001100111101111011111100000110000000000
100000000000000000000111101101101000110000010000000000
000000000000001011100000001001001011101111010100000000
000000000000010111100010011101011100001111010000000000
000000000000000011000010001111101101011001010010000000
000000000000000000000011100111101101010110100001000000
000000000000000111100000001011101000011111100000000000
000000001111001111100011111011011101101111100000000000
000000000001011101000010000111111000100011110000000000
000000000000000111000011110101011111010110100000000000
000000000000100011000011110000011111000010100000000000
000000000001010000000111100101011010000110000000000011
110000000000000011100110001001001101010000110000000000
000000000000001111000110011011001001110100110010000000

.logic_tile 14 19
000000000000001000000111100000001000001100111000000000
000000000000000111000100000000001100110011000000010001
000000000000000000000000000101101000001100111010000000
000000000000000000000000000000000000110011000000000000
000000000000000111100000000000001000001100111010000000
000000000000001111100000000000001010110011000000000000
000000000000000001000000000000001001001100111000000000
000000000000000000100000000000001101110011000000000000
000000000000110000000000000000001000001100111000000000
000000000000110001000000000000001111110011000000000100
000001000000000000000110000001001000001100111000000001
000010100000000000000100000000000000110011000000000000
000000000100000000000011000001001000001100111000000100
000000000000010000000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000010000000000000000001010110011000010000000

.logic_tile 15 19
000000000000001000000000000011101000001100111000000000
000000000000001001000000000000101000110011000000010000
000000000001100001000010110101101001001100111000000000
000010000000100000100011000000001000110011000000000000
000000000000000111100011100011001001001100111000000000
000100000000000000100000000000101110110011000000000000
000000000110001001100010010101001001001100111000000000
000000000000000011100011110000001011110011000000000000
000000000100100000000010000101101001001100111000000000
000000000001010000000010100000001101110011000000000000
000000000000101101000010100001101001001100111000000000
000010000000011101000010000000101100110011000000000000
000000000000100000000000000000001001001100110000000000
000000000001000000000000001011001011110011000000000000
000000000000000111000000001011101011011110100000000000
000000000000000000100010111111011001011111110000000000

.logic_tile 16 19
000100000000000000000110010000001010000100000110100000
000000101100000000000010000000010000000000000000000000
001000000000000111100000000101111000010110000100000000
100000000000000000100011110000011001001001000010000000
110010000001010000000111111000011111010110100100000000
100001000000100000000011111111001010000100000000000000
000000000000000111100110111011011101001111100000000000
000000000000000000100011111111101000011111110000000000
000011100000000000000000010111011010011001010010000000
000011000001010000000010011001111111010110100000000000
000000000000000000000000011000000000000000000100000000
000000000000000001000011100111000000000010000000000100
000000000000001000000111010000011001000110000100000000
000000000001001001000011011101001011000110100010000000
110000001010001000000110010011111011010111110000000000
000000000000000001000011110111101111100111110000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000111000000000001011010110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000001000000111000001101100110000110000101000
000000000000001011000011100000010000110000110000000000
000000000000001000000000000001101100110000110000001100
000000000000001011000000000000100000110000110000000000
000000000000000111100000000000011000110000110000001100
000000001010001011100000000000010000110000110000000000
000000000000000011100111010000001010110000110010001000
000000000000000000100011000000000000110000110000000000
000000000000000000000000000000011010110000110010001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000001100110000110000001010
000000000000000000000000000000010000110000110000000000
000000000000000000000111000000011110110000110000001000
000000000000000000000000000000010000110000110000100000

.ipcon_tile 0 20
000000000000000000000000000000001010110000110000001000
000000000000000000000011100000000000110000110000100000
101000000000000000000000000000001000110000110000001000
001000000000000000000011100000010000110000110000000001
000000000000000000000000000000001100110000110000001000
000000000000000001000000000000010000110000110000000000
000000000000000000000000000000011100110000110000001000
000000000000000000000000000000010000110000110000000000
000000000000000000000010000000011100110000110001001000
000000000000000111000000000000010000110000110000000000
000000000000000000000010000000011000110000110001001000
000000000000000000000010000000010000110000110000000000
000000000000001000000000000000001110110000110001001000
000000000000001011000000000000000000110000110000000000
000000000000000000000000000000000000110000110001001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000010110000000000000000001000000000
000000000000000000000110000000001110000000000000001000
001000000000000000000000000101000000000000001000000000
100000000000000000000010100000001011000000000000000000
110000100000000001100000010101001001001100111000000000
110000000000000000100011100000101001110011000000000000
000000000000000111000000010101101001001100111000000000
000000000000000000100010000000001011110011000000000000
000000000000001000000010000101001000001100110000000000
000001000000000101000000000000101100110011000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001101000000000000000000000000
000000000000000001000111101001011110000010000100000000
000000000000000000000100001111100000000111000000000000
000000000000001000000010000000001000000000100000000000
000000000000001011000000000000011101000000000000000000

.logic_tile 2 20
000000000000001111000000001011111000000010000100000000
000000001000001001100000001101100000000111000000000000
001000000000001011000000000001011000000010000000000000
100000000000001011100011100101000000000111000000000000
000000000000001101000111000011011101000000100000000000
000000000000000011000100001101001001010000110000000000
000000000000001111100011101001101011001000000000000000
000000000000000001100000001111111010001001010010000000
000000000000000001100000001000001011000110100000000000
000000000000000000000000001111001010000100000000000000
000001000000000001100010100101100000000010100000000000
000000101110000000000100000001001010000001100000000000
000001000000000000000000011111001010000110000000000000
000010100000000000000011010001100000000101000000000000
000000000000000000000111010101000000000010000000000000
000000000000000000000110000000000000000000000000000000

.logic_tile 3 20
000001000000001011100000010011001101001000000000000000
000000000000001001100010001001011010001001010000000000
001000000000000011100110001101011010101001000000000000
100000000000000000000000001001011110100000000000000000
110000001100001011100110010101001110000111000000000000
010001000000000011000010100001010000000001000000000000
000000000000001101000111010101011110101000010000000000
000000000000000001000010000001001110001000000000000000
000001001110001001000111001001011000101000000000000000
000000100000000001000010010111001111100100000000000000
000000000000000101100000011101011100111011110110000001
000000000000000000000010100101111011111111110010100001
000000000000100001100110111001111000101000000000000000
000000000001010011000110111101101111011000000000000000
000010100000000001100000001111001101111111110110000000
000001000000000000000000000011001011111101110010100111

.logic_tile 4 20
000001000000001001000111111001000000000000010000000000
000000100000001011100111000101101110000000000000000000
001010000000001000000000011001011111100000010000000000
100000000000001011000011011011001011100000100000000000
110000001100101000000111111000001110000000000000000000
010000000001010001000011111111001001000110100000000000
000000000000000101100110111001011000100000010000000000
000000001010001101000011111011011011100000100000000000
000000000000000001100000010001001001000000000000000000
000000000000000101000011010000011011100000000000000000
000000000000000011100110001001101001000110000000000000
000100001100000000000011111111011110000001000000000000
000000000000000111100110000101011100000110100000000000
000000000000001111000000000011001011000000000000000000
000000000000001001000110011111011100111111110100000001
000000000000000001000110100101111100111101110010000101

.logic_tile 5 20
000001000000001000000011111111001110100000010000000000
000010100000000001000111001111011001010100000000000000
001000000000000001000000000011001111100000010000000000
100000000000000000100000001001001000010000010000000000
110000000000100111000010110101101010111011110110100000
110000000000010000100110101101011000111111110011000100
000000000000101111000111100000000001000010000000000000
000000000000010001010000000000001100000000000000000011
000000001110000011100111101011001110100000010000000000
000000100000001001100000000101111001101000000000000000
000000000000100001000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000010011100011111011011001111000000000000000
000000000000011111100010001101001100010000000000000000
000000001010000000000011101111001011100000000000000000
000000000000000000000110101111001000110000100000000000

.ramt_tile 6 20
000000000000000011100110100111001000000000
000000000000000000000011100000110000000100
001010000000011111100000000111001010100000
100011100000101111100000000000110000000000
010000000000000001000110100011101000000000
010000000000000000000000000000010000000001
000000000000001111000000001101101010000000
000000000000001011000000000101010000000001
000000000000000000000000000111101000000000
000000000000001001000000000011110000000001
000000000000010101100000000101001010000000
000000000000100001100000000111010000000100
000000000001000001000011100001001000000000
000001000001011111000110000111010000000000
010000000000000000000000001011101010000000
010000000000000000000010000001010000000100

.logic_tile 7 20
000000000000000111000000000001101000001100111000000000
000001000000000000100000000000100000110011000000010000
000000000000000111000111000101001000001100111000000000
000000000000001111000110010000000000110011000000000000
000010000000000111100000000000001000001100111000000000
000001000000010000100000000000001110110011000000000000
000010000000001011100000000001101000001100111000000000
000001000000000001100010100000100000110011000000000000
000000000110100000000000000000001001001100111000000000
000010100001010000000000000000001000110011000000000000
000000000000000000000000000000001001001100110000000000
000000000000000000000000000000001000110011000000000000
000000000000000001000000001001011010001110000000000000
000000001101010000000000000101000000000100000000000001
000000000000000000000000001101100001000011010000000000
000000000000000001000000001101001110000010000000000001

.logic_tile 8 20
000010100001000000000000001111100001000010110000000000
000000001000000101000000001101001100000000010001000001
001000000000000000000010100001000000000000000100000000
100000000001000000000011110000000000000001000010000000
000000001000001000000000010000000001000000100100000000
000000000011011111000010100000001010000000000001000000
000001000000000001100011100000000001000000100100000000
000000000000100000000100000000001001000000000001000000
000010000001000001100010010111101011000110000010000000
000000000000000000000010000000011110101000000000000000
000000001011001000000110011000011001000010000010000000
000000000000101001000111111011011110010010100000000000
000010000000000001000000000101001100001001000000000000
000001001100000000000000001011011110000101000000000010
000000000000010111000000000111011100010100000000000000
000000000001010101100000001011011100010000100000000010

.logic_tile 9 20
000000000000000011000111001011111000101000010000000000
000000000000000000000100000001011111101001000000000000
001000000000010101100111000101001010010000100000000000
100000000001000111100000001001011011010100000000100000
110001001000011111000110100111000000000000000110100000
100010000001100111000010000000000000000001000000000100
000000000000000111100000001000000000000000000110100000
000000000000000111000000000111000000000010000000000000
000000001100000001000000000001000000000000000110000100
000100000000000000000000000000000000000001000000100000
000000000000000001100000000101101111101011010000000000
000000000111010000000000000011011010000111100000000000
000001000110000000000010000000011000000100000110000000
000010001110000001000000000000000000000000000010100000
110001000000000000000000000000000000000000100100000000
000010000000001001000000000000001010000000000010100000

.logic_tile 10 20
000000000000011011100000011000000000000010000100000000
000000000000001011100010001001001111000010100010000000
001000000000001111000000010001000000000011000100000000
100000000000001001000010000101100000000001000010000000
000001000001011001000000011001111110101000010000000000
000110100000100101000011110011011000001000000000000000
000000000110001000000011100101101011100000110000000000
000000000001000011000110001101101110110000100000000000
000000001110100000000000011001011011101011010000000000
000000000001000000000010100111011011001011010000000000
000000000000001000000110111001011000100000010000000000
000000100000001101000010110001001110010100000000000000
000001000000001000000110000011111001100000000000000000
000010100000001011000000000001101101111000000000000000
000001000000001001000000011001001101100000010000000000
000010000000000001000010100001011010010100000000000000

.logic_tile 11 20
000000000000000111000000000111001001001100111000000000
000000000001011001000010000000101101110011000000010000
000000000110000000000111000001001000001100111000000000
000000000000000000000100000000001101110011000000000000
000001000000000011100000010001001000001100111000000000
000000100000000111000011110000001110110011000000000000
000001000000001000000011100011001001001100111000000000
000010000010001111000100000000001110110011000000000000
000000001000001000000011110101001000001100111000000000
000000000011001011000111100000001001110011000000000000
000000000000000000000000000101101001001100111000000000
000000000000000000000010000000101001110011000000000010
000001000000000011100000010101101000001100111000000000
000100100000000000100011010000001101110011000000000000
000000000000000000000000000101001000001100110000000000
000000000000001111000000001101000000110011000000000000

.logic_tile 12 20
000000000000001101000000011000011100010110100100000000
000100000000000001000011010011001101010100100000000000
001000000000000011100111010111100000000011000100000000
100010000000001111100011100001100000000010000000000000
000000001000010101100000001011100000000000100000000000
000000000000100000000011101001101111000001000000000000
000000000000000000000111000001011110000010000000000000
000000000000001111000000001111000000000111000010000000
000000000000000000000011110011011000101111000000000000
000000000000000111000110001111111100101001010000000000
000000001010001001100011110001001010110000010000000000
000000100000000001000010000111101011100000000000000000
000000000000001000000111011001111111101011010000000000
000000000000000111000111101101011000001011010000000000
000000000000000101100110011011111001101000010000000000
000000000010000000100011011111111010101001000000000000

.logic_tile 13 20
000000000000000101100000000011001011000011100000000000
000000000000000000010010101001101001100011110000000010
001000000000001001000000001111101110000110000000000000
100000100001011111100010011011100000000101000011000000
110000000000001111100010010101100000000000000100000000
100000000100001111000011000000000000000001000001000001
000000000000010000000000000111000000000011100010000000
000000000000101101000010011101001000000001000000000000
000000000000000000000010010000011100000110000010000000
000000000000001001000010100111001001000010100010000000
000000100000100111100110100011001011011100000000000001
000001100000000000000100001011001011111100100010000001
000010000001011101100000000001101110010111110000000000
000001000000100111100000001011001011011011110000000000
110000000000000000000111110001111001011101000000000000
000000000000000000000011001011101111111100000010100000

.logic_tile 14 20
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001101110011000000010000
000000000000010000000000000111101000001100111010000000
000000000000100000000000000000100000110011000000000000
000000000000000011100000000011101000001100111000000000
000000000000000000100000000000100000110011000000000000
000000000000000000000010100011001000001100111000000000
000000000000010000000111110000000000110011000000000000
000000000000000000000110000000001001001100111000000000
000000000000000101000100000000001011110011000000000000
000001000000000000000010100101001000001100111000000000
000010000110000000000110110000000000110011000000000000
000000000000100000000000000011001000001100111000000000
000000000001000000000000000000100000110011000000000000
000000000100000000000110000000001001001100111000000000
000000000000000000000100000000001011110011000000000000

.logic_tile 15 20
000000000000000000010000010101111101011111100000000000
000000000000000101000011001111101001101011110000000000
001000000000000111000110100101001111010111110000000000
100000000000000000000010101111111011011011110000000000
110010101010000101000010100101111111011111100000000000
100001000000000000000010101111101010101011110000000000
000000000000000101000000010111001011010110110000000000
000000000000000101000011000111101011011111110000000000
000000000000000000000010100001111010011111100000000000
000000000000000000000100000001111111101111100000000000
000010000000000101000110011111001110011111110000000000
000000000000000000100011101101011011000111110000000000
000000000000000101000110100001111101010010100100000000
000000000000001101100110110000011101000001010001000010
110000000000000000000000001001001110000111110000000000
000000000100001101000000000101111101101111110000000000

.logic_tile 16 20
000000000000001101100110010000001110010110000100100000
000000000000000101000010100101011000000110000000000000
001000000000001000000110000000000000000000000000000000
100000000000000101000011110000000000000000000000000000
110010000000000111100000000111001101001001010000000001
100001000000000000100000001111001110101101010000000000
000000000000001000000000001001001010000111000100000000
000000000000010001000000000011100000000110000000000010
000000000000000001000000000000011001010110000100000000
000000100000000000000000000101011000000110000000000000
000000000000000001100111100111011110010001110010100000
000000000000000000000100000011111001110000110000000000
000000000000001000000111110001011100000110000100000000
000000000000000001000010000101010000001110000001100000
110000000000000111100111100001101111010000110010100000
000000000000000000100000000011111010110100110000000000

.logic_tile 17 20
000100000000000000000000000000000000000000000000000000
000100001110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000011010110000110000001100
000000000000000111000000000000000000110000110000000000
001000000000000000000011100000011010110000110000001100
001000000000000000000000000000000000110000110000000000
000000000000001111000011100000001110110000110000001000
000000000000001111000000000000010000110000110000000000
000000000000001011100000000000001010110000110000001000
000000000000001011000000000000010000110000110000000000
000000000000000000000000000000011000110000110000101000
000000000000000000000000000000010000110000110000000000
000000000000000000000000000000001010110000110000001000
000000000100000000000000000000000000110000110000100000
000000000000000000000000010000001010110000110000001100
000000000000000000000011110000000000110000110000000000
000000000000000000000000000000000000110000110000001100
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001100
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001100
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001100
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000111000000000101100000000000001000000000
000000000000000000100000000000000000000000000000001000
000000000000000000000000000001100000000000001000000000
000000000000000101000010100000101000000000000000000000
000000000000001111000010110101001000001100110000000000
000000000000001001100010000000001010110011000000000000
000000000000001000000111000101101011010000100000000000
000000000000000011000110100000111011000001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001011011010001110000000000000
000000000000000000000000000101110000001111000000100001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001111010010110000000000000
000000000000000000010000000000011011000001000000000000

.logic_tile 2 21
000001000000000011100000001011001111011100000010000000
000010100010000000100000001011101001000100000000000000
000000000000000001100111010011101100000010000000000000
000000000000000000100010001111010000001011000000000000
000000000000000000000000011001100000000011100000000000
000000000000000000000010000011101100000010000000000000
000000000000000000000000001011100000000010000000000000
000000000000000000000000000111001000000011010000000000
000000000000000000000110001111001010001001000000000000
000000000000000001000011101011011110000001010000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000010000000000000000000000000000000
000001001100001001100000011111011000000111000000000000
000010100000000011000011010011100000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.logic_tile 3 21
000010001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001111100000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
010000000000000011100111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000001111000111111000011011000000000000000000
000000000000000101100110000001011100010000000000000000
000000000000001011100110001011001111000110000000000000
000001000010001101100000000101111000000010000000000000
000000000000001001100000001111111101111011110100000000
000000000000000001000000001101101010111111110010100110
000000100000000001000000010011111110100000000000000000
000000000000000000100010110011011110111000000000000000
000000000000000000000110010111001011101000010000000000
000000000000000000000011000011001100000000100000000000

.logic_tile 4 21
000000000000101000000110000011101110111111110100100000
000000001001010001000011100101001101111101110011000010
001000000000001011100010101101111100000010100000000000
100000000000000111000000001011011111000001000000000000
010000000000001001100000001001111010101000000000000000
010000000000000001000000000001011000100000010000000000
000000000000000111000000011111101110001000000000000000
000000000000001111000011001001100000000000000000000000
000000000000000000000111111001011011000110100000000000
000000001000000001000010000011101010000000000000000000
000000000000000001100110001001001100100000010000000000
000000000000000101000010101101001101010000010000000000
000000000000001111100000000000000000000000000000000000
000000000000001111000011100000000000000000000000000000
000000000000000000000010000111101110001000000000000000
000000000000000000000000000101100000000000000000000000

.logic_tile 5 21
000001000000001000000111100111011010101000010000000000
000000100000100111000000000101101100000000010000000000
000000001000001000000000010001111010100000010010000000
000000000000001011000011110111011111100000100000000000
000000001110100111100011101011101111101000000000000000
000000000001010000000100000101011011011000000001000000
000000000000000111100111011001111010100000010000000000
000000000000000111100111010111111111100000100000000000
000001001100000101100110111111001100100000010000000000
000000100000000101000010101101101000101000000000000010
000000000000000101100000000011011011100001010010000000
000000000000000000000000001111111011010000000000000000
000100000000001000000000001011001110100000000010000000
000100000000000101000011001101111011111000000000000000
000000000000001000000010100101111110100000010000000100
000000000000000101000000001111111001010100000000000000

.ramb_tile 6 21
000000000000000111100000000111101110000000
000000010000000000100011110000010000000000
001010000001011000000000010001101110000000
100001000000100111000010010000110000000000
010001000000001000000111100111101110000000
010000000000001111000100000000110000000000
000000000000000000000110011111101110000000
000000000000000000000111001101010000000000
000000000000001000000110110011001110000000
000000000000001101000010101101110000000000
000000000000000000000111000011001110000000
000000000100000000000100000101110000000000
000000000010100000000110010011101110000000
000000000000010000000111000011110000000000
010000000000101011100000010101101110000000
010000000000000101100010100001110000000000

.logic_tile 7 21
000000000110000101000111101000000000000000000110000000
000001000000101111000100001001000000000010000001000000
001000000000000101000000001111101101101000010000000000
100000000000000000000010100011111101001000000000000100
000000000000000111100010100101101010010110000000000000
000000000000000101100000000000001000100000000000000100
000000000000101000000000000001001010000010100000000000
000000000100011111000000000000001000100000010010000000
000000000001000101000000001000011000010110000000000100
000000000000000000100010111011001000010000000000000000
000011000000010101000111111111111111100000000010000000
000011000000100000000011011011011111111000000000000000
000000001000100101100000000001000000000010110000000100
000000000000000000000000000001101011000000100000000000
000000000000000101000011100111101111101001000000000000
000000000000000000100110100011101101100000000000000100

.logic_tile 8 21
000100000000000000000000001101000001000010110000000000
000000000000000101000000000011001010000000100001000000
001000000110000000000000000001000000000000000100000000
100000000000000101000000000000000000000001000000000000
000001000000000000000111000111011110010000100000000100
000010000010010011000000001111111101101000000000000000
000000000110000011100111010001100000000000000100000000
000000000000000000100111010000000000000001000001000000
000000000000000111000000011011000001000010110010000000
000000000010000000100011100011001011000000100000000000
000000000000101000000011100111001111010000100000000001
000000000000010101000000001111101101010100000000000000
000000100000000001100111000101100000000000000100000000
000000000100000000000010010000100000000001000001000000
000000000000100000000000010101000000000000000100000000
000000000001010000000010000000100000000001000001000000

.logic_tile 9 21
000100000000000000000110101111011010001010000000000001
000000100000001111000000001011000000001001000001000000
001000001000001111100000000000000000000000000000000000
100000000000000011100000000000000000000000000000000000
110000000001000000000111100111001000001000000000000100
100000000000100000000100001111111000001110000000000000
000000000000001000000110100011100000000000000110100000
000000000000000001000000000000000000000001000000000010
000000000000001000000111100001111100000010000010000000
000000000000001111000000000000010000001001000000100100
000000000000000000000010010001101100010000000000000000
000000000000000001000011001011001111010110000000100000
000000000000001000000111000000000000000000100100000000
000000000000101011000111100000001011000000000010100100
110000000000000000000000011101111000000001010000000001
000000000000000000000011101111101111000010010000000000

.logic_tile 10 21
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001000100000000000000000000000000000000000000000
100000000000010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
000000001010001000000000000000000001000000100110000000
000000000000001111000000000000001010000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 11 21
000000000000001000000010100000000000000000000000000000
000000000000001011000000000000000000000000000000000000
001100000000000000000110000101101011100001010000000000
100100000001001111000000001001101100100000000000000000
000000000110000111000000000001111111010110100100000000
000000001110000001000000000000101110101000010000000000
000000000000000001100010010101111111010110000100000000
000000000000000111000010000000011011101001010000000000
000000000000101111000000000000001100000100000000000000
000000000001000011000000001111001100000010000000000000
000000000000000011100000000001101101000000100000000000
000000000000000000000000000000001010000001000000000000
000000000000000000000111000101011011101011010000000000
000000001100000000000100000001001000001011010000000000
000000000000001001100110000001001110110010110000000000
000000000000000001100100000011011010100001110000000000

.logic_tile 12 21
000000000000001101100110001111000000000010100000000000
000000000000000011000000001011001010000010010001000000
001000000000000000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000
000110000000000001000110111001011100101000010000000000
000001000000000000000010101111101111100001010000000000
000000000010000111100000001001011011101111000000000000
000000000000000000100000000011001101101001010000000000
000000000000000000000000010101000000000010100000100000
000000000000000001000010000011101010000001100000000000
000001000000100001000011110000000000000000000000000000
000010000000000000000010000000000000000000000000000000
000000000000001000000010000001000000000011000100000000
000000000000001101000100001011000000000001000000000000
000000001010000000000011110101001011000110000010000000
000000000000000000000010110000011111000001010000000000

.logic_tile 13 21
000000000000001000000000000101100001000010100100000000
000000000000000101000000000101101011000010110000000000
001000000110001000000110100000000000000000000000000000
100000000000001111000000000000000000000000000000000000
110000000000001011100110000000000000000000000000000000
100000000000001111100000000000000000000000000000000000
000000000000001000000110001111011000011100000010000000
000000000000000101000010101001101111111100010010000000
000000000000001000000000000101001110011001010010000000
000000000000000001000000000001011111101001010000000100
000000000000000000000000010000001010000100000110000000
000000000000000000000010100000010000000000000000100000
000000000000001000000010000111001111010001110000000000
000000000000001011000010011111101101110000110001000010
110000000000000000000000000111001101011101000000000000
000010100000000000000000001111101010111100000010000000

.logic_tile 14 21
000000000000000000000110100001001000001100111000000000
000000000000000000000000000000100000110011000000010000
001000000010001000000000000000001001001100111000000000
100000000000000111000000000000001010110011000000000000
110000000000000000000011100000001001001100111000000000
100000000000000001000000000000001110110011000000000000
000001000000001000000000010111101000001100111000000000
000000000001000101000010100000100000110011000000000000
000000000000100000000110000011101000001100111000000000
000000000001000000000100000000100000110011000000000000
001000000000000000000111000001101000001100110000000000
000000000000000000000100000000000000110011000000000000
000000000000000101100110100101011010000110000100000000
000000000000000000000010000111010000001101000000000000
110000000000000001100110000111001010011001010000000001
000000000001010000100100001011111111101001010000000010

.logic_tile 15 21
000000000000000000000011110101111000001001010010000000
000000000000000000000110001001101101010110110000100000
001000000000000111100111001011001110010111100000000000
100000000000000000100000001011011110111111100000000000
110001000000001000000010100000001011010110000100000000
100010000000000001000000000011001111000110000000000000
000000000000000101000110100101101101000110000100000000
000000000000000001000010000000101100001001010000000000
000000000000001000000110011000001000010110100100000000
000000000000001101000111000101011100000100000001000000
000000000000000001100011101111001101000111110000000000
000000000000000000000000001001101110101111110000000000
000000000000001000000011100000011110010110000100000000
000000000000001001000000000011011011000110000001000000
110000000000001000000110001011001110010111100000000000
000000000000001001000011110101011101111111100000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000100
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000100
000000000001010000000000000000000000110000110000001100
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000101100000110000110000001000
000000000000000000000000000000100000110000110000000000
000000000000000011100000000111100000110000110000001000
000000000000000000100000000000100000110000110000000000
000000000000000000000000000001100000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000010000000000110000110000001000
000000000000000000000011010000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000111000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000011000000011100110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 22
000000000000000011100000000000000000000000000000000000
000000000010000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000110010000000000000000000000000000
000000000000001111000111100000000000000000000000000000
000000000000000000000000000001011011100000000000000000
000000000000000000000000001111011010110000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110101001011011101000000000000000
000000000000000000000000000101001011010000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 22
000000000000000000000000000101011000000000
000000000000000000000000000000110000000000
001000000000001000000111000001111010000000
100000000000001111000100000000010000000000
110000000000000111100000010011111000000000
010000000000000000000011110000010000000000
000000000000000001000111001111111010000000
000000000000000000000110001111110000000000
000000000000000001000000000111111000000000
000000000000000001000011100011010000000100
000000000000001011100000001101011010000000
000000000000000011100000001101010000000000
000000000000000001000000000111011000000000
000000000000000001100000000111010000000100
110000000000000000000111000101111010000000
010000000010000001000111000011010000000000

.logic_tile 7 22
000000000000000000000000000101100000000000000100000000
000000000000000000000010100000000000000001000001000000
001000000000000000000000000001100000000000000100000000
100000000110000000000010100000100000000001000001000000
000001000000001000000000010000000000000000100100000000
000000000000000001000010000000001001000000000000000001
000000000000000001000000001011111011010000000000000000
000000000000000101100000001011101111010010100000000010
000000000000000001100000001101001111000100000000000000
000000000000000000000000001011001010101000010000000010
000000000000010101000010100011111011000000100000000000
000000000000000000100110001101101100010100100000000010
000000000000000000000000001000000000000000000100000000
000000000000001101000010111111000000000010000001000000
000000000000000000000010010101111100000000010000000000
000000000000000000000010001111011100000010110000000001

.logic_tile 8 22
000000000000000000000000000000000000000000100100000000
000000000000000101000000000000001000000000000010000000
001000000000000001000010011001111101010000100000000100
100000000000000101100111011001111011010100000000000000
000000000000001000000011101001111000010100000000000100
000000000000001001000000001001101100100000010000000000
000001000000001000000010011001101011010100000000000000
000010000000000001000111101001111010010000100000000001
000000000000001001000110000011000000000000000100000100
000000000000000001100100000000100000000001000000000000
000000000000000001100000010000011000000100000100000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000001001111010000000100000000000
000000000000000000000000000011111100010100100000000100

.logic_tile 9 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 22
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 11 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000111000000000001000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000010001100000110000110000001000
000000000000000000000011010000100000110000110000000000
000000000000000000000011100011100000110000110000001000
000000000000000000000000000000100000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000111000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000001010110000110000001000
000000000000000000000000000000010000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000

.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 3 23
000000000000000000010000000000000000000000000010100110
000000000000000000000000000000000000000000000011000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 23
000000000000000000000111010111001010000000
000000010000000000000011000000010000000000
001000000000000000000111000111001000000001
100000000000000111000100000000010000000000
010000000000000011100011110111101010000000
110000000000000000100011000000010000000000
000000000000001011100000000101101000000000
000000000000000011100010011001010000010000
000000000000100000000111101101101010000000
000000000000010000000000000111110000010000
000000000000000000000000001011101000000000
000000000000000001000000000101010000000000
000000000001010111000011100001101010000000
000000000000100001100100000101110000000001
010000000000000111000000000111001000000000
010000000110000001100000001011110000000000

.logic_tile 7 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 9 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 23
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 24
000000000000001000000000000111111100000000
000000000000001011000011100000010000000100
001000000000000011100000000001011110100000
100000000000001111100000000000010000000000
010000000000001001000000010001111100000000
010000000010001111100011110000010000010000
000000000000000000000111000101111110000000
000000000000000000000100001111110000010000
000010100000000000000000000101011100000000
000000000000001001000000000011110000100000
000000000000000000000011101111111110000010
000000000000000000000000001111010000000000
000000100000001001000000000111011100000000
000000000000000111000011000111010000100000
010000000000000001000011100101011110000000
010000000000001111000011110101010000000100

.logic_tile 7 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 24
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 11 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 13 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 25
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 26
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000

.logic_tile 5 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001010000000000000000000000000000
000000010000100000000000000000000000000000

.logic_tile 7 27
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011010000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000010010000000000000000000000000000110000110000001000
000000011010000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010100000000000000000000000000110000110000000000
000010010000010000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000011100101
000000000000000000000000000000000000000000000001100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000111101110100000000000000000
000000000000000000000000001101111111000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
000000000000001000000010100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000000000000000001011111111100000000000000000
000000000000000000000000001011101110000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110110000000001000000100111000010
000000000000000000000010100000001111000000001010000010
010000000000001101100110000000000000000010100000000000
010000000000000101000010100101001101000010000000000000

.logic_tile 2 29
000000000000000000000110000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000001000000110010000000000000000001000000000
100000000000000001000010000000001101000000000000000000
010000000000000000000011100000001000001100111100000000
110000000000010000000000000000001101110011000000000000
000000000000000111000000000000001000001100111100000000
000000000000000000100010110000001001110011000000000000
000000000000000000000010110000001001001100111100000000
000000000000000000000110000000001000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
010000000000000001100000000000001001001100110100000000
110000000000000000000000000000001001110011000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 29
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000000001000010100000100000
000000000000000000000000000111001011000000100000000010
001000000000000000000000000101101111000010100000000000
100000000000000000000000000000101111100001010001000000
110000000000000000000000000000000000000010000000000000
010000000000000000000000000111000000000000000011000001
000000000000000000000010100000000000000010000100000000
000000000000000000000000001011000000000000000000000000
000001000000000000000110010000000000000000000000000000
000010100000000000000011100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000100000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
010000000000000000000010100000000000000000000000000000

.logic_tile 2 30
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000111011010001100110100000000
000000000000000011000000000000010000110011000000000000
110000000000000011100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000100
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000000111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000010000000000000
000011010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000010
000100000000000000
000010000000000000
000010110000000001
000000000000001110
000000000000110100
000000111000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000010000000000010
000101010000000000
000000000000000000
000000000000000001
000000000000000110
000000000000011100
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100110
000000000000111100
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000111000000000
000000001000000000
000010000000000000
000011110000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000111000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
001000000000000000
000000000000000000
000000000000000000
000100000000000010
000000000000000000
000000000000000000
000000000000000100
000011010000000001
000000000000000000
000000000000000000

.io_tile 9 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
001000000000000000
000000000000000000
000000000000000000
000100000000000010
000000000000000000
000000000000000000
000010000000000100
000000110000000001
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000100000000000000
000000000000000000
001100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
001000000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000001110000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
001000000000000000
000000000000000000
000000000000000000
100100000000000010
000000000000000000
010000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
001000000000000000
000000000000000000
000000000000000000
010100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000011010000000000

.io_tile 14 31
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000000111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000000
000100000000000001
000000000000000000
000000000000000001
000001110000000100
000000000000000100
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000010
000100000000000000
000001011000000000
000000001000000001
000000000000100010
000000000000010000
001000000000000100
000000000000000000
000000111000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 19 31
000000000000000010
000000000000000000
000010111000000000
010010110000000001
000001010001101101
000000001011110000
000100000000000000
000000000000000000
000000000000100000
000100000011000100
100001010011010110
000011011011011000
000000000000000000
000000000000000001
000001010000100001
000000001011000100

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 6 13
1808180a140a0c1c0018081808140800000a04000a1608060016140610041812
08110c10181208100816081200181c0c100a00140a0a0818041418081000180e
00091c0b1003180a000d000c10090801180918010809000718010202081f000a
0017001f1c1b0c01081a081d18170009001a0817001314061e16180a1c070803
1a12080d001200190009180b121a00050018080b101b051f001b000b181b0819
00011a1e1011180a080c080d100a120b181b081b041d0c1100091a0f101d0809
090b18191819090b080a1519181000100818000010101013181808080d0d1011
1913101a111b121d001d180e0915100e191f180c111f101500130808191b141c
1808191808081110181b181a101803030808081a081a10180909000b1a1b0808
08101b18181108090a0a0008000802081018080a101a0a000008100a18081b0a
0e0700080d050c1d1f1a0009091c0809121308090a0301011313010118000902
08050c0d0c0509080c0a0c0f0a0d0d0d080f0a0a0c0801080c07000b0d010008
0c0b080f080e0c0f0d0f090b0c0f0a0a0d0a04090d0f030e0c0e080906050c0e
02080a000a080a0a040c0e020e0a040a060e060a0c0e040e0002080d0c0c0e09
0001060d0c0c080b0a0f0e0b0406020b080202020c07000a0c0f0a02080e080a
080808090e0b02000406020304060d0f080300010a0902070c0b0a0f04050409
.ram_data 6 15
000202000c061c14181208120012140618040404120604061400000404001216
100114041202100012061202180204000a021404020210021406000000000e04
0c010007000302020c050800080100010803000300030001010002021c030800
17151b011715050512101001161508011c1218031103000612160a0202070203
1a12010110021d000f0101031a1201001c0003011a111b011913090319131901
05011212111108020000030108020b031113110319051701090103031d150001
0303000110000101020209070003100314030003101210111011000305071b11
15050e060d0518031801020311010804030700040f0305001302000113031c04
101511040805110400071005180507030401140016031c0105010d0017060405
10000803010009000a03080108010803080100010a0300070805080500040207
0303080015010404071609040005010002020800020300000203000100000300
04000001040504050004030305030404050502020800090103010b0100000802
0707040006020a0206030c030c000a0308010c0401030e030405000004070400
020100030803020308010203020308030e030a0306030c010003050100000605
0002080004000101010000010002090100030001040708010001020306020203
02020101030100010002030102020901010201000300070001000c0300010a00
.ram_data 6 7
00000a0a08081218181810001000100812081818121200000200000000000210
00000000020000000000020208080808080800000a0a08080008080808080200
020800090108020800080808010b0b0808080100080801010000020a01000000
010a02080009090b010201000100080908080209030a000a020a020a00090008
020a0108020a010803090a080a0a030802080b08080b0b0b090a0a080a0b0109
010912121010000a0908030002080a0a080b0b0b0b08020808090b0b0b080001
1311081900001119121a19191010101000000000101000000000101011111210
0501041a070f0119011406100515000c0709040c031504190208181803011818
00040104040005090504040e0404131b1010181c0216040805050d1d03020014
0400051105000400060204080406040c04141c1c061600080000181800000306
020208080d150c1c07160c09051000180a1a080d020601040b0f010400040400
0904040500010c0804040b0f01000f0c0c04020a0000090c00000f0d01040808
06040a080a040a0c0208080a03000e0e04050909050d0a0e0004010400030000
000a020802000a0a0000020a0202000a02020a0a0200080c0802090900040a09
0808080c0004080900040101000009080000080805040c0c0908020a0308060c
08080008090900040004080800000109010100080108040d010c080c0d0c000d
.ram_data 19 5
0818001600120810001412081a080a0008000000020210181010101000001208
101410190208101c121c12141014001002041818020212141a14001000140010
0904081308100814080000000a1000000010031403000809081c0a0e10100004
1a101816090700021216101d0008000110141911191008140a160a160a100a04
0a1e090018121910090100100202090018140006011311131a1400040b011810
09041a1a19180812000400080810021201111818101018100101021600000109
0101110500000b010a0403010300031003080300121002000908121011151110
03091e060d151f051404150c15051a1009150c1811111d010800011001010004
0d18040401140c010013090e04141b1f1414020417141d101111171d0602111c
1018100d000e0c0807060d0c0102090415000f1817140b100114071004150a1f
0706040405150400060e10151010181912020005060b1410060e040c040c0008
0400000900010005020806020404060006040a0e000005040d0c0104040f0404
02040001040204040c050008000107020d090405090706030d08040d070d000c
0b020f0c070c030601040f060b0e0b0e070607060d0e05040302040504080205
040d04000c08000104080009040c00000908010c040d050400040e0a0c020c04
0800090409040400040001040004090500050808080508090c00040900080c05
.ram_data 19 7
1908110e140f1019101d1807180318091a0b1013181808020202101200021802
0c1b081309030d130915091b011f110b010b01130108051a0116110a1106190a
0808110a100b140b000b000b190a000110091002040d03031003080d00130e0b
0310011b000b0a090a1808170a03000b001f001b001b10011000120211030809
180d000b0219041e040d180b040d00010019050b100b001a011e010f0c0b041f
0007101110131209000a0901100b1109120b0a19051c0919000b100d01090803
0818141b0003000804130818101310130a0003011213101319130a0a08081018
08040c1f10061019121118171416141b16021c0f04120413000b10030000081b
1107050a1103050211000d0e14021c18141204191416020d0406101f10151817
0d161b161d16050300000c0e04020a0e10131c1d05171e0d14071d0e15061108
04010c0b040600171c050c0b0003180b0019040f00051513090909071d170906
02050e0500070601080101060605020505070d0900030c0f0402080f0d070c0b
0503000b00070c0f0f0e0d07040700010102040f0e08010c0803080308030c03
0b0b090b0901050905020d0c0d000d0a05040d0c04070c0f000a040c08030409
0c0d0c0d04050108080508010c05080900000c010c050c0d0c09080c020c040e
000904080409000d0005040104010400040108090c090c0d0c0d080d080d040d
.ram_data 19 3
00020e040b0109110d1211001005000102000202010111131310010202031000
1007120301011307110017021c070a010e02120209011d051704090202010003
0000080008030a070a030a0102020001080304000d0402000702090010030605
13001a000b010101120016040001080319021b001b0105010c000e000a000401
0901090319011806090509030905030119000a040b011a001d0608020f051d07
01031110111309010c0601000903080009011b011b00100009030d050b000003
10000a0302030800160712000000030001000300121112121010000100021810
04001203020608050007020700000a0302040603120012030900030202001603
14120c0707000700050405020401100010011c010602080200021e0701001102
1701060107050a07040409060006030402060d04130600020302020605040c01
010101030c020615141501161116031009100c02000005020000040704020700
0e0000030405020504040603010305070f060801010301030200070102000300
07060a030f03060201000603050201010003080204040c050506000204050001
02010a0300000800010101010100090200010001020004000202080003070c05
04000000000009000400000101030101010201000c0f0c0e0103080108000e03
0901080009010c01050001010101080a010200030102090001000d0205000800
.ram_data 6 1
01000200030800120118021001100a0801000218030200100100020003000300
02001210010002000100121001081a18030810100b0a18180100101009081a18
080a080b0100131808081a180301090a00081010030810110208121201001110
0a0a13190808181a00030201010208080b0808080102010a080b131b09091018
000a030001021018090a1818020a1318090a1a1b01081a1908081b19080a0008
09081312111002020a0910120008131b080a181a0a08090b08080a0a0a080200
11110a18000011191a1811190010101000000000101002000000101010111012
050504180f090414050013140705041c091d0c08050504180000181801010818
00040708000003080106080c0604060f04041c180304021c05011a1c03061114
031015100400030002020c0c02000000060008180204080c00040a0c00000302
0b0a000c030d0c1c03160c180b1c0818021a0c0c06020401070e051006180000
0108060400080e0805040a0c09080d0c060c0a0a0100060c0000070c0100030c
0a0c0a0c030c0a080103020801010e0e04000f0c01030a0e080c030000020100
0302080c0100080a0908080e0b0a0808090a0a0e010a080c0308090f03000808
00080c0c0004080900040100020001080200000003000c0c09080006020b060c
01080000010800000100090800000303010000000302060401000a0a0108020a
.ram_data 6 5
001b0013081b1a1d181f0019041910011a091c03060114030601101300131015
1013101700011213121512131a1b121308091a1b0a0912151a191013081f181b
0b080310081b18130a0b10170b1a0219081b111c0808131c081712111017121d
1b18191208031210131c111a0a091017101310131a180b110b181b10091c1a15
0a1912161b191b160b0d10170b0918161b1d1310081b11161312131a02011812
03071b191a1e0b1d0b0a131c08171b100211121c11121310020702100106021f
1318120300030b0018130b08131403040b08030012110001030a1215191a1310
0f0c1e0b090212011613000a171e1c011b140017070018030a09081a03001003
090e0c0b05061c131615011400130f000007060106061c06051200190605001a
150f16090207000f0700011603060b0c15161718070205040702011407170e1d
02040d0f1d0a080b06050417140710030a090403020111120a0c101f1c1f141f
0c0f020b08030e0f0e0d080a01030b0b0d0c060500030c0e090e0d0f0e0f0f0f
050406030c0b00070b0c0c0d03020e0c000b0c0b0b0c0e090506040f0f0d040f
0a080400020802000002060402040006020406040a040406080a07000c0f0205
080d0705040903020401020f02070b0b030a070e02030506080906090b000803
09010b0e0b0107050303000007050f0c020b0203080d00050f0d0c0d08090801
.ram_data 19 13
0a0a0000000010101010100010001000180802020202020010100000020a0000
0000020200000000000000000008000200080000020200000808000008080000
000800000b0b0202010b02020909000008080000000000000303020203010000
020a01010008000000000000010102020909000008080000020a020301090000
0303000200000002000801010b0b000000080202080801010808010308080000
000212131012020200020000010103030000000008080101080a020208080002
090900020a1a0101101801011010000010100808101000000808111113131010
11110000030b0000101000001311001001190808090910100818020219190202
000000000808000000080000090b0b0b101a000018180002011910101a1a0000
00020000000802020208080808080000020a000008080000081a001008080200
06060000051500040e1e00040c0800180a1a0000020a00000301000000000100
01050007000506040c080202080c04040c0c0200090900000404020204040001
080c0000090d000009090000050502020c0c00000d0d0606080c040400000000
0e0e00000c0c02020c0c02020a0a08080a0a06040808000008080105080c0001
08080001080c000008080000000000000000000000040808080c0303060e0202
00080000000c00000c0d00000808010100000000000000000004000009090001
.ram_data 19 15
0212001008180010001c1000100800000008020218180000000000000a1a0808
09081a1e000410121014101408080014081c1210000a1014181c0014081c0010
0800001003130017090b02030919000000180014000800040317000111150005
1a161111080c000400041010111d020619191014101000150a1e021209190004
031b0004101d10100808011102020004191c0206000111110008010108081010
000c1212181c031200080004091d031308181010101811110000021200140004
111500001202010508000101001400000010080c101500000200111113131014
011900001b130808000200001119101019090809011100001808020201110202
0818000000100000081a000803130b081a12000100000000191100000a180000
121b00100808020202100808001000001a120000000800001010101002100212
0404010015041414140404041000081810020000080200001313000010100300
05090406040c0404040402020000040400000a0a050504040604060604040000
0604000005010004090d0000050d00020404000404010200040004000c0c0004
0a0a000804040202040402000006080a02040406000400000200050504020000
040c00000400000000000000080c0000000000000c0c00000c0c030b0e0e0202
080900000c0c00000c0c000009080001040c0000080800000c0c000009050000
.ram_data 19 9
1a0a100018081414181c1000180010001008020202000000101000001a0a0010
00130616041000100410001408181000180c001008000410081810041a0c1000
0008100012031604080902021909000018081000080000041a0f000201140400
0202011108000000080c00100d01060209090111001210021a02130219010004
1b010000081400100c0c1d0d02080000081c0207000801110808010108080414
080010121014120208000004190d110318000010001805110008120014080105
0a0d0101121a040100080001180c00001010080810101010141c01010b0a1010
180000001a1a09090018020018101010021808001a0901010a10020212090200
1000000012000002100808081b0803011218000000180000101801011a080000
0a12101010100202180a0808100900011a0b0001000800001018000018081002
0e0e02001d1f0404160e0404080a0810121000020a0801021311000008080300
090504000c040404040c02020008040400080802050504020e0c06020c0c0000
040a0000010d04000d0802000d05020005050402010c00000008000208020400
0202080004040200040c0202040a0a0a060a06050c09000108090405030c0000
0c0c00000d0c0000000800000d000000080800000c0c00080c0409030e0e0203
080008080c0c00000c0c00000c0c01000800000008000000080c000005090000
.ram_data 19 11
020200020002001400161000140000000a00020212120000020000000a021004
1202120214041000140414041800040004041000020210041404000204040000
0800000002030202000102020900000008020000000002040303000014040204
0704110000010101000010000305020609011501120006000600030101000000
0103040010001000000409050a02040010000604080010010900010008011105
0000121010140200000001040105030200001101190015040801010309040505
060501010a02010408000102040600020002080c151010101c14010003011410
101100001302010118000000110110001b01010002000101120000000a010000
01010000010302030a0309010101010119000100180100011a0201011a100202
1200020100000202030101010801020002020000080101011901010100000001
04000000141104020c1604030004000310120003020101000103000208020003
0503000100050405080402020e0104050d040000030100000600020004000000
0d0400010d0100000901020004000202050102010f0500020c04020102010000
02010100050003000d000101090103030901060600000000000002020d020001
000300000002000208000001000000000000000004010a080e0003030e040203
080008080c0000000c0400000800010000010000000100010c02000109010003
.ram_data 6 11
00080008000008180010001a021402020a0a0a02021200000212000002021414
10110202101000000202020a18180008181800000002020808080208181a0000
000803020a0b0a0a01080a0a09090009080903010202030b1312020000080202
030808081018020a1210010101010b0a090901010808080802080b0b01080809
030b020000000b0901090109181a080800080008181808091b1b0a0a1a1a0808
03011010121008080a00010101090a0811180008090800000a08000809090301
031a0119121a1a1b1018111b111b011001110200111000000108121010101111
03120a0a020a131b1010010110100808030a0302121a0919021a0118021a101a
08090819020a0a1a08080011021a000b0a0a131b131901080918091908180001
000002020000020a010a010008080b0a0b1a020a1b1a01000809101908080200
020e000a041f040e060e06080c1a00020a190a0a000000020301020803020303
010705050100050c070a020a020d050c050d02020109020a030f010900080008
050f020e010d0b08090c000802080f090d0d0c0e01090c0c010d040602010004
070f0000000d030809090000000903020b0f020a080d010c010107080008020a
0206010c0e0e03090008000000000109010800080404090a080a020000040a0a
000809090109000000000000000001000000020000080206030a0e0c0505020a
.ram_data 6 9
0810081800101818101008180418180c12020606140a04081602001002140418
1018121c10181018121e181a101008181010181c000218181012081c1212001c
0804091f02120a1a08040206001008080018001900000a06121a0002181c0202
1b161816181208081212181f111d02021115191d101008180812081809110808
011a0a0e18181b15090409191012080c1814080810121017181a000018181818
0a0f181e1a1808180206090c0911001618141810111018180200081e01140b0b
1a0919091a1b020b080a080f0808131312150003111200040804181810111115
12191a120a031b0301001818080908101a1103130a191b191a0118181a191818
081819191b1b1a1a020a10111818080300080a0a080a08101209110919120a08
1018121200080a0a090a00010100020312000a0303110808010109180010001a
0c0e0a0e1e1f1e1c180e0808161212001103080a080a02001113080902180008
0f0b0909080808080a0e0e0c0c080d0c0d090002090c0a0c0d0d080d0d0d080c
090d0e0a0f090604040408090e0c080a0d0d00040c0d04030d040c0c05040c0f
0a0000080c08080a0000080e080602060406080e04040e0c000009080c0e0a0e
04000d0904040b0b0e0a0a0e04040a0a08090a0b040c02000604000a0c080a0a
080001010a0502000604060400000809040c02000c0606040c04000001010804
.ram_data 6 3
1c08100818080012081c08100c10000c08000414020e00100404101410040010
00180415000000120010041c081a100a0c0c10120a0a001c0810100818081808
0802101018081019080a10191802181a18081804080818041000121300141c15
00100c1804081818081908100808101c0018081808181c151f0f19111808101c
1a0a181808191818080a10180a0b1010081f101818080d190018101800080010
000012131c18141108091802100c1a1a100810180018101a0008121a04081c10
1919101200000109101019191004140000000000101010101012080809091c1e
090508141115141c100e0c141907001c1511180c010104140808180805010808
1014181c14100000040018081004030f0000001c040400081515140802121804
18151c101c1e0c04060210080406080014040418000000080402180814071602
020a0c0d0d0d08081e1e0c1c0c1c00181a1a040806061410060e181410000c10
0c0c0c06040c0c0e040408080008080a0c0c060600000c0c00000c0c04020c0f
040c000c080c0c080c080c0c00000e020800080c0d010a0a040c080004040c04
080000000800060e0008060e060a0408060a0e0e04000c0c0800020e04040408
040a0e0c0c04020a080e0e020c080a0a08000e060808040c08000a0600090000
000106000002060d00010604000101010e0400020c0206060e080008020a000c
.ram_data 19 1
07070b03030317131717031303171b03130313070f0717070307070303031707
1b0313030303130313071f0313030b03070313030b031f0713030b030b030b03
0303131303031b1303031b1303031b1303030303030303070307130317071303
130317170f0713131f03131303031b131b031b13130313170b0713130f031b13
0b0317131303171307031f130303171313031b1303031b171b031b130b031b13
0703131313131f170b0307070b0313130b031b131b031b130b031b130b071317
1303030303030b03130303030703030703030303131313131313030303031717
0303130717070b030f03130307071f03130703030303130303030b0307070303
17030307030307070703070303030f0307071f0303030f0713031f1313031713
030703071f17030707070f030303030703071b0707030f070307070707030703
0b03030303031f171713130707130b0303130b07070303070f03030703071307
030303030f070b0707070f030b030f0707070303030307030303070303030303
0f070f03070303030b030f030703030303030f0703030f070f07030307070303
0303030303030b030b030f030b030b030b0307030303070303030f0307030f07
090105010303090105030101030301010301010109030d07010307030b030303
090b0b090b090b010101030103010101030103010103010303010b0309030d01
.ram_data 6 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 6 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 6 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 6 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.sym 0 clk24_$glb_clk
.sym 5 $abc$24495$auto$rtlil.cc:1969:NotGate$24363_$glb_sr
.sym 6 clk24_$glb_clk
.sym 7 $PACKER_GND_NET_$glb_clk
.sym 8 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19684_$glb_ce
.sym 9 reset_$glb_sr
.sym 10 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663_$glb_ce
.sym 11 uut.uacia.acia_rst_$glb_sr
.sym 12 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431_$glb_ce
.sym 13 uut.mem_wdata[4]
.sym 14 uut.mem_wdata[24]
.sym 15 uut.mem_wdata[21]
.sym 17 uut.mem_wdata[25]
.sym 19 uut.mem_wdata[2]
.sym 20 uut.mem_wdata[26]
.sym 21 uut.mem_wdata[7]
.sym 22 uut.mem_wdata[23]
.sym 24 uut.mem_wdata[31]
.sym 26 uut.mem_wdata[29]
.sym 27 uut.mem_wdata[28]
.sym 28 uut.mem_wdata[27]
.sym 30 uut.mem_wdata[30]
.sym 31 uut.mem_wdata[0]
.sym 32 uut.mem_wdata[22]
.sym 33 uut.mem_wdata[17]
.sym 34 uut.mem_wdata[16]
.sym 35 uut.mem_wdata[19]
.sym 36 uut.mem_wdata[1]
.sym 37 uut.mem_wdata[18]
.sym 38 uut.mem_wdata[6]
.sym 39 uut.mem_wdata[20]
.sym 41 uut.mem_wdata[3]
.sym 43 uut.mem_wdata[5]
.sym 45 uut.mem_wdata[0]
.sym 46 uut.mem_wdata[24]
.sym 47 uut.mem_wdata[16]
.sym 48 uut.mem_wdata[1]
.sym 49 uut.mem_wdata[25]
.sym 50 uut.mem_wdata[17]
.sym 51 uut.mem_wdata[2]
.sym 52 uut.mem_wdata[26]
.sym 53 uut.mem_wdata[18]
.sym 54 uut.mem_wdata[3]
.sym 55 uut.mem_wdata[27]
.sym 56 uut.mem_wdata[19]
.sym 57 uut.mem_wdata[4]
.sym 58 uut.mem_wdata[28]
.sym 59 uut.mem_wdata[20]
.sym 60 uut.mem_wdata[5]
.sym 61 uut.mem_wdata[29]
.sym 62 uut.mem_wdata[21]
.sym 63 uut.mem_wdata[6]
.sym 64 uut.mem_wdata[30]
.sym 65 uut.mem_wdata[22]
.sym 66 uut.mem_wdata[7]
.sym 67 uut.mem_wdata[31]
.sym 68 uut.mem_wdata[23]
.sym 101 uut.uacia.my_rx.in_pipe[2]
.sym 102 uut.uacia.my_rx.in_pipe[6]
.sym 103 $abc$24495$new_n2412_
.sym 104 uut.uacia.my_rx.in_pipe[5]
.sym 105 uut.uacia.my_rx.in_pipe[4]
.sym 107 uut.uacia.my_rx.in_pipe[3]
.sym 108 $abc$24495$new_n2415_
.sym 116 uut.uacia.my_rx.rx_rcnt[4]
.sym 118 $abc$24495$auto$wreduce.cc:455:run$5057[0]
.sym 119 uut.uacia.my_rx.rx_rcnt[0]
.sym 120 uut.uacia.my_rx.rx_rcnt[3]
.sym 121 uut.uacia.my_rx.rx_rcnt[2]
.sym 123 uut.uacia.my_rx.rx_rcnt[6]
.sym 131 uut.ram_do[16]
.sym 132 uut.ram_do[17]
.sym 133 uut.ram_do[18]
.sym 134 uut.ram_do[19]
.sym 135 uut.ram_do[20]
.sym 136 uut.ram_do[21]
.sym 137 uut.ram_do[22]
.sym 138 uut.ram_do[23]
.sym 141 uut.uwbb.sbdati[6]
.sym 145 uut.mem_wdata[25]
.sym 146 uut.mem_addr[8]
.sym 147 uut.mem_wdata[28]
.sym 148 uut.mem_wdata[26]
.sym 150 uut.mem_wdata[24]
.sym 164 uut.mem_addr[5]
.sym 177 uut.mem_wdata[20]
.sym 179 uut.mem_wdata[16]
.sym 183 uut.mem_wdata[17]
.sym 187 uut.mem_wdata[18]
.sym 203 uut.ram_do[16]
.sym 205 uut.mem_wdata[21]
.sym 209 uut.ram_do[23]
.sym 211 uut.mem_wdata[4]
.sym 213 uut.ram_do[17]
.sym 218 uut.mem_wdata[2]
.sym 220 uut.ram_do[20]
.sym 222 uut.ram_do[21]
.sym 228 uut.mem_wdata[1]
.sym 230 uut.mem_wdata[30]
.sym 231 uut.mem_wdata[0]
.sym 235 uut.mem_wdata[5]
.sym 237 uut.uwbb.sbdato_0[5]
.sym 239 uut.mem_wdata[6]
.sym 244 uut.mem_wdata[19]
.sym 246 uut.uwbb.sbadri[3]
.sym 248 uut.uwbb.sbadri[7]
.sym 249 uut.mem_wdata[7]
.sym 250 uut.mem_wdata[23]
.sym 264 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15090[1]_new_
.sym 265 uut.ram_do[18]
.sym 272 uut.mem_addr[9]
.sym 273 uut.mem_wdata[29]
.sym 276 uut.mem_wdata[27]
.sym 278 $abc$24495$auto$rtlil.cc:1969:NotGate$24325
.sym 279 uut.mem_wdata[11]
.sym 280 uut.uacia.my_rx.rx_rcnt[0]
.sym 284 uut.uacia.my_rx.rx_rcnt[2]
.sym 287 uut.mem_wstrb[0]
.sym 288 uut.ram_do[31]
.sym 289 uut.uacia.my_rx.rx_rcnt[1]
.sym 290 uut.ram_do[24]
.sym 291 uut.uacia.my_rx.rx_rcnt[4]
.sym 292 uut.uacia.my_rx.rx_rcnt[1]
.sym 310 uut.mem_wdata[31]
.sym 314 uut.ram_do[19]
.sym 317 uut.mem_addr[11]
.sym 320 uut.ram_do[22]
.sym 324 uut.mem_addr[2]
.sym 326 uut.mem_addr[10]
.sym 327 uut.ram_do[5]
.sym 330 uut.mem_addr[15]
.sym 331 uut.ram_sel
.sym 336 uut.mem_addr[15]
.sym 337 uut.mem_wdata[22]
.sym 338 uut.mem_wdata[3]
.sym 347 uut.uwbb.sbadri[7]
.sym 351 uut.uwbb.sbadri[3]
.sym 352 uut.uwbb.sbdato_0[5]
.sym 359 clk24_$glb_clk
.sym 364 uut.mem_addr[5]
.sym 365 uut.mem_addr[4]
.sym 366 uut.mem_addr[2]
.sym 367 uut.mem_addr[13]
.sym 368 uut.mem_addr[10]
.sym 369 uut.mem_addr[6]
.sym 370 uut.mem_addr[12]
.sym 371 uut.mem_wdata[8]
.sym 373 uut.mem_wdata[15]
.sym 374 uut.mem_addr[2]
.sym 376 uut.mem_addr[11]
.sym 377 uut.mem_addr[14]
.sym 378 uut.mem_wdata[12]
.sym 379 uut.mem_addr[7]
.sym 380 uut.mem_wdata[13]
.sym 382 uut.mem_addr[3]
.sym 383 uut.mem_wdata[10]
.sym 385 uut.mem_addr[3]
.sym 386 uut.mem_wdata[9]
.sym 388 uut.mem_addr[15]
.sym 389 uut.mem_addr[9]
.sym 390 uut.mem_wdata[14]
.sym 394 uut.mem_addr[8]
.sym 395 uut.mem_wdata[11]
.sym 396 uut.mem_addr[10]
.sym 397 uut.mem_addr[2]
.sym 398 uut.mem_wdata[8]
.sym 399 uut.mem_addr[11]
.sym 400 uut.mem_addr[3]
.sym 401 uut.mem_wdata[9]
.sym 402 uut.mem_addr[12]
.sym 403 uut.mem_addr[4]
.sym 404 uut.mem_wdata[10]
.sym 405 uut.mem_addr[13]
.sym 406 uut.mem_addr[5]
.sym 407 uut.mem_wdata[11]
.sym 408 uut.mem_addr[14]
.sym 409 uut.mem_addr[6]
.sym 410 uut.mem_wdata[12]
.sym 411 uut.mem_addr[15]
.sym 412 uut.mem_addr[7]
.sym 413 uut.mem_wdata[13]
.sym 414 uut.mem_addr[2]
.sym 415 uut.mem_addr[8]
.sym 416 uut.mem_wdata[14]
.sym 417 uut.mem_addr[3]
.sym 418 uut.mem_addr[9]
.sym 419 uut.mem_wdata[15]
.sym 453 $abc$24495$auto$wreduce.cc:455:run$5057[2]
.sym 454 $abc$24495$auto$wreduce.cc:455:run$5057[3]
.sym 455 $abc$24495$auto$wreduce.cc:455:run$5057[4]
.sym 456 $abc$24495$auto$wreduce.cc:455:run$5057[5]
.sym 457 $abc$24495$auto$wreduce.cc:455:run$5057[6]
.sym 458 $abc$24495$auto$wreduce.cc:455:run$5057[7]
.sym 466 uut.ram_do[24]
.sym 467 uut.ram_do[25]
.sym 468 uut.ram_do[26]
.sym 469 uut.ram_do[27]
.sym 470 uut.ram_do[28]
.sym 471 uut.ram_do[29]
.sym 472 uut.ram_do[30]
.sym 473 uut.ram_do[31]
.sym 477 uut.mem_wdata[20]
.sym 482 uut.mem_addr[12]
.sym 483 uut.mem_addr[7]
.sym 487 uut.mem_addr[13]
.sym 490 uut.mem_addr[14]
.sym 514 uut.mem_addr[5]
.sym 515 uut.mem_wdata[15]
.sym 520 uut.mem_wdata[12]
.sym 523 uut.mem_addr[4]
.sym 526 uut.ram_do[25]
.sym 528 uut.mem_addr[6]
.sym 530 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15982
.sym 533 uut.mem_addr[3]
.sym 536 uut.mem_addr[3]
.sym 538 uut.mem_addr[8]
.sym 540 uut.mem_wdata[13]
.sym 543 uut.mem_wdata[10]
.sym 551 uut.ram_do[29]
.sym 553 uut.ram_do[30]
.sym 558 uut.mem_wdata[31]
.sym 559 uut.mem_wdata[8]
.sym 562 uut.mem_wstrb[3]
.sym 563 uut.ram_do[26]
.sym 564 uut.mem_wdata[9]
.sym 565 uut.ram_do[27]
.sym 566 $abc$24495$auto$rtlil.cc:1969:NotGate$24325
.sym 567 uut.ram_do[28]
.sym 568 uut.mem_wdata[14]
.sym 570 uut.ram_do[0]
.sym 571 uut.uwbb.sbadri[5]
.sym 573 uut.uwbb.sbadri[6]
.sym 581 uut.ram_do[15]
.sym 584 uut.ram_do[19]
.sym 591 uut.mem_wstrb[1]
.sym 592 uut.mem_wstrb[3]
.sym 593 uut.mem_addr[15]
.sym 594 $abc$24495$techmap\uut.$reduce_or$system.v:157$40_Y
.sym 595 uut.mem_addr[11]
.sym 596 uut.mem_addr[8]
.sym 597 uut.ram_sel
.sym 598 uut.mem_wstrb[1]
.sym 599 uut.mem_wstrb[0]
.sym 600 uut.mem_wstrb[3]
.sym 601 uut.mem_addr[4]
.sym 602 $abc$24495$techmap\uut.$reduce_or$system.v:157$40_Y
.sym 603 uut.mem_addr[10]
.sym 604 uut.mem_addr[5]
.sym 605 uut.ram_sel
.sym 606 uut.mem_addr[7]
.sym 608 uut.mem_addr[14]
.sym 611 uut.mem_addr[13]
.sym 613 uut.mem_wstrb[2]
.sym 615 uut.mem_wstrb[2]
.sym 616 uut.mem_wstrb[0]
.sym 619 uut.mem_addr[12]
.sym 621 uut.mem_addr[6]
.sym 622 uut.mem_addr[9]
.sym 623 uut.mem_wstrb[2]
.sym 624 uut.mem_addr[12]
.sym 625 uut.mem_addr[4]
.sym 626 uut.mem_wstrb[2]
.sym 627 uut.mem_addr[13]
.sym 628 uut.mem_addr[5]
.sym 629 uut.mem_wstrb[3]
.sym 630 uut.mem_addr[14]
.sym 631 uut.mem_addr[6]
.sym 632 uut.mem_wstrb[3]
.sym 633 uut.mem_addr[15]
.sym 634 uut.mem_addr[7]
.sym 635 uut.mem_wstrb[0]
.sym 636 $abc$24495$techmap\uut.$reduce_or$system.v:157$40_Y
.sym 637 uut.mem_addr[8]
.sym 638 uut.mem_wstrb[0]
.sym 639 $abc$24495$techmap\uut.$reduce_or$system.v:157$40_Y
.sym 640 uut.mem_addr[9]
.sym 641 uut.mem_wstrb[1]
.sym 642 uut.ram_sel
.sym 643 uut.mem_addr[10]
.sym 644 uut.mem_wstrb[1]
.sym 645 uut.ram_sel
.sym 646 uut.mem_addr[11]
.sym 678 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10336[1]_new_inv_
.sym 679 uut.uacia.my_rx.rx_sr[8]
.sym 681 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10336[0]_new_inv_
.sym 683 uut.uacia.my_rx.rx_sr[7]
.sym 684 uut.uacia.my_rx.rx_sr[6]
.sym 685 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15090[1]_new_
.sym 693 uut.ram_do[0]
.sym 694 uut.ram_do[1]
.sym 695 uut.ram_do[2]
.sym 696 uut.ram_do[3]
.sym 697 uut.ram_do[4]
.sym 698 uut.ram_do[5]
.sym 699 uut.ram_do[6]
.sym 700 uut.ram_do[7]
.sym 703 uut.mem_wdata[17]
.sym 713 uut.mem_addr[4]
.sym 720 $abc$24495$techmap\uut.$reduce_or$system.v:157$40_Y
.sym 723 uut.mem_addr[9]
.sym 741 uut.mem_wstrb[1]
.sym 742 uut.uwbb.sbdati[6]
.sym 743 uut.ram_do[22]
.sym 744 uut.uwbb.sbdati[7]
.sym 746 uut.mem_addr[5]
.sym 747 uut.uacia.acia_rst
.sym 748 uut.mem_addr[7]
.sym 749 uut.mem_wstrb[0]
.sym 753 uut.uwbb.sbdati[1]
.sym 754 uut.mem_addr[11]
.sym 756 uut.ram_do[3]
.sym 758 uut.ram_do[4]
.sym 768 uut.mem_addr[14]
.sym 769 uut.ram_do[1]
.sym 770 $PACKER_VCC_NET
.sym 771 uut.mem_addr[13]
.sym 773 uut.mem_addr[6]
.sym 774 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$22792
.sym 775 uut.mem_addr[10]
.sym 776 uut.mem_wstrb[2]
.sym 780 uut.mem_addr[12]
.sym 782 uut.mem_wstrb[2]
.sym 783 uut.mem_addr[9]
.sym 784 uut.mem_addr[8]
.sym 785 uut.uwbb.sbdato_0[1]
.sym 786 uut.mem_wstrb[1]
.sym 787 uut.mem_addr[11]
.sym 788 uut.mem_addr[10]
.sym 789 uut.uwbb.sbacko_0
.sym 790 uut.ram_do[2]
.sym 791 uut.ram_do[13]
.sym 794 uut.uacia.my_rx.rx_rcnt[7]
.sym 795 $abc$24495$auto$wreduce.cc:455:run$5057[5]
.sym 796 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15090[1]_new_
.sym 798 uut.ram_do[6]
.sym 799 $abc$24495$auto$wreduce.cc:455:run$5057[7]
.sym 800 uut.ram_do[7]
.sym 801 uut.uwbb.sbdato_0[1]
.sym 803 $PACKER_GND_NET
.sym 806 uut.mem_addr[2]
.sym 807 uut.uwbb.sbdati[6]
.sym 810 uut.uwbb.sbdati[1]
.sym 811 uut.uwbb.sbdati[7]
.sym 823 $PACKER_VCC_NET
.sym 831 $PACKER_VCC_NET
.sym 840 $PACKER_GND_NET
.sym 848 $PACKER_GND_NET
.sym 852 $PACKER_GND_NET
.sym 855 $PACKER_GND_NET
.sym 858 $PACKER_GND_NET
.sym 861 $PACKER_GND_NET
.sym 864 $PACKER_VCC_NET
.sym 867 $PACKER_VCC_NET
.sym 907 uut.uacia.my_rx.rx_bcnt[2]
.sym 908 uut.uacia.my_rx.rx_bcnt[3]
.sym 909 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16236
.sym 910 uut.uacia.my_rx.rx_bcnt[0]
.sym 911 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15115
.sym 912 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15076[1]_new_
.sym 920 uut.ram_do[8]
.sym 921 uut.ram_do[9]
.sym 922 uut.ram_do[10]
.sym 923 uut.ram_do[11]
.sym 924 uut.ram_do[12]
.sym 925 uut.ram_do[13]
.sym 926 uut.ram_do[14]
.sym 927 uut.ram_do[15]
.sym 944 $PACKER_VCC_NET
.sym 969 uut.uwbb.sbrwi
.sym 970 uut.uacia.rx_dat[7]
.sym 974 uut.uacia.rx_dat[5]
.sym 976 uut.ram_do[8]
.sym 977 uut.uacia.my_rx.rx_sr[6]
.sym 978 uut.ram_do[9]
.sym 980 uut.uacia.rx_dat[1]
.sym 981 uut.ram_do[10]
.sym 983 uut.ram_do[11]
.sym 989 uut.ram_do[14]
.sym 1012 uut.mem_wdata[22]
.sym 1014 uut.ram_do[12]
.sym 1015 uut.mem_wdata[3]
.sym 1016 $abc$24495$auto$rtlil.cc:1969:NotGate$24325
.sym 1018 uut.uacia.my_rx.rx_rcnt[5]
.sym 1019 uut.uacia.my_rx.rx_rcnt[0]
.sym 1020 uut.mem_wstrb[2]
.sym 1021 uut.mem_addr[9]
.sym 1023 uut.uwbb.sbdato_0[0]
.sym 1024 uut.uacia.my_rx.rx_rcnt[7]
.sym 1028 uut.uwbb.sbrwi
.sym 1033 uut.mem_addr[15]
.sym 1130 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16018
.sym 1132 uut.uacia.my_rx.rx_rcnt[7]
.sym 1134 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16186
.sym 1136 $abc$24495$auto$rtlil.cc:1969:NotGate$24325
.sym 1137 uut.uacia.my_rx.rx_rcnt[5]
.sym 1140 uut.mem_wdata[18]
.sym 1191 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16647
.sym 1222 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$23173
.sym 1227 uut.uwbb.sbadri[4]
.sym 1228 uut.uacia.my_rx.rx_rcnt[1]
.sym 1229 uut.uwbb.sbadri[0]
.sym 1231 uut.uwbb.sbadri[2]
.sym 1242 uut.uwbb.sbadri[3]
.sym 1243 uut.uwbb.sbadri[7]
.sym 1247 uut.uwbb.sbdato_0[5]
.sym 1343 uut.uacia.my_rx.rx_rcnt[1]
.sym 1384 uut.ram_do[15]
.sym 1385 uut.uwbb.sbstbi
.sym 1411 $abc$24495$auto$rtlil.cc:1969:NotGate$24325
.sym 1428 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$23197
.sym 1432 uut.cpu_I.instr_lh
.sym 1433 uut.uacia.my_rx.rx_bcnt[1]
.sym 1436 uut.cpu_I.instr_lb
.sym 1439 reset
.sym 1440 $abc$24495$auto$rtlil.cc:1969:NotGate$24325
.sym 1441 uut.uwbb.sbadri[5]
.sym 1443 uut.uwbb.sbadri[6]
.sym 1444 uut.uwbb.sbstbi
.sym 1450 uut.ram_do[19]
.sym 1544 uut.cpu_I.instr_lb
.sym 1545 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3191.$ternary$/usr/bin/../share/yosys/techmap.v:445$8474_Y[0]_new_inv_
.sym 1549 uut.cpu_I.instr_lhu
.sym 1550 uut.cpu_I.instr_lh
.sym 1554 uut.uwbb.scsni_0
.sym 1571 $abc$24495$techmap\uut.cpu_I.$logic_and$picorv32.v:375$1088_Y_new_
.sym 1574 $PACKER_VCC_NET
.sym 1579 uut.uwbb.scsni_0
.sym 1592 uut.uwbb.sbdato_0[2]
.sym 1595 uut.mem_addr[2]
.sym 1609 $abc$24495$auto$rtlil.cc:1969:NotGate$24325
.sym 1636 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$22544
.sym 1640 uut.cpu_I.is_sb_sh_sw
.sym 1643 uut.cpu_I.is_lb_lh_lw_lbu_lhu
.sym 1644 uut.cpu_I.is_alu_reg_imm
.sym 1646 uut.cpu_I.is_sb_sh_sw
.sym 1647 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16018
.sym 1651 uut.uwbb.sbacko_0
.sym 1653 uut.uwbb.sbdato_0[2]
.sym 1654 uut.uwbb.sbdati[6]
.sym 1657 uut.uwbb.sbdati[1]
.sym 1658 $PACKER_GND_NET
.sym 1662 uut.uwbb.sbdati[7]
.sym 1663 uut.uwbb.sbdato_0[1]
.sym 1753 uut.uacia.my_rx.rx_bcnt[1]
.sym 1757 $abc$24495$new_n2513_
.sym 1758 $abc$24495$new_n2512_
.sym 1759 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3098.$and$/usr/bin/../share/yosys/techmap.v:434$8503_Y_new_
.sym 1760 $abc$24495$new_n3332_
.sym 1804 uut.uwbb.sbdati[2]
.sym 1807 uut.cpu_I.mem_rdata_q[14]
.sym 1812 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$19659
.sym 1813 uut.cpu_I.instr_bge
.sym 1824 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20368
.sym 1835 uut.mem_addr[15]
.sym 1846 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3191.$ternary$/usr/bin/../share/yosys/techmap.v:445$8474_Y[0]_new_inv_
.sym 1848 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 1851 uut.uwbb.sbadri[1]
.sym 1855 uut.cpu_I.is_lb_lh_lw_lbu_lhu
.sym 1856 uut.uwbb.sbdato_0[0]
.sym 1858 uut.mem_addr[9]
.sym 1859 uut.cpu_I.mem_do_prefetch
.sym 1865 uut.uwbb.sbdati[2]
.sym 1869 uut.uwbb.sbrwi
.sym 1965 $abc$24495$new_n3330_
.sym 1966 $abc$24495$new_n2598_
.sym 1967 $abc$24495$auto$fsm_map.cc:74:implement_pattern_cache$5219_new_
.sym 1968 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 1969 $abc$24495$new_n2506_
.sym 1970 $abc$24495$new_n3331_
.sym 1971 uut.uacia.rx_dat[3]
.sym 1972 $abc$24495$new_n2594_
.sym 1990 uut.uwbb.scko_0
.sym 1994 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[1]
.sym 1999 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 2015 uut.uwbb.scko_0
.sym 2031 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 2038 uut.cpu_I.cpu_state[6]
.sym 2040 uut.cpu_I.cpu_state[6]
.sym 2051 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8704[3]_new_inv_
.sym 2054 $abc$24495$auto$rtlil.cc:1969:NotGate$24325
.sym 2057 $abc$24495$new_n3332_
.sym 2062 uut.uwbb.sbdato_0[7]
.sym 2072 uut.cpu_I.cpu_state[5]
.sym 2075 uut.cpu_I.instr_ecall_ebreak
.sym 2076 $abc$24495$new_n2507_
.sym 2077 uut.uwbb.sbadri[2]
.sym 2078 uut.uwbb.sbadri[4]
.sym 2079 uut.cpu_I.is_slli_srli_srai
.sym 2080 uut.uwbb.sbadri[0]
.sym 2083 uut.cpu_I.instr_jalr
.sym 2085 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 2087 uut.cpu_I.mem_do_rinst
.sym 2088 uut.uwbb.sbadri[3]
.sym 2089 uut.uwbb.sbadri[7]
.sym 2091 uut.cpu_I.cpu_state[6]
.sym 2093 uut.uwbb.sbdato_0[7]
.sym 2097 uut.uwbb.sbdato_0[5]
.sym 2190 uut.cpu_I.instr_slti
.sym 2191 uut.cpu_I.instr_slt
.sym 2192 $abc$24495$new_n2602_
.sym 2193 uut.cpu_I.instr_and
.sym 2194 $abc$24495$new_n2601_
.sym 2195 uut.cpu_I.instr_sltiu
.sym 2196 $abc$24495$new_n2507_
.sym 2197 uut.cpu_I.instr_sltu
.sym 2201 uut.uwbb.sckoe_0
.sym 2206 uut.cpu_I.cpu_state[4]
.sym 2224 uut.uwbb.sckoe_0
.sym 2239 uut.ram_do[19]
.sym 2240 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 2241 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 2248 uut.cpu_I.cpu_state[4]
.sym 2266 reset
.sym 2283 uut.cpu_I.mem_do_prefetch
.sym 2293 uut.uwbb.sbadri[6]
.sym 2296 uut.uwbb.sbadri[5]
.sym 2297 reset
.sym 2306 uut.uwbb.sbstbi
.sym 2396 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[0]_new_inv_
.sym 2397 uut.cpu_I.is_slli_srli_srai
.sym 2398 $abc$24495$techmap\uut.cpu_I.$reduce_or$picorv32.v:1091$1423_Y_new_inv_
.sym 2399 $abc$24495$techmap\uut.cpu_I.$logic_and$picorv32.v:1058$1314_Y_new_
.sym 2400 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[0]_new_inv_
.sym 2401 uut.cpu_I.instr_srli
.sym 2402 uut.cpu_I.is_sll_srl_sra
.sym 2403 uut.cpu_I.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 2406 uut.uwbb.mcsno_00
.sym 2407 uut.mem_wdata[16]
.sym 2429 $abc$24495$new_n2058_
.sym 2431 uut.uwbb.mcsno_00
.sym 2444 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 2447 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[5]_new_
.sym 2455 uut.cpu_I.mem_rdata_q[12]
.sym 2456 uut.uwbb.sbdati[4]
.sym 2459 uut.cpu_I.mem_rdata_q[13]
.sym 2460 $PACKER_GND_NET
.sym 2490 uut.cpu_I.trap
.sym 2492 uut.cpu_I.cpuregs_wrdata[2]
.sym 2494 uut.cpu_I.instr_and
.sym 2495 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 2498 uut.uwbb.sbacko_0
.sym 2499 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 2501 uut.cpu_I.is_alu_reg_imm
.sym 2505 uut.uwbb.sbdati[1]
.sym 2509 $PACKER_GND_NET
.sym 2510 uut.uwbb.sbdato_0[1]
.sym 2511 uut.uwbb.sbdati[6]
.sym 2512 uut.uwbb.sbdato_0[2]
.sym 2513 uut.uwbb.sbdati[4]
.sym 2514 uut.uwbb.sbdati[7]
.sym 2604 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[9]_new_inv_
.sym 2607 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[9]_new_inv_
.sym 2608 $abc$24495$new_n2122_
.sym 2609 uut.cpu_I.instr_srai
.sym 2610 $abc$24495$new_n3664_
.sym 2660 uut.cpu_I.mem_rdata_q[14]
.sym 2662 uut.cpu_I.is_alu_reg_reg
.sym 2664 uut.uwbb.sbdati[3]
.sym 2668 uut.cpu_I.is_slli_srli_srai
.sym 2669 uut.cpu_I.pcpi_rs1[4]
.sym 2675 uut.cpu_I.pcpi_rs1[14]
.sym 2686 uut.cpu_I.pcpi_rs1[1]
.sym 2695 uut.uwbb.sbdati[5]
.sym 2696 uut.uwbb.sbdato_0[6]
.sym 2697 uut.cpu_I.is_slli_srli_srai
.sym 2699 uut.cpu_I.pcpi_rs1[8]
.sym 2701 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 2702 $abc$24495$techmap\uut.cpu_I.$procmux$2638_Y[0]_new_inv_
.sym 2707 uut.uwbb.sbdato_0[0]
.sym 2710 uut.uwbb.sbadri[1]
.sym 2715 uut.uwbb.sbdati[3]
.sym 2716 uut.uwbb.sbrwi
.sym 2719 uut.uwbb.sbdato_0[6]
.sym 2721 uut.uwbb.sbdati[2]
.sym 2722 uut.uwbb.sbdati[5]
.sym 2813 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[2]
.sym 2814 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[4]_new_inv_
.sym 2815 $abc$24495$new_n2077_
.sym 2816 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[11]_new_inv_
.sym 2817 $abc$24495$new_n2076_
.sym 2818 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[11]_new_inv_
.sym 2819 $abc$24495$new_n2143_
.sym 2820 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[4]_new_inv_
.sym 2861 uut.cpu_I.pcpi_rs1[8]
.sym 2869 uut.cpu_I.pcpi_rs1[13]
.sym 2905 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 2906 uut.cpu_I.pcpi_rs1[2]
.sym 2908 uut.cpu_I.pcpi_rs1[5]
.sym 2909 $abc$24495$techmap\uut.cpu_I.$procmux$2638_Y[2]_new_
.sym 2910 uut.uwbb.sbadri[2]
.sym 2912 uut.cpu_I.pcpi_rs1[0]
.sym 2913 uut.uwbb.sbadri[0]
.sym 2914 $abc$24495$new_n2039_
.sym 2915 uut.cpu_I.instr_srai
.sym 2916 uut.cpu_I.pcpi_rs1[1]
.sym 2918 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 2919 uut.uwbb.sbadri[4]
.sym 2920 uut.cpu_I.pcpi_rs1[8]
.sym 2922 uut.uwbb.sbdato_0[5]
.sym 2923 uut.uwbb.sbadri[7]
.sym 2925 uut.cpu_I.cpu_state[6]
.sym 2926 uut.uwbb.sbadri[3]
.sym 2930 uut.uwbb.sbdato_0[7]
.sym 3025 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[2]_new_inv_
.sym 3026 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[3]_new_inv_
.sym 3027 $abc$24495$new_n2103_
.sym 3028 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[2]_new_inv_
.sym 3029 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[7]_new_inv_
.sym 3030 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[2]_new_inv_
.sym 3031 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[7]_new_inv_
.sym 3032 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[3]_new_inv_
.sym 3051 uut.cpu_I.pcpi_rs1[13]
.sym 3089 $abc$24495$new_n2143_
.sym 3090 uut.cpu_I.pcpi_rs1[10]
.sym 3098 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 3102 uut.cpu_I.pcpi_rs1[5]
.sym 3103 uut.cpu_I.pcpi_rs1[3]
.sym 3104 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 3111 uut.cpu_I.pcpi_rs1[15]
.sym 3132 uut.cpu_I.pcpi_rs1[7]
.sym 3133 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[10]
.sym 3138 uut.uwbb.sbdati[0]
.sym 3142 uut.uwbb.sbadri[5]
.sym 3143 uut.uwbb.sbadri[6]
.sym 3144 uut.cpu_I.pcpi_rs1[7]
.sym 3145 uut.cpu_I.pcpi_rs1[2]
.sym 3152 uut.uwbb.sbstbi
.sym 3250 uut.cpu_I.instr_xori
.sym 3251 $abc$24495$new_n2149_
.sym 3252 $abc$24495$new_n2039_
.sym 3253 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[12]_new_inv_
.sym 3254 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 3255 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[12]_new_inv_
.sym 3256 uut.cpu_I.instr_srl
.sym 3257 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[31]_new_inv_
.sym 3261 uut.cpu_I.decoded_imm_j[29]
.sym 3311 uut.cpu_I.pcpi_rs1[12]
.sym 3345 $abc$24495$new_n2103_
.sym 3349 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 3352 uut.uwbb.sbacko_0
.sym 3357 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 3358 $PACKER_GND_NET
.sym 3359 uut.uwbb.scsni_0
.sym 3360 uut.uwbb.sbdati[1]
.sym 3361 uut.uwbb.sbdati[6]
.sym 3363 uut.uwbb.sbdato_0[1]
.sym 3364 uut.uwbb.sbdati[7]
.sym 3365 uut.uwbb.sbdato_0[2]
.sym 3368 uut.uwbb.sbdati[4]
.sym 3456 $abc$24495$new_n3680_
.sym 3457 $abc$24495$new_n2297_
.sym 3458 $abc$24495$new_n2171_
.sym 3459 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[14]_new_inv_
.sym 3460 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[14]_new_inv_
.sym 3461 $abc$24495$new_n2326_
.sym 3462 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[1]_new_inv_
.sym 3463 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[1]_new_inv_
.sym 3487 uut.cpu_I.instr_xori
.sym 3489 uut.cpu_I.cpuregs_wrdata[3]
.sym 3504 uut.cpu_I.pcpi_rs1[13]
.sym 3505 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[31]_new_
.sym 3506 uut.cpu_I.pcpi_rs1[16]
.sym 3509 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 3513 uut.cpu_I.pcpi_rs1[29]
.sym 3515 $abc$24495$uut.cpu_I.cpuregs_rs2[3]_new_
.sym 3517 uut.cpu_I.mem_rdata_q[14]
.sym 3538 uut.cpu_I.pcpi_rs1[16]
.sym 3551 $abc$24495$new_n2039_
.sym 3553 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 3554 uut.uwbb.sbdato_0[0]
.sym 3555 uut.uwbb.sbadri[1]
.sym 3559 $abc$24495$techmap\uut.cpu_I.$procmux$2638_Y[0]_new_inv_
.sym 3563 $abc$24495$techmap\uut.cpu_I.$procmux$2638_Y[3]_new_inv_
.sym 3564 uut.uwbb.sbrwi
.sym 3566 uut.uwbb.sbdato_0[6]
.sym 3568 uut.uwbb.sbdati[3]
.sym 3569 uut.uwbb.sbdati[2]
.sym 3574 uut.uwbb.sbdati[5]
.sym 3664 $abc$24495$auto$wreduce.cc:455:run$5053[0]
.sym 3665 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 3666 $abc$24495$auto$alumacc.cc:474:replace_alu$5131.BB[2]
.sym 3667 $abc$24495$techmap\uut.cpu_I.$procmux$2629_Y[0]_new_inv_
.sym 3668 uut.cpu_I.reg_sh[0]
.sym 3669 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 3670 $abc$24495$auto$wreduce.cc:455:run$5052[0]
.sym 3671 $auto$alumacc.cc:474:replace_alu$5131.C[1]
.sym 3674 uut.uwbb.scki_0
.sym 3699 uut.uwbb.scki_0
.sym 3712 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[30]_new_
.sym 3721 uut.cpu_I.pcpi_rs1[13]
.sym 3724 uut.cpu_I.pcpi_rs1[15]
.sym 3728 uut.cpu_I.pcpi_rs1[26]
.sym 3733 uut.cpu_I.pcpi_rs1[30]
.sym 3746 uut.cpu_I.pcpi_rs1[5]
.sym 3755 uut.cpu_I.cpu_state[6]
.sym 3760 $abc$24495$new_n2171_
.sym 3761 uut.uwbb.sbadri[2]
.sym 3762 $PACKER_VCC_NET
.sym 3763 uut.cpu_I.pcpi_rs1[31]
.sym 3764 uut.cpu_I.pcpi_rs1[0]
.sym 3765 $abc$24495$techmap\uut.cpu_I.$procmux$2638_Y[2]_new_
.sym 3767 uut.cpu_I.pcpi_rs1[17]
.sym 3769 uut.uwbb.sbadri[0]
.sym 3770 uut.uwbb.sbadri[4]
.sym 3776 uut.uwbb.sbdato_0[7]
.sym 3777 uut.uwbb.sbdato_0[5]
.sym 3778 uut.uwbb.sbadri[3]
.sym 3782 uut.uwbb.sbadri[7]
.sym 3878 $abc$24495$auto$alumacc.cc:491:replace_alu$5133[4]
.sym 3879 uut.cpu_I.reg_sh[2]
.sym 3880 $abc$24495$new_n2038_
.sym 3895 uut.cpu_I.pcpi_rs1[16]
.sym 3901 uut.cpu_I.cpuregs_wrdata[13]
.sym 3925 uut.cpu_I.pcpi_rs1[12]
.sym 3928 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 3932 uut.cpu_I.pcpi_rs1[17]
.sym 3937 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 3965 uut.cpu_I.pcpi_rs1[20]
.sym 3966 uut.cpu_I.pcpi_rs1[19]
.sym 3968 uut.cpu_I.pcpi_rs1[29]
.sym 3971 uut.uwbb.sbadri[5]
.sym 3972 uut.uwbb.sbadri[6]
.sym 3974 uut.cpu_I.reg_sh[2]
.sym 3976 uut.uwbb.sbdati[0]
.sym 3980 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20647
.sym 3990 uut.uwbb.sbstbi
.sym 4000 uut.uwbb.sbdati[6]
.sym 4001 uut.uwbb.sbdati[1]
.sym 4004 uut.uwbb.sbdati[0]
.sym 4005 uut.uwbb.sbdati[7]
.sym 4006 uut.uwbb.sbdati[3]
.sym 4007 uut.uwbb.sbdati[2]
.sym 4008 uut.uwbb.sbadri[1]
.sym 4009 uut.uwbb.sbdati[4]
.sym 4010 uut.uwbb.sbrwi
.sym 4012 uut.uwbb.sbdati[5]
.sym 4027 uut.uwbb.sbadri[0]
.sym 4031 uut.uwbb.sbdati[7]
.sym 4032 uut.uwbb.sbrwi
.sym 4034 uut.uwbb.sbadri[0]
.sym 4035 uut.uwbb.sbdati[0]
.sym 4037 uut.uwbb.sbadri[1]
.sym 4038 uut.uwbb.sbdati[1]
.sym 4041 uut.uwbb.sbdati[2]
.sym 4044 uut.uwbb.sbdati[3]
.sym 4047 uut.uwbb.sbdati[4]
.sym 4050 uut.uwbb.sbdati[5]
.sym 4053 uut.uwbb.sbdati[6]
.sym 4087 $abc$24495$auto$wreduce.cc:455:run$5053[2]
.sym 4088 $abc$24495$auto$wreduce.cc:455:run$5053[3]
.sym 4089 $abc$24495$auto$wreduce.cc:455:run$5053[4]
.sym 4090 $abc$24495$auto$alumacc.cc:474:replace_alu$5131.BB[3]
.sym 4091 uut.cpu_I.reg_sh[3]
.sym 4092 $abc$24495$new_n3340_
.sym 4101 uut.uwbb.sbdato_0[0]
.sym 4102 uut.uwbb.sbdato_0[1]
.sym 4103 uut.uwbb.sbdato_0[2]
.sym 4104 uut.uwbb.sbdato_0[3]
.sym 4105 uut.uwbb.sbdato_0[4]
.sym 4106 uut.uwbb.sbdato_0[5]
.sym 4107 uut.uwbb.sbdato_0[6]
.sym 4110 uut.uwbb.sbdato_0[3]
.sym 4122 uut.uwbb.sbdato_0[4]
.sym 4127 uut.cpu_I.pcpi_rs1[22]
.sym 4128 uut.cpu_I.pcpi_rs1[19]
.sym 4130 $PACKER_VCC_NET
.sym 4149 $PACKER_GND_NET
.sym 4199 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 4206 uut.uwbb.sbacko_0
.sym 4209 uut.uwbb.scsni_0
.sym 4210 uut.uwbb.mi_0
.sym 4212 clk24
.sym 4220 clk24
.sym 4227 uut.uwbb.sbadri[3]
.sym 4231 uut.uwbb.sbadri[7]
.sym 4233 uut.uwbb.sbadri[2]
.sym 4241 clk24
.sym 4244 uut.uwbb.sbadri[4]
.sym 4247 uut.uwbb.sbadri[5]
.sym 4248 uut.uwbb.sbadri[6]
.sym 4249 uut.uwbb.sbstbi
.sym 4259 uut.uwbb.sbadri[2]
.sym 4262 uut.uwbb.sbadri[3]
.sym 4265 uut.uwbb.sbadri[4]
.sym 4268 uut.uwbb.sbadri[5]
.sym 4271 uut.uwbb.sbadri[6]
.sym 4274 uut.uwbb.sbadri[7]
.sym 4277 uut.uwbb.sbstbi
.sym 4314 $abc$24495$auto$wreduce.cc:455:run$5052[4]
.sym 4315 $abc$24495$techmap\uut.cpu_I.$procmux$2629_Y[3]_new_inv_
.sym 4317 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20647
.sym 4319 $abc$24495$techmap\uut.cpu_I.$procmux$2629_Y[4]_new_inv_
.sym 4327 uut.uwbb.sbdato_0[7]
.sym 4328 uut.uwbb.sbacko_0
.sym 4331 uut.uwbb.so_0
.sym 4332 uut.uwbb.soe_0
.sym 4333 uut.uwbb.mo_0
.sym 4334 uut.uwbb.moe_0
.sym 4337 uut.uwbb.so_0
.sym 4346 $abc$24495$techmap\uut.cpu_I.$procmux$2638_Y[4]_new_inv_
.sym 4349 uut.uwbb.soe_0
.sym 4355 uut.uwbb.mo_0
.sym 4357 uut.uwbb.moe_0
.sym 4399 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20647
.sym 4423 $abc$24495$techmap\uut.cpu_I.$procmux$2638_Y[3]_new_inv_
.sym 4554 uut.uwbb.scko_0
.sym 4555 uut.uwbb.sckoe_0
.sym 4556 uut.uwbb.mcsno_00
.sym 4581 uut.uwbb.si_0
.sym 4625 uut.uwbb.si_0
.sym 4670 uut.uwbb.si_0
.sym 4684 uut.uwbb.scsni_0
.sym 4693 uut.uwbb.mi_0
.sym 4699 uut.uwbb.si_0
.sym 4710 uut.uwbb.scki_0
.sym 4712 uut.uwbb.mi_0
.sym 4715 uut.uwbb.scki_0
.sym 4718 uut.uwbb.scsni_0
.sym 4734 uut.uwbb.si_0
.sym 5018 uut.uwbb.mi_0
.sym 5039 clk24
.sym 5062 uut.uwbb.mi_0
.sym 5296 $PACKER_GND_NET
.sym 5938 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$17310
.sym 5945 $abc$24495$auto$rtlil.cc:1969:NotGate$24349
.sym 6053 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$5636[0]_new_inv_
.sym 6056 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$5636[1]_new_inv_
.sym 6059 reset
.sym 6060 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$17312[1]
.sym 6168 $PACKER_GND_NET
.sym 6280 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$17310
.sym 6281 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17340
.sym 6282 $abc$24495$auto$rtlil.cc:1969:NotGate$24349
.sym 6283 reset_cnt[1]
.sym 6322 reset
.sym 6344 reset
.sym 6352 reset
.sym 6586 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17340
.sym 6588 $abc$24495$auto$rtlil.cc:1969:NotGate$24349
.sym 6655 $PACKER_GND_NET
.sym 6673 uut.uacia.my_rx.in_pipe[0]
.sym 6674 $abc$24495$new_n2411_
.sym 6675 uut.uacia.my_rx.in_pipe[7]
.sym 6677 $abc$24495$techmap\uut.uacia.my_rx.$procmux$1819_Y
.sym 6678 $abc$24495$new_n2413_
.sym 6679 uut.uacia.my_rx.in_pipe[1]
.sym 6680 $abc$24495$new_n2414_
.sym 6692 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16186
.sym 6694 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15115
.sym 6719 uut.uacia.my_rx.in_pipe[4]
.sym 6729 uut.uacia.my_rx.in_pipe[3]
.sym 6731 uut.uacia.my_rx.in_pipe[2]
.sym 6734 uut.uacia.my_rx.in_pipe[5]
.sym 6737 uut.uacia.my_rx.in_pipe[1]
.sym 6748 uut.uacia.my_rx.in_pipe[1]
.sym 6756 uut.uacia.my_rx.in_pipe[5]
.sym 6760 uut.uacia.my_rx.in_pipe[2]
.sym 6761 uut.uacia.my_rx.in_pipe[3]
.sym 6762 uut.uacia.my_rx.in_pipe[4]
.sym 6763 uut.uacia.my_rx.in_pipe[5]
.sym 6769 uut.uacia.my_rx.in_pipe[4]
.sym 6775 uut.uacia.my_rx.in_pipe[3]
.sym 6784 uut.uacia.my_rx.in_pipe[2]
.sym 6790 uut.uacia.my_rx.in_pipe[3]
.sym 6791 uut.uacia.my_rx.in_pipe[2]
.sym 6792 uut.uacia.my_rx.in_pipe[5]
.sym 6793 uut.uacia.my_rx.in_pipe[4]
.sym 6795 clk24_$glb_clk
.sym 6796 uut.uacia.acia_rst_$glb_sr
.sym 6825 uut.uacia.my_rx.in_state
.sym 6826 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$15952
.sym 6833 uut.uwbb.sbdato_1[5]
.sym 6837 rx$SB_IO_IN
.sym 6838 uut.mem_wdata[6]
.sym 6839 uut.uwbb.sbadri[6]
.sym 6841 uut.uwbb.sbadri[7]
.sym 6842 uut.mem_wdata[19]
.sym 6846 uut.mem_wdata[5]
.sym 6847 uut.uwbb.sbadri[5]
.sym 6848 uut.ram_do[0]
.sym 6878 $PACKER_VCC_NET
.sym 6886 uut.uacia.my_rx.rx_rcnt[6]
.sym 6889 uut.uacia.my_rx.in_state
.sym 6890 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15115
.sym 6904 $abc$24495$auto$wreduce.cc:455:run$5057[2]
.sym 6905 $abc$24495$auto$wreduce.cc:455:run$5057[3]
.sym 6906 $abc$24495$auto$rtlil.cc:1969:NotGate$24325
.sym 6908 $abc$24495$auto$wreduce.cc:455:run$5057[6]
.sym 6911 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15090[1]_new_
.sym 6912 $abc$24495$auto$wreduce.cc:455:run$5057[0]
.sym 6914 $abc$24495$auto$wreduce.cc:455:run$5057[4]
.sym 6920 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15982
.sym 6921 uut.uacia.my_rx.rx_rcnt[0]
.sym 6932 $PACKER_VCC_NET
.sym 6935 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15090[1]_new_
.sym 6938 $abc$24495$auto$wreduce.cc:455:run$5057[4]
.sym 6948 $PACKER_VCC_NET
.sym 6950 uut.uacia.my_rx.rx_rcnt[0]
.sym 6953 $abc$24495$auto$wreduce.cc:455:run$5057[0]
.sym 6956 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15090[1]_new_
.sym 6959 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15090[1]_new_
.sym 6960 $abc$24495$auto$wreduce.cc:455:run$5057[3]
.sym 6966 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15090[1]_new_
.sym 6968 $abc$24495$auto$wreduce.cc:455:run$5057[2]
.sym 6978 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15090[1]_new_
.sym 6980 $abc$24495$auto$wreduce.cc:455:run$5057[6]
.sym 6981 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15982
.sym 6982 clk24_$glb_clk
.sym 6983 $abc$24495$auto$rtlil.cc:1969:NotGate$24325
.sym 7010 uut.uacia.counter_divide_select[1]
.sym 7011 uut.uacia.acia_rst
.sym 7015 uut.uacia.counter_divide_select[0]
.sym 7020 uut.ram_do[2]
.sym 7021 $PACKER_VCC_NET
.sym 7022 uut.ram_do[29]
.sym 7024 uut.ram_do[18]
.sym 7025 uut.ram_do[7]
.sym 7026 uut.uwbb.uwbm.busy
.sym 7027 uut.uwbb.sbacko_1
.sym 7028 uut.uwbb.sbacko_0
.sym 7029 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$22577
.sym 7030 uut.ram_do[6]
.sym 7031 uut.ram_do[30]
.sym 7032 uut.mem_wdata[1]
.sym 7035 uut.uacia.my_rx.rx_rcnt[0]
.sym 7037 uut.uacia.my_rx.rx_rcnt[3]
.sym 7043 uut.mem_wdata[0]
.sym 7049 uut.uacia.my_rx.rx_rcnt[5]
.sym 7052 uut.uacia.my_rx.rx_rcnt[0]
.sym 7053 uut.uacia.my_rx.rx_rcnt[3]
.sym 7054 uut.uacia.my_rx.rx_rcnt[2]
.sym 7057 uut.uacia.my_rx.rx_rcnt[4]
.sym 7063 uut.uacia.my_rx.rx_rcnt[1]
.sym 7064 uut.uacia.my_rx.rx_rcnt[6]
.sym 7066 uut.uacia.my_rx.rx_rcnt[7]
.sym 7071 $PACKER_VCC_NET
.sym 7079 $PACKER_VCC_NET
.sym 7081 $nextpnr_ICESTORM_LC_11$O
.sym 7083 uut.uacia.my_rx.rx_rcnt[0]
.sym 7087 $auto$alumacc.cc:474:replace_alu$5193.C[2]
.sym 7089 $PACKER_VCC_NET
.sym 7090 uut.uacia.my_rx.rx_rcnt[1]
.sym 7093 $auto$alumacc.cc:474:replace_alu$5193.C[3]
.sym 7095 uut.uacia.my_rx.rx_rcnt[2]
.sym 7096 $PACKER_VCC_NET
.sym 7097 $auto$alumacc.cc:474:replace_alu$5193.C[2]
.sym 7099 $auto$alumacc.cc:474:replace_alu$5193.C[4]
.sym 7101 uut.uacia.my_rx.rx_rcnt[3]
.sym 7102 $PACKER_VCC_NET
.sym 7103 $auto$alumacc.cc:474:replace_alu$5193.C[3]
.sym 7105 $auto$alumacc.cc:474:replace_alu$5193.C[5]
.sym 7107 uut.uacia.my_rx.rx_rcnt[4]
.sym 7108 $PACKER_VCC_NET
.sym 7109 $auto$alumacc.cc:474:replace_alu$5193.C[4]
.sym 7111 $auto$alumacc.cc:474:replace_alu$5193.C[6]
.sym 7113 uut.uacia.my_rx.rx_rcnt[5]
.sym 7114 $PACKER_VCC_NET
.sym 7115 $auto$alumacc.cc:474:replace_alu$5193.C[5]
.sym 7117 $auto$alumacc.cc:474:replace_alu$5193.C[7]
.sym 7119 $PACKER_VCC_NET
.sym 7120 uut.uacia.my_rx.rx_rcnt[6]
.sym 7121 $auto$alumacc.cc:474:replace_alu$5193.C[6]
.sym 7125 $PACKER_VCC_NET
.sym 7126 uut.uacia.my_rx.rx_rcnt[7]
.sym 7127 $auto$alumacc.cc:474:replace_alu$5193.C[7]
.sym 7155 uut.uacia.rx_dat[6]
.sym 7156 uut.uacia.rx_dat[7]
.sym 7157 uut.uacia.rx_dat[2]
.sym 7158 uut.uacia.rx_dat[5]
.sym 7159 $abc$24495$techmap\uut.uacia.my_rx.$procmux$1779_Y
.sym 7160 uut.uacia.rx_dat[1]
.sym 7161 uut.uacia.rx_dat[0]
.sym 7162 uut.uacia.rx_dat[4]
.sym 7167 uut.mem_wdata[29]
.sym 7168 uut.mem_addr[13]
.sym 7169 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$22792
.sym 7170 uut.uwbb.sbdato_0[0]
.sym 7172 uut.mem_addr[6]
.sym 7173 uut.uwbb.uwbm.busy
.sym 7174 uut.mem_wdata[11]
.sym 7175 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$22792
.sym 7176 uut.mem_wdata[27]
.sym 7177 uut.uacia.my_rx.rx_rcnt[5]
.sym 7178 uut.mem_addr[12]
.sym 7181 uut.uacia.acia_rst
.sym 7186 uut.uacia.my_rx.in_state
.sym 7190 reset
.sym 7196 uut.uacia.my_rx.rx_rcnt[4]
.sym 7198 uut.uacia.my_rx.rx_rcnt[2]
.sym 7199 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10336[0]_new_inv_
.sym 7201 uut.uacia.my_rx.rx_sr[7]
.sym 7205 uut.uacia.my_rx.rx_sr[8]
.sym 7210 uut.uacia.my_rx.rx_rcnt[1]
.sym 7211 uut.uacia.my_rx.rx_rcnt[6]
.sym 7212 uut.uacia.my_rx.in_state
.sym 7219 uut.uacia.my_rx.rx_rcnt[0]
.sym 7220 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10336[1]_new_inv_
.sym 7221 uut.uacia.my_rx.rx_rcnt[3]
.sym 7223 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16342
.sym 7224 uut.uacia.my_rx.rx_rcnt[7]
.sym 7226 uut.uacia.my_rx.rx_rcnt[5]
.sym 7229 uut.uacia.my_rx.rx_rcnt[3]
.sym 7230 uut.uacia.my_rx.rx_rcnt[1]
.sym 7231 uut.uacia.my_rx.rx_rcnt[2]
.sym 7232 uut.uacia.my_rx.rx_rcnt[0]
.sym 7236 uut.uacia.my_rx.in_state
.sym 7247 uut.uacia.my_rx.rx_rcnt[7]
.sym 7248 uut.uacia.my_rx.rx_rcnt[4]
.sym 7249 uut.uacia.my_rx.rx_rcnt[5]
.sym 7250 uut.uacia.my_rx.rx_rcnt[6]
.sym 7262 uut.uacia.my_rx.rx_sr[8]
.sym 7266 uut.uacia.my_rx.rx_sr[7]
.sym 7271 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10336[0]_new_inv_
.sym 7273 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10336[1]_new_inv_
.sym 7275 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16342
.sym 7276 clk24_$glb_clk
.sym 7302 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15982
.sym 7303 $abc$24495$new_n2422_
.sym 7304 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16696
.sym 7307 uut.uacia.rx_err
.sym 7308 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16647
.sym 7309 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16342
.sym 7315 uut.uacia.rx_dat[0]
.sym 7316 uut.uwbb.sbadri[2]
.sym 7319 uut.ram_do[24]
.sym 7320 uut.mem_wstrb[0]
.sym 7321 uut.uacia.rx_dat[6]
.sym 7322 uut.uwbb.sbadri[4]
.sym 7323 uut.ram_do[31]
.sym 7324 uut.uwbb.sbadri[0]
.sym 7325 uut.uacia.rx_dat[2]
.sym 7326 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16236
.sym 7327 $abc$24495$auto$rtlil.cc:1969:NotGate$24325
.sym 7333 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16342
.sym 7334 uut.mem_addr[14]
.sym 7335 uut.uacia.rx_dat[3]
.sym 7336 $PACKER_VCC_NET
.sym 7337 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15090[1]_new_
.sym 7343 $PACKER_VCC_NET
.sym 7346 uut.uacia.my_rx.rx_bcnt[3]
.sym 7348 uut.uacia.my_rx.rx_bcnt[1]
.sym 7350 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15076[1]_new_
.sym 7355 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16186
.sym 7356 $abc$24495$auto$rtlil.cc:1969:NotGate$24325
.sym 7361 uut.uacia.my_rx.rx_bcnt[2]
.sym 7362 $PACKER_VCC_NET
.sym 7370 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16186
.sym 7372 uut.uacia.my_rx.rx_bcnt[0]
.sym 7374 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16342
.sym 7375 $nextpnr_ICESTORM_LC_10$O
.sym 7378 uut.uacia.my_rx.rx_bcnt[0]
.sym 7381 $auto$alumacc.cc:474:replace_alu$5190.C[2]
.sym 7383 $PACKER_VCC_NET
.sym 7384 uut.uacia.my_rx.rx_bcnt[1]
.sym 7387 $auto$alumacc.cc:474:replace_alu$5190.C[3]
.sym 7389 $PACKER_VCC_NET
.sym 7390 uut.uacia.my_rx.rx_bcnt[2]
.sym 7391 $auto$alumacc.cc:474:replace_alu$5190.C[2]
.sym 7394 uut.uacia.my_rx.rx_bcnt[3]
.sym 7396 $PACKER_VCC_NET
.sym 7397 $auto$alumacc.cc:474:replace_alu$5190.C[3]
.sym 7400 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16342
.sym 7402 uut.uacia.my_rx.rx_bcnt[0]
.sym 7403 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16186
.sym 7406 $PACKER_VCC_NET
.sym 7407 uut.uacia.my_rx.rx_bcnt[0]
.sym 7412 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16342
.sym 7415 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15076[1]_new_
.sym 7418 uut.uacia.my_rx.rx_bcnt[1]
.sym 7419 uut.uacia.my_rx.rx_bcnt[0]
.sym 7420 uut.uacia.my_rx.rx_bcnt[3]
.sym 7421 uut.uacia.my_rx.rx_bcnt[2]
.sym 7422 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16186
.sym 7423 clk24_$glb_clk
.sym 7424 $abc$24495$auto$rtlil.cc:1969:NotGate$24325
.sym 7450 uut.uacia.my_rx.rx_busy
.sym 7462 uut.mem_wstrb[3]
.sym 7463 uut.ram_do[28]
.sym 7464 reset
.sym 7466 uut.mem_wdata[9]
.sym 7468 uut.uacia.my_rx.rx_bcnt[1]
.sym 7469 uut.ram_do[26]
.sym 7470 uut.mem_wdata[14]
.sym 7471 uut.ram_do[27]
.sym 7472 uut.mem_wdata[5]
.sym 7473 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 7475 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1059$1319_Y_new_
.sym 7477 uut.uacia.my_rx.rx_sr[4]
.sym 7479 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 7482 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15115
.sym 7483 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431
.sym 7484 uut.cpu_I.instr_jal
.sym 7493 $abc$24495$auto$wreduce.cc:455:run$5057[7]
.sym 7497 $abc$24495$auto$wreduce.cc:455:run$5057[5]
.sym 7498 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15982
.sym 7504 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15090[1]_new_
.sym 7505 uut.uacia.my_rx.rx_rcnt[0]
.sym 7510 $abc$24495$auto$rtlil.cc:1969:NotGate$24325
.sym 7515 uut.uacia.my_rx.rx_busy
.sym 7517 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15982
.sym 7518 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16186
.sym 7524 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16186
.sym 7525 uut.uacia.my_rx.rx_rcnt[0]
.sym 7526 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15982
.sym 7536 $abc$24495$auto$wreduce.cc:455:run$5057[7]
.sym 7538 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15090[1]_new_
.sym 7548 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15982
.sym 7549 uut.uacia.my_rx.rx_busy
.sym 7550 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15090[1]_new_
.sym 7561 uut.uacia.my_rx.rx_busy
.sym 7565 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15090[1]_new_
.sym 7567 $abc$24495$auto$wreduce.cc:455:run$5057[5]
.sym 7569 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15982
.sym 7570 clk24_$glb_clk
.sym 7571 $abc$24495$auto$rtlil.cc:1969:NotGate$24325
.sym 7596 $abc$24495$new_n2479_
.sym 7597 uut.uacia.rx_stb
.sym 7599 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431
.sym 7600 $abc$24495$auto$simplemap.cc:168:logic_reduce$9459_new_inv_
.sym 7604 uut.cpu_I.mem_rdata_q[12]
.sym 7605 uut.cpu_I.mem_rdata_q[23]
.sym 7606 uut.cpu_I.instr_srai
.sym 7607 uut.cpu_I.mem_rdata_q[12]
.sym 7608 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16018
.sym 7609 uut.cpu_I.is_sb_sh_sw
.sym 7612 uut.cpu_I.is_lb_lh_lw_lbu_lhu
.sym 7613 uut.ram_do[13]
.sym 7615 uut.cpu_I.is_alu_reg_imm
.sym 7617 uut.cpu_I.mem_rdata_q[20]
.sym 7627 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15982
.sym 7629 $abc$24495$auto$rtlil.cc:1969:NotGate$24325
.sym 7631 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16696
.sym 7655 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15090[1]_new_
.sym 7664 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16018
.sym 7666 $abc$24495$auto$rtlil.cc:1969:NotGate$24325
.sym 7668 uut.uacia.my_rx.rx_rcnt[1]
.sym 7713 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15090[1]_new_
.sym 7715 uut.uacia.my_rx.rx_rcnt[1]
.sym 7716 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16018
.sym 7717 clk24_$glb_clk
.sym 7718 $abc$24495$auto$rtlil.cc:1969:NotGate$24325
.sym 7743 uut.cpu_I.instr_sub
.sym 7744 $abc$24495$techmap\uut.cpu_I.$procmux$3144_Y_new_inv_
.sym 7745 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$20504[0]_new_inv_
.sym 7746 uut.cpu_I.instr_bgeu
.sym 7747 uut.cpu_I.instr_bltu
.sym 7748 uut.cpu_I.instr_bge
.sym 7749 uut.cpu_I.instr_bne
.sym 7750 $abc$24495$new_n2477_
.sym 7758 uut.cpu_I.mem_do_prefetch
.sym 7759 $abc$24495$new_n2351_
.sym 7760 uut.uwbb.sbadri[1]
.sym 7761 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20577
.sym 7762 uut.mem_wstrb[2]
.sym 7764 uut.cpu_I.is_lb_lh_lw_lbu_lhu
.sym 7765 $abc$24495$techmap\uut.cpu_I.$logic_and$picorv32.v:375$1088_Y_new_
.sym 7767 uut.cpu_I.instr_auipc
.sym 7768 uut.cpu_I.instr_bltu
.sym 7769 uut.cpu_I.cpu_state[5]
.sym 7770 uut.cpu_I.cpu_state[1]
.sym 7771 uut.cpu_I.mem_rdata_q[13]
.sym 7773 reset
.sym 7776 uut.cpu_I.cpu_state[0]
.sym 7777 uut.cpu_I.mem_rdata_q[12]
.sym 7778 uut.cpu_I.cpu_state[4]
.sym 7786 uut.cpu_I.is_lb_lh_lw_lbu_lhu
.sym 7789 uut.cpu_I.mem_rdata_q[13]
.sym 7790 uut.cpu_I.instr_lh
.sym 7796 $abc$24495$auto$simplemap.cc:168:logic_reduce$9459_new_inv_
.sym 7803 uut.cpu_I.mem_rdata_q[12]
.sym 7811 uut.cpu_I.mem_rdata_q[14]
.sym 7813 uut.cpu_I.instr_lhu
.sym 7817 uut.cpu_I.is_lb_lh_lw_lbu_lhu
.sym 7818 $abc$24495$auto$simplemap.cc:168:logic_reduce$9459_new_inv_
.sym 7824 uut.cpu_I.instr_lh
.sym 7826 uut.cpu_I.instr_lhu
.sym 7847 uut.cpu_I.mem_rdata_q[13]
.sym 7848 uut.cpu_I.is_lb_lh_lw_lbu_lhu
.sym 7849 uut.cpu_I.mem_rdata_q[12]
.sym 7850 uut.cpu_I.mem_rdata_q[14]
.sym 7853 uut.cpu_I.is_lb_lh_lw_lbu_lhu
.sym 7854 uut.cpu_I.mem_rdata_q[12]
.sym 7855 uut.cpu_I.mem_rdata_q[14]
.sym 7856 uut.cpu_I.mem_rdata_q[13]
.sym 7863 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19684_$glb_ce
.sym 7864 clk24_$glb_clk
.sym 7890 $abc$24495$auto$fsm_map.cc:74:implement_pattern_cache$5223_new_
.sym 7891 uut.cpu_I.decoder_trigger_q
.sym 7892 $abc$24495$new_n2505_
.sym 7893 uut.cpu_I.decoder_pseudo_trigger_q
.sym 7894 uut.cpu_I.cpu_state[3]
.sym 7895 uut.cpu_I.cpu_state[6]
.sym 7896 uut.cpu_I.cpu_state[2]
.sym 7897 uut.cpu_I.cpu_state[5]
.sym 7898 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 7902 uut.cpu_I.instr_jalr
.sym 7903 uut.cpu_I.instr_bne
.sym 7904 uut.cpu_I.is_lb_lh_lw_lbu_lhu
.sym 7906 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 7909 uut.cpu_I.instr_sub
.sym 7910 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20479[0]
.sym 7915 uut.uacia.rx_dat[3]
.sym 7916 uut.cpu_I.mem_rdata_q[14]
.sym 7917 uut.cpu_I.cpu_state[6]
.sym 7919 uut.cpu_I.cpu_state[2]
.sym 7920 uut.cpu_I.cpu_state[1]
.sym 7921 uut.cpu_I.decoder_pseudo_trigger
.sym 7922 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16236
.sym 7925 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 7931 uut.uacia.my_rx.rx_bcnt[1]
.sym 7933 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16236
.sym 7934 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 7938 $abc$24495$new_n2594_
.sym 7940 $abc$24495$techmap\uut.cpu_I.$procmux$3144_Y_new_inv_
.sym 7941 $abc$24495$auto$fsm_map.cc:74:implement_pattern_cache$5219_new_
.sym 7945 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8704[3]_new_inv_
.sym 7946 uut.cpu_I.is_lb_lh_lw_lbu_lhu
.sym 7947 $abc$24495$auto$fsm_map.cc:74:implement_pattern_cache$5223_new_
.sym 7956 uut.cpu_I.cpu_state[1]
.sym 7958 uut.cpu_I.mem_do_prefetch
.sym 7960 $abc$24495$auto$rtlil.cc:1969:NotGate$24325
.sym 7966 uut.uacia.my_rx.rx_bcnt[1]
.sym 7989 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 7990 $abc$24495$auto$fsm_map.cc:74:implement_pattern_cache$5223_new_
.sym 7994 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8704[3]_new_inv_
.sym 7996 $abc$24495$auto$fsm_map.cc:74:implement_pattern_cache$5219_new_
.sym 7997 uut.cpu_I.mem_do_prefetch
.sym 8000 $abc$24495$techmap\uut.cpu_I.$procmux$3144_Y_new_inv_
.sym 8002 uut.cpu_I.cpu_state[1]
.sym 8006 $abc$24495$new_n2594_
.sym 8009 uut.cpu_I.is_lb_lh_lw_lbu_lhu
.sym 8010 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16236
.sym 8011 clk24_$glb_clk
.sym 8012 $abc$24495$auto$rtlil.cc:1969:NotGate$24325
.sym 8037 uut.cpu_I.is_sltiu_bltu_sltu
.sym 8038 uut.cpu_I.cpu_state[1]
.sym 8039 uut.cpu_I.is_slti_blt_slt
.sym 8040 $abc$24495$techmap\uut.cpu_I.$procmux$2450_Y
.sym 8041 uut.cpu_I.cpu_state[0]
.sym 8042 uut.cpu_I.cpu_state[4]
.sym 8043 $abc$24495$new_n2597_
.sym 8044 uut.cpu_I.is_lui_auipc_jal
.sym 8045 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 8046 uut.cpu_I.cpu_state[6]
.sym 8049 uut.cpu_I.decoder_trigger
.sym 8050 uut.cpu_I.cpu_state[2]
.sym 8054 reset
.sym 8056 uut.cpu_I.instr_lb
.sym 8057 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 8058 uut.cpu_I.instr_lh
.sym 8059 uut.cpu_I.decoded_imm[0]
.sym 8061 uut.uacia.my_rx.rx_sr[4]
.sym 8063 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1059$1319_Y_new_
.sym 8064 uut.cpu_I.cpu_state[4]
.sym 8065 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 8066 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 8067 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 8069 uut.cpu_I.cpu_state[2]
.sym 8070 uut.cpu_I.is_alu_reg_imm
.sym 8071 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1057$1311_Y_new_
.sym 8078 $abc$24495$auto$fsm_map.cc:74:implement_pattern_cache$5223_new_
.sym 8079 uut.uacia.my_rx.rx_sr[4]
.sym 8080 uut.cpu_I.mem_do_prefetch
.sym 8081 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 8084 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3098.$and$/usr/bin/../share/yosys/techmap.v:434$8503_Y_new_
.sym 8085 uut.cpu_I.is_sb_sh_sw
.sym 8087 uut.cpu_I.is_sb_sh_sw
.sym 8088 uut.cpu_I.is_lb_lh_lw_lbu_lhu
.sym 8090 $abc$24495$new_n2601_
.sym 8091 $abc$24495$new_n3331_
.sym 8092 uut.cpu_I.cpu_state[2]
.sym 8095 $abc$24495$new_n2507_
.sym 8096 uut.cpu_I.is_slli_srli_srai
.sym 8098 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 8101 reset
.sym 8104 uut.cpu_I.mem_do_rinst
.sym 8105 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15115
.sym 8106 $abc$24495$new_n2506_
.sym 8107 uut.cpu_I.cpu_state[4]
.sym 8111 $abc$24495$new_n3331_
.sym 8112 $abc$24495$new_n2601_
.sym 8113 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3098.$and$/usr/bin/../share/yosys/techmap.v:434$8503_Y_new_
.sym 8114 uut.cpu_I.mem_do_rinst
.sym 8117 reset
.sym 8118 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3098.$and$/usr/bin/../share/yosys/techmap.v:434$8503_Y_new_
.sym 8119 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 8120 uut.cpu_I.cpu_state[4]
.sym 8125 $abc$24495$auto$fsm_map.cc:74:implement_pattern_cache$5223_new_
.sym 8126 reset
.sym 8129 reset
.sym 8131 uut.cpu_I.cpu_state[2]
.sym 8135 uut.cpu_I.is_sb_sh_sw
.sym 8136 uut.cpu_I.cpu_state[2]
.sym 8137 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 8138 $abc$24495$new_n2507_
.sym 8141 $abc$24495$new_n2506_
.sym 8142 uut.cpu_I.cpu_state[4]
.sym 8143 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 8144 uut.cpu_I.mem_do_prefetch
.sym 8148 uut.uacia.my_rx.rx_sr[4]
.sym 8153 uut.cpu_I.is_sb_sh_sw
.sym 8154 uut.cpu_I.is_slli_srli_srai
.sym 8155 uut.cpu_I.is_lb_lh_lw_lbu_lhu
.sym 8156 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 8157 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15115
.sym 8158 clk24_$glb_clk
.sym 8184 uut.cpu_I.trap
.sym 8185 $abc$24495$new_n2711_
.sym 8186 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20134
.sym 8187 uut.cpu_I.decoder_pseudo_trigger
.sym 8188 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 8190 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19684
.sym 8191 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9671_new_inv_
.sym 8193 uut.cpu_I.cpu_state[4]
.sym 8196 $abc$24495$new_n3330_
.sym 8197 uut.cpu_I.cpuregs_wrdata[2]
.sym 8198 uut.cpu_I.mem_rdata_latched[15]
.sym 8199 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 8203 uut.cpu_I.is_sltiu_bltu_sltu
.sym 8204 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 8205 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 8206 uut.cpu_I.instr_and
.sym 8208 uut.cpu_I.is_slti_blt_slt
.sym 8209 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 8210 uut.cpu_I.instr_blt
.sym 8211 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 8213 uut.cpu_I.pcpi_rs1[12]
.sym 8214 uut.cpu_I.cpu_state[4]
.sym 8216 uut.cpu_I.pcpi_rs1[7]
.sym 8218 $abc$24495$new_n2039_
.sym 8219 $abc$24495$new_n2711_
.sym 8225 $abc$24495$new_n2039_
.sym 8234 uut.cpu_I.is_slli_srli_srai
.sym 8236 uut.cpu_I.mem_rdata_q[14]
.sym 8239 uut.cpu_I.is_sll_srl_sra
.sym 8240 uut.cpu_I.is_lb_lh_lw_lbu_lhu
.sym 8243 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20134
.sym 8244 uut.cpu_I.mem_rdata_q[13]
.sym 8245 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 8250 $abc$24495$new_n2711_
.sym 8251 $abc$24495$new_n2602_
.sym 8253 uut.cpu_I.cpu_state[2]
.sym 8254 uut.cpu_I.is_alu_reg_imm
.sym 8255 uut.cpu_I.mem_rdata_q[12]
.sym 8258 uut.cpu_I.mem_rdata_q[14]
.sym 8259 uut.cpu_I.mem_rdata_q[13]
.sym 8260 uut.cpu_I.is_alu_reg_imm
.sym 8261 uut.cpu_I.mem_rdata_q[12]
.sym 8264 uut.cpu_I.mem_rdata_q[13]
.sym 8265 uut.cpu_I.mem_rdata_q[14]
.sym 8266 uut.cpu_I.mem_rdata_q[12]
.sym 8267 $abc$24495$new_n2711_
.sym 8270 uut.cpu_I.is_lb_lh_lw_lbu_lhu
.sym 8271 uut.cpu_I.is_sll_srl_sra
.sym 8272 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 8276 uut.cpu_I.mem_rdata_q[13]
.sym 8277 $abc$24495$new_n2711_
.sym 8278 uut.cpu_I.mem_rdata_q[12]
.sym 8279 uut.cpu_I.mem_rdata_q[14]
.sym 8282 $abc$24495$new_n2039_
.sym 8283 uut.cpu_I.cpu_state[2]
.sym 8284 uut.cpu_I.is_slli_srli_srai
.sym 8285 $abc$24495$new_n2602_
.sym 8288 uut.cpu_I.mem_rdata_q[12]
.sym 8289 uut.cpu_I.mem_rdata_q[14]
.sym 8290 uut.cpu_I.mem_rdata_q[13]
.sym 8291 uut.cpu_I.is_alu_reg_imm
.sym 8294 uut.cpu_I.is_lb_lh_lw_lbu_lhu
.sym 8296 uut.cpu_I.is_slli_srli_srai
.sym 8297 uut.cpu_I.is_sll_srl_sra
.sym 8300 uut.cpu_I.mem_rdata_q[12]
.sym 8301 $abc$24495$new_n2711_
.sym 8302 uut.cpu_I.mem_rdata_q[13]
.sym 8303 uut.cpu_I.mem_rdata_q[14]
.sym 8304 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20134
.sym 8305 clk24_$glb_clk
.sym 8306 reset_$glb_sr
.sym 8331 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[5]_new_inv_
.sym 8332 $abc$24495$techmap\uut.cpu_I.$logic_and$picorv32.v:1091$1416_Y_new_
.sym 8333 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[5]_new_inv_
.sym 8334 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[8]_new_
.sym 8335 uut.cpu_I.instr_sra
.sym 8336 $abc$24495$new_n3668_
.sym 8337 $abc$24495$new_n2084_
.sym 8338 uut.cpu_I.instr_blt
.sym 8339 reset
.sym 8340 uut.cpu_I.reg_pc[5]
.sym 8342 reset
.sym 8343 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 8346 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6372
.sym 8347 uut.cpu_I.mem_do_wdata
.sym 8348 uut.mem_addr[9]
.sym 8354 $abc$24495$techmap\uut.cpu_I.$procmux$2638_Y[0]_new_inv_
.sym 8355 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20134
.sym 8357 uut.cpu_I.instr_srli
.sym 8359 uut.cpu_I.mem_rdata_q[13]
.sym 8360 reset
.sym 8361 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 8362 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 8363 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19684
.sym 8365 uut.cpu_I.is_slli_srli_srai
.sym 8366 uut.cpu_I.cpu_state[4]
.sym 8372 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[0]_new_inv_
.sym 8374 $abc$24495$techmap\uut.cpu_I.$reduce_or$picorv32.v:1091$1423_Y_new_inv_
.sym 8375 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1057$1311_Y_new_
.sym 8377 uut.cpu_I.mem_rdata_q[13]
.sym 8378 uut.cpu_I.pcpi_rs1[1]
.sym 8380 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 8382 uut.cpu_I.pcpi_rs1[0]
.sym 8385 uut.cpu_I.mem_rdata_q[13]
.sym 8386 uut.cpu_I.instr_jalr
.sym 8388 uut.cpu_I.is_alu_reg_imm
.sym 8390 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 8393 uut.cpu_I.pcpi_rs1[4]
.sym 8394 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 8395 uut.cpu_I.is_alu_reg_reg
.sym 8397 $abc$24495$techmap\uut.cpu_I.$logic_and$picorv32.v:1091$1416_Y_new_
.sym 8398 uut.cpu_I.cpu_state[4]
.sym 8399 $abc$24495$techmap\uut.cpu_I.$logic_and$picorv32.v:1058$1314_Y_new_
.sym 8400 uut.cpu_I.mem_rdata_q[12]
.sym 8401 uut.cpu_I.mem_rdata_q[14]
.sym 8405 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 8406 uut.cpu_I.pcpi_rs1[4]
.sym 8407 uut.cpu_I.pcpi_rs1[1]
.sym 8408 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 8412 uut.cpu_I.is_alu_reg_imm
.sym 8414 $abc$24495$techmap\uut.cpu_I.$reduce_or$picorv32.v:1091$1423_Y_new_inv_
.sym 8417 uut.cpu_I.mem_rdata_q[13]
.sym 8418 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1057$1311_Y_new_
.sym 8419 $abc$24495$techmap\uut.cpu_I.$logic_and$picorv32.v:1091$1416_Y_new_
.sym 8420 uut.cpu_I.mem_rdata_q[12]
.sym 8423 uut.cpu_I.mem_rdata_q[12]
.sym 8424 uut.cpu_I.mem_rdata_q[14]
.sym 8425 uut.cpu_I.mem_rdata_q[13]
.sym 8426 uut.cpu_I.is_alu_reg_imm
.sym 8429 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[0]_new_inv_
.sym 8430 uut.cpu_I.pcpi_rs1[0]
.sym 8431 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 8432 uut.cpu_I.cpu_state[4]
.sym 8436 $abc$24495$techmap\uut.cpu_I.$logic_and$picorv32.v:1058$1314_Y_new_
.sym 8437 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1057$1311_Y_new_
.sym 8442 uut.cpu_I.is_alu_reg_reg
.sym 8443 $abc$24495$techmap\uut.cpu_I.$reduce_or$picorv32.v:1091$1423_Y_new_inv_
.sym 8447 uut.cpu_I.mem_rdata_q[12]
.sym 8448 uut.cpu_I.is_alu_reg_imm
.sym 8449 uut.cpu_I.instr_jalr
.sym 8450 uut.cpu_I.mem_rdata_q[13]
.sym 8451 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19684_$glb_ce
.sym 8452 clk24_$glb_clk
.sym 8478 uut.cpu_I.is_compare
.sym 8479 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[2]_new_
.sym 8480 $abc$24495$new_n2121_
.sym 8481 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[2]_new_
.sym 8482 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[6]_new_
.sym 8483 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[15]_new_
.sym 8484 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[8]_new_
.sym 8485 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11423[1]_new_inv_
.sym 8486 uut.cpu_I.pcpi_rs1[8]
.sym 8491 $abc$24495$techmap\uut.cpu_I.$procmux$2638_Y[2]_new_
.sym 8493 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1057$1311_Y_new_
.sym 8494 uut.cpu_I.pcpi_rs1[0]
.sym 8496 uut.cpu_I.pcpi_rs1[8]
.sym 8497 uut.cpu_I.mem_do_rinst
.sym 8498 uut.cpu_I.pcpi_rs1[1]
.sym 8500 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[0]_new_inv_
.sym 8501 $abc$24495$new_n2039_
.sym 8502 uut.cpu_I.decoded_imm[15]
.sym 8503 uut.cpu_I.cpu_state[2]
.sym 8504 uut.cpu_I.pcpi_rs1[4]
.sym 8505 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 8506 uut.cpu_I.instr_sra
.sym 8507 $abc$24495$new_n2125_
.sym 8508 uut.cpu_I.pcpi_rs1[10]
.sym 8511 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[8]
.sym 8513 uut.cpu_I.cpu_state[6]
.sym 8520 uut.cpu_I.pcpi_rs1[7]
.sym 8523 uut.cpu_I.pcpi_rs1[5]
.sym 8524 uut.cpu_I.pcpi_rs1[8]
.sym 8527 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[9]_new_inv_
.sym 8528 $abc$24495$techmap\uut.cpu_I.$logic_and$picorv32.v:1091$1416_Y_new_
.sym 8530 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[9]_new_inv_
.sym 8531 uut.cpu_I.pcpi_rs1[5]
.sym 8532 uut.cpu_I.is_alu_reg_imm
.sym 8534 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 8540 uut.cpu_I.pcpi_rs1[13]
.sym 8543 $abc$24495$new_n2039_
.sym 8544 uut.cpu_I.pcpi_rs1[10]
.sym 8548 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 8552 uut.cpu_I.pcpi_rs1[10]
.sym 8553 uut.cpu_I.pcpi_rs1[8]
.sym 8554 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 8571 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 8572 uut.cpu_I.pcpi_rs1[13]
.sym 8573 uut.cpu_I.pcpi_rs1[5]
.sym 8576 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[9]_new_inv_
.sym 8577 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[9]_new_inv_
.sym 8578 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 8579 $abc$24495$new_n2039_
.sym 8583 $abc$24495$techmap\uut.cpu_I.$logic_and$picorv32.v:1091$1416_Y_new_
.sym 8585 uut.cpu_I.is_alu_reg_imm
.sym 8588 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 8589 uut.cpu_I.pcpi_rs1[7]
.sym 8590 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 8591 uut.cpu_I.pcpi_rs1[5]
.sym 8598 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19684_$glb_ce
.sym 8599 clk24_$glb_clk
.sym 8625 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[4]_new_
.sym 8626 uut.cpu_I.pcpi_rs1[10]
.sym 8627 $abc$24495$new_n2074_
.sym 8628 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[10]_new_
.sym 8629 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[4]_new_
.sym 8630 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[10]_new_
.sym 8631 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11388[1]_new_inv_
.sym 8632 uut.cpu_I.pcpi_rs1[4]
.sym 8634 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[15]_new_
.sym 8638 $abc$24495$new_n2183_
.sym 8641 uut.cpu_I.pcpi_rs1[2]
.sym 8642 uut.uwbb.sbdati[0]
.sym 8647 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 8648 uut.cpu_I.pcpi_rs1[7]
.sym 8649 uut.cpu_I.pcpi_rs1[12]
.sym 8650 uut.cpu_I.is_alu_reg_imm
.sym 8652 uut.cpu_I.cpu_state[4]
.sym 8653 $abc$24495$new_n2039_
.sym 8654 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 8656 uut.cpu_I.pcpi_rs1[4]
.sym 8657 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 8658 uut.cpu_I.instr_sra
.sym 8659 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 8660 $abc$24495$new_n2075_
.sym 8668 uut.cpu_I.cpu_state[4]
.sym 8671 $abc$24495$new_n2039_
.sym 8673 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[4]_new_inv_
.sym 8675 uut.cpu_I.cpuregs_wrdata[2]
.sym 8676 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 8677 uut.cpu_I.pcpi_rs1[7]
.sym 8679 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[11]_new_inv_
.sym 8680 uut.cpu_I.pcpi_rs1[15]
.sym 8681 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 8682 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 8683 uut.cpu_I.pcpi_rs1[10]
.sym 8684 uut.cpu_I.pcpi_rs1[0]
.sym 8685 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[11]_new_inv_
.sym 8689 uut.cpu_I.pcpi_rs1[4]
.sym 8690 uut.cpu_I.pcpi_rs1[5]
.sym 8691 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[4]_new_inv_
.sym 8692 uut.cpu_I.pcpi_rs1[8]
.sym 8693 uut.cpu_I.pcpi_rs1[3]
.sym 8696 uut.cpu_I.pcpi_rs1[12]
.sym 8701 uut.cpu_I.cpuregs_wrdata[2]
.sym 8705 uut.cpu_I.pcpi_rs1[8]
.sym 8706 uut.cpu_I.pcpi_rs1[0]
.sym 8708 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 8711 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 8712 $abc$24495$new_n2039_
.sym 8713 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[4]_new_inv_
.sym 8714 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[4]_new_inv_
.sym 8718 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 8719 uut.cpu_I.pcpi_rs1[15]
.sym 8720 uut.cpu_I.pcpi_rs1[7]
.sym 8724 uut.cpu_I.pcpi_rs1[4]
.sym 8725 uut.cpu_I.cpu_state[4]
.sym 8726 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 8729 uut.cpu_I.pcpi_rs1[10]
.sym 8731 uut.cpu_I.pcpi_rs1[12]
.sym 8732 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 8735 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 8736 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[11]_new_inv_
.sym 8737 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[11]_new_inv_
.sym 8738 $abc$24495$new_n2039_
.sym 8741 uut.cpu_I.pcpi_rs1[5]
.sym 8742 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 8744 uut.cpu_I.pcpi_rs1[3]
.sym 8746 clk24_$glb_clk
.sym 8772 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[10]_new_inv_
.sym 8773 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[15]_new_
.sym 8774 $abc$24495$new_n2131_
.sym 8775 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[13]_new_
.sym 8776 $abc$24495$new_n3672_
.sym 8777 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11428[1]_new_inv_
.sym 8778 uut.cpu_I.pcpi_rs1[12]
.sym 8779 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[10]_new_inv_
.sym 8780 uut.cpu_I.pcpi_rs1[9]
.sym 8784 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[2]
.sym 8786 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 8789 uut.cpu_I.pcpi_rs1[4]
.sym 8790 uut.cpu_I.pcpi_rs1[9]
.sym 8791 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[4]
.sym 8792 uut.cpu_I.reg_pc[4]
.sym 8793 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 8794 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[3]_new_
.sym 8796 uut.cpu_I.pcpi_rs1[24]
.sym 8797 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 8798 uut.cpu_I.cpu_state[4]
.sym 8799 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 8800 uut.cpu_I.pcpi_rs1[6]
.sym 8801 uut.cpu_I.pcpi_rs1[12]
.sym 8802 uut.cpu_I.cpu_state[4]
.sym 8805 $abc$24495$new_n2039_
.sym 8807 $abc$24495$new_n2711_
.sym 8814 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[3]_new_inv_
.sym 8815 $abc$24495$new_n2039_
.sym 8816 uut.cpu_I.pcpi_rs1[1]
.sym 8817 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 8818 uut.cpu_I.pcpi_rs1[6]
.sym 8820 uut.cpu_I.pcpi_rs1[4]
.sym 8821 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[2]_new_inv_
.sym 8823 uut.cpu_I.pcpi_rs1[3]
.sym 8824 uut.cpu_I.cpu_state[4]
.sym 8825 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 8828 uut.cpu_I.pcpi_rs1[8]
.sym 8829 uut.cpu_I.pcpi_rs1[2]
.sym 8830 uut.cpu_I.pcpi_rs1[7]
.sym 8835 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[7]_new_inv_
.sym 8836 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 8837 uut.cpu_I.pcpi_rs1[2]
.sym 8839 uut.cpu_I.pcpi_rs1[11]
.sym 8840 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[2]_new_inv_
.sym 8841 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[7]_new_inv_
.sym 8843 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 8844 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 8846 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 8847 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 8848 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[2]_new_inv_
.sym 8849 uut.cpu_I.pcpi_rs1[6]
.sym 8852 uut.cpu_I.pcpi_rs1[4]
.sym 8854 uut.cpu_I.pcpi_rs1[2]
.sym 8855 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 8858 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[7]_new_inv_
.sym 8859 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 8860 $abc$24495$new_n2039_
.sym 8861 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[7]_new_inv_
.sym 8864 uut.cpu_I.pcpi_rs1[1]
.sym 8865 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 8866 uut.cpu_I.pcpi_rs1[3]
.sym 8870 uut.cpu_I.pcpi_rs1[8]
.sym 8872 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 8873 uut.cpu_I.pcpi_rs1[6]
.sym 8876 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[2]_new_inv_
.sym 8877 uut.cpu_I.cpu_state[4]
.sym 8878 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 8879 uut.cpu_I.pcpi_rs1[2]
.sym 8882 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 8883 uut.cpu_I.pcpi_rs1[11]
.sym 8885 uut.cpu_I.pcpi_rs1[3]
.sym 8888 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[3]_new_inv_
.sym 8889 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 8890 uut.cpu_I.pcpi_rs1[7]
.sym 8891 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 8919 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[25]_new_inv_
.sym 8920 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[3]_new_inv_
.sym 8921 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[31]_new_inv_
.sym 8922 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[3]
.sym 8923 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[25]_new_inv_
.sym 8924 $abc$24495$new_n2148_
.sym 8925 $abc$24495$new_n3676_
.sym 8926 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11438[1]_new_inv_
.sym 8931 $abc$24495$new_n2130_
.sym 8932 uut.cpu_I.pcpi_rs1[12]
.sym 8933 uut.cpu_I.pcpi_rs1[3]
.sym 8935 uut.cpu_I.reg_pc[10]
.sym 8936 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 8937 $abc$24495$techmap\uut.cpu_I.$procmux$2638_Y[3]_new_inv_
.sym 8938 uut.cpu_I.pcpi_rs1[19]
.sym 8939 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 8943 uut.cpu_I.mem_rdata_q[13]
.sym 8944 uut.cpu_I.pcpi_rs1[18]
.sym 8945 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 8946 uut.cpu_I.is_slli_srli_srai
.sym 8947 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19684
.sym 8948 reset
.sym 8949 uut.cpu_I.pcpi_rs1[11]
.sym 8950 uut.cpu_I.instr_srli
.sym 8951 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20134
.sym 8952 uut.cpu_I.pcpi_rs1[10]
.sym 8953 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 8954 uut.cpu_I.cpu_state[4]
.sym 8961 uut.cpu_I.mem_rdata_q[13]
.sym 8962 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20134
.sym 8964 uut.cpu_I.pcpi_rs1[8]
.sym 8965 uut.cpu_I.pcpi_rs1[13]
.sym 8966 uut.cpu_I.instr_srli
.sym 8967 uut.cpu_I.instr_srai
.sym 8968 uut.cpu_I.is_alu_reg_imm
.sym 8969 uut.cpu_I.pcpi_rs1[16]
.sym 8970 uut.cpu_I.pcpi_rs1[31]
.sym 8972 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 8973 $abc$24495$new_n2326_
.sym 8974 uut.cpu_I.instr_srl
.sym 8975 uut.cpu_I.pcpi_rs1[11]
.sym 8976 uut.cpu_I.instr_sra
.sym 8977 uut.cpu_I.mem_rdata_q[14]
.sym 8978 $abc$24495$new_n2039_
.sym 8979 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 8980 uut.cpu_I.mem_rdata_q[12]
.sym 8981 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[12]_new_inv_
.sym 8982 uut.cpu_I.cpu_state[4]
.sym 8985 uut.cpu_I.mem_rdata_q[14]
.sym 8986 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 8987 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[12]_new_inv_
.sym 8991 $abc$24495$new_n2711_
.sym 8993 uut.cpu_I.mem_rdata_q[12]
.sym 8994 uut.cpu_I.mem_rdata_q[13]
.sym 8995 uut.cpu_I.mem_rdata_q[14]
.sym 8996 uut.cpu_I.is_alu_reg_imm
.sym 8999 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 9000 $abc$24495$new_n2039_
.sym 9001 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[12]_new_inv_
.sym 9002 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[12]_new_inv_
.sym 9005 uut.cpu_I.cpu_state[4]
.sym 9008 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 9011 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 9012 uut.cpu_I.pcpi_rs1[16]
.sym 9014 uut.cpu_I.pcpi_rs1[8]
.sym 9017 uut.cpu_I.instr_sra
.sym 9018 uut.cpu_I.instr_srai
.sym 9019 uut.cpu_I.instr_srli
.sym 9020 uut.cpu_I.instr_srl
.sym 9023 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 9024 uut.cpu_I.pcpi_rs1[11]
.sym 9025 uut.cpu_I.pcpi_rs1[13]
.sym 9029 $abc$24495$new_n2711_
.sym 9030 uut.cpu_I.mem_rdata_q[13]
.sym 9031 uut.cpu_I.mem_rdata_q[12]
.sym 9032 uut.cpu_I.mem_rdata_q[14]
.sym 9035 uut.cpu_I.pcpi_rs1[31]
.sym 9036 $abc$24495$new_n2326_
.sym 9037 uut.cpu_I.instr_srai
.sym 9038 uut.cpu_I.instr_sra
.sym 9039 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20134
.sym 9040 clk24_$glb_clk
.sym 9041 reset_$glb_sr
.sym 9066 $abc$24495$new_n2298_
.sym 9067 $abc$24495$new_n2307_
.sym 9068 $abc$24495$new_n2268_
.sym 9069 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[29]_new_inv_
.sym 9070 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[30]_new_
.sym 9071 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[28]_new_
.sym 9072 $abc$24495$new_n2316_
.sym 9073 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[29]_new_
.sym 9078 uut.cpu_I.pcpi_rs1[14]
.sym 9079 uut.cpu_I.pcpi_rs1[1]
.sym 9080 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[1]_new_inv_
.sym 9081 $abc$24495$new_n2034_
.sym 9082 uut.cpu_I.pcpi_rs1[31]
.sym 9084 uut.cpu_I.pcpi_rs1[8]
.sym 9086 $abc$24495$new_n2171_
.sym 9088 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11393[1]_new_inv_
.sym 9090 uut.cpu_I.pcpi_rs1[21]
.sym 9091 $abc$24495$new_n2039_
.sym 9092 uut.cpu_I.pcpi_rs1[25]
.sym 9094 uut.cpu_I.instr_sra
.sym 9095 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 9097 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 9099 uut.cpu_I.pcpi_rs1[21]
.sym 9100 $PACKER_VCC_NET
.sym 9101 uut.cpu_I.pcpi_rs1[25]
.sym 9108 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 9109 $abc$24495$new_n2039_
.sym 9111 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[14]_new_inv_
.sym 9115 uut.cpu_I.pcpi_rs1[2]
.sym 9116 uut.cpu_I.pcpi_rs1[5]
.sym 9119 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 9120 uut.cpu_I.instr_sra
.sym 9122 uut.cpu_I.pcpi_rs1[15]
.sym 9123 uut.cpu_I.pcpi_rs1[0]
.sym 9125 uut.cpu_I.instr_srai
.sym 9126 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[14]_new_inv_
.sym 9127 uut.cpu_I.pcpi_rs1[27]
.sym 9128 uut.cpu_I.pcpi_rs1[18]
.sym 9129 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[1]_new_inv_
.sym 9130 uut.cpu_I.pcpi_rs1[31]
.sym 9132 uut.cpu_I.pcpi_rs1[30]
.sym 9134 uut.cpu_I.pcpi_rs1[17]
.sym 9135 uut.cpu_I.pcpi_rs1[13]
.sym 9136 uut.cpu_I.pcpi_rs1[10]
.sym 9140 uut.cpu_I.pcpi_rs1[15]
.sym 9141 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 9142 uut.cpu_I.pcpi_rs1[17]
.sym 9143 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 9146 uut.cpu_I.pcpi_rs1[31]
.sym 9147 uut.cpu_I.instr_srai
.sym 9148 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 9149 uut.cpu_I.instr_sra
.sym 9152 $abc$24495$new_n2039_
.sym 9153 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 9154 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[14]_new_inv_
.sym 9155 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[14]_new_inv_
.sym 9158 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 9159 uut.cpu_I.pcpi_rs1[15]
.sym 9160 uut.cpu_I.pcpi_rs1[13]
.sym 9165 uut.cpu_I.pcpi_rs1[18]
.sym 9166 uut.cpu_I.pcpi_rs1[10]
.sym 9167 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 9170 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 9171 uut.cpu_I.pcpi_rs1[27]
.sym 9172 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 9173 uut.cpu_I.pcpi_rs1[30]
.sym 9177 uut.cpu_I.pcpi_rs1[2]
.sym 9178 uut.cpu_I.pcpi_rs1[0]
.sym 9179 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 9182 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 9183 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[1]_new_inv_
.sym 9184 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 9185 uut.cpu_I.pcpi_rs1[5]
.sym 9213 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[18]_new_inv_
.sym 9214 $abc$24495$new_n3684_
.sym 9215 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[21]_new_inv_
.sym 9216 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[22]_new_inv_
.sym 9217 $abc$24495$new_n3692_
.sym 9218 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[22]_new_inv_
.sym 9219 $abc$24495$new_n3696_
.sym 9220 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[16]_new_inv_
.sym 9226 uut.cpu_I.pcpi_rs1[24]
.sym 9227 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[0]
.sym 9228 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[2]
.sym 9234 uut.cpu_I.pcpi_rs1[30]
.sym 9236 $abc$24495$new_n2268_
.sym 9237 uut.cpu_I.pcpi_rs1[27]
.sym 9238 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 9239 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 9240 uut.cpu_I.cpu_state[4]
.sym 9241 uut.cpu_I.cpu_state[4]
.sym 9247 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 9248 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[1]_new_inv_
.sym 9257 $abc$24495$techmap\uut.cpu_I.$procmux$2629_Y[0]_new_inv_
.sym 9259 $abc$24495$auto$alumacc.cc:491:replace_alu$5133[4]
.sym 9260 uut.cpu_I.reg_sh[2]
.sym 9262 $abc$24495$auto$wreduce.cc:455:run$5053[0]
.sym 9265 $abc$24495$techmap\uut.cpu_I.$procmux$2638_Y[0]_new_inv_
.sym 9269 $abc$24495$new_n2038_
.sym 9271 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 9272 uut.cpu_I.cpu_state[4]
.sym 9274 uut.cpu_I.reg_sh[0]
.sym 9276 $abc$24495$auto$wreduce.cc:455:run$5052[0]
.sym 9284 $PACKER_VCC_NET
.sym 9287 uut.cpu_I.reg_sh[0]
.sym 9290 $PACKER_VCC_NET
.sym 9293 $abc$24495$auto$alumacc.cc:491:replace_alu$5133[4]
.sym 9294 $abc$24495$new_n2038_
.sym 9296 uut.cpu_I.reg_sh[2]
.sym 9299 uut.cpu_I.reg_sh[2]
.sym 9305 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 9306 $abc$24495$auto$wreduce.cc:455:run$5052[0]
.sym 9307 $abc$24495$auto$wreduce.cc:455:run$5053[0]
.sym 9311 $abc$24495$techmap\uut.cpu_I.$procmux$2638_Y[0]_new_inv_
.sym 9312 $abc$24495$techmap\uut.cpu_I.$procmux$2629_Y[0]_new_inv_
.sym 9313 uut.cpu_I.cpu_state[4]
.sym 9318 $abc$24495$new_n2038_
.sym 9320 uut.cpu_I.reg_sh[2]
.sym 9323 uut.cpu_I.reg_sh[0]
.sym 9324 $PACKER_VCC_NET
.sym 9326 $PACKER_VCC_NET
.sym 9332 uut.cpu_I.reg_sh[0]
.sym 9334 clk24_$glb_clk
.sym 9360 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[27]_new_inv_
.sym 9361 uut.cpu_I.reg_sh[1]
.sym 9362 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20643
.sym 9363 $abc$24495$auto$alumacc.cc:474:replace_alu$5131.BB[4]
.sym 9364 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[19]_new_inv_
.sym 9365 $abc$24495$new_n3688_
.sym 9366 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[19]_new_inv_
.sym 9367 $abc$24495$new_n3700_
.sym 9374 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 9376 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 9378 uut.cpu_I.pcpi_rs1[29]
.sym 9379 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[5]
.sym 9384 uut.cpu_I.pcpi_rs1[24]
.sym 9386 uut.cpu_I.cpu_state[4]
.sym 9389 uut.cpu_I.reg_sh[0]
.sym 9390 uut.cpu_I.pcpi_rs1[30]
.sym 9391 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 9392 uut.cpu_I.pcpi_rs1[28]
.sym 9394 $abc$24495$new_n2039_
.sym 9395 uut.cpu_I.cpu_state[4]
.sym 9406 $abc$24495$auto$alumacc.cc:474:replace_alu$5131.BB[3]
.sym 9407 $PACKER_VCC_NET
.sym 9408 $auto$alumacc.cc:474:replace_alu$5131.C[1]
.sym 9410 $abc$24495$techmap\uut.cpu_I.$procmux$2638_Y[2]_new_
.sym 9411 $abc$24495$auto$alumacc.cc:474:replace_alu$5131.BB[2]
.sym 9413 uut.cpu_I.reg_sh[0]
.sym 9415 uut.cpu_I.reg_sh[3]
.sym 9416 $abc$24495$new_n3340_
.sym 9417 uut.cpu_I.reg_sh[4]
.sym 9420 $abc$24495$auto$alumacc.cc:474:replace_alu$5131.BB[4]
.sym 9424 $abc$24495$auto$alumacc.cc:474:replace_alu$5131.BB[1]
.sym 9425 uut.cpu_I.cpu_state[4]
.sym 9426 uut.cpu_I.reg_sh[1]
.sym 9427 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20647
.sym 9433 $nextpnr_ICESTORM_LC_18$O
.sym 9435 $auto$alumacc.cc:474:replace_alu$5131.C[1]
.sym 9439 $auto$alumacc.cc:474:replace_alu$5131.C[2]
.sym 9442 $abc$24495$auto$alumacc.cc:474:replace_alu$5131.BB[1]
.sym 9445 $auto$alumacc.cc:474:replace_alu$5131.C[3]
.sym 9447 $abc$24495$auto$alumacc.cc:474:replace_alu$5131.BB[2]
.sym 9448 $PACKER_VCC_NET
.sym 9451 $auto$alumacc.cc:474:replace_alu$5131.C[4]
.sym 9454 $abc$24495$auto$alumacc.cc:474:replace_alu$5131.BB[3]
.sym 9457 $nextpnr_ICESTORM_LC_19$I3
.sym 9459 $abc$24495$auto$alumacc.cc:474:replace_alu$5131.BB[4]
.sym 9467 $nextpnr_ICESTORM_LC_19$I3
.sym 9470 $abc$24495$techmap\uut.cpu_I.$procmux$2638_Y[2]_new_
.sym 9471 uut.cpu_I.cpu_state[4]
.sym 9472 $abc$24495$new_n3340_
.sym 9473 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20647
.sym 9476 uut.cpu_I.reg_sh[0]
.sym 9477 uut.cpu_I.reg_sh[1]
.sym 9478 uut.cpu_I.reg_sh[3]
.sym 9479 uut.cpu_I.reg_sh[4]
.sym 9481 clk24_$glb_clk
.sym 9507 uut.cpu_I.reg_sh[4]
.sym 9508 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[23]_new_inv_
.sym 9509 $abc$24495$new_n2253_
.sym 9510 $abc$24495$new_n2226_
.sym 9511 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[20]_new_inv_
.sym 9512 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[23]_new_inv_
.sym 9513 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[20]_new_inv_
.sym 9514 $abc$24495$auto$alumacc.cc:474:replace_alu$5131.BB[1]
.sym 9519 $abc$24495$techmap\uut.cpu_I.$procmux$2638_Y[1]_new_inv_
.sym 9520 uut.cpu_I.pcpi_rs1[19]
.sym 9521 uut.cpu_I.reg_pc[21]
.sym 9523 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[19]
.sym 9527 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 9528 uut.cpu_I.pcpi_rs1[27]
.sym 9535 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19684
.sym 9538 uut.cpu_I.pcpi_rs1[18]
.sym 9540 reset
.sym 9542 uut.cpu_I.pcpi_rs1[16]
.sym 9550 $abc$24495$auto$wreduce.cc:455:run$5053[2]
.sym 9551 $abc$24495$techmap\uut.cpu_I.$procmux$2629_Y[3]_new_inv_
.sym 9554 uut.cpu_I.reg_sh[2]
.sym 9557 uut.cpu_I.reg_sh[1]
.sym 9558 $PACKER_VCC_NET
.sym 9561 $PACKER_VCC_NET
.sym 9562 uut.cpu_I.reg_sh[3]
.sym 9564 uut.cpu_I.reg_sh[4]
.sym 9567 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 9573 uut.cpu_I.reg_sh[0]
.sym 9575 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20647
.sym 9576 $abc$24495$techmap\uut.cpu_I.$procmux$2638_Y[3]_new_inv_
.sym 9579 uut.cpu_I.cpu_state[4]
.sym 9580 $nextpnr_ICESTORM_LC_7$O
.sym 9583 uut.cpu_I.reg_sh[0]
.sym 9586 $auto$alumacc.cc:474:replace_alu$5181.C[2]
.sym 9588 uut.cpu_I.reg_sh[1]
.sym 9589 $PACKER_VCC_NET
.sym 9592 $auto$alumacc.cc:474:replace_alu$5181.C[3]
.sym 9594 $PACKER_VCC_NET
.sym 9595 uut.cpu_I.reg_sh[2]
.sym 9596 $auto$alumacc.cc:474:replace_alu$5181.C[2]
.sym 9598 $auto$alumacc.cc:474:replace_alu$5181.C[4]
.sym 9600 $PACKER_VCC_NET
.sym 9601 uut.cpu_I.reg_sh[3]
.sym 9602 $auto$alumacc.cc:474:replace_alu$5181.C[3]
.sym 9606 $PACKER_VCC_NET
.sym 9607 uut.cpu_I.reg_sh[4]
.sym 9608 $auto$alumacc.cc:474:replace_alu$5181.C[4]
.sym 9611 uut.cpu_I.reg_sh[3]
.sym 9617 uut.cpu_I.cpu_state[4]
.sym 9618 $abc$24495$techmap\uut.cpu_I.$procmux$2629_Y[3]_new_inv_
.sym 9620 $abc$24495$techmap\uut.cpu_I.$procmux$2638_Y[3]_new_inv_
.sym 9625 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 9626 $abc$24495$auto$wreduce.cc:455:run$5053[2]
.sym 9627 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20647
.sym 9628 clk24_$glb_clk
.sym 9654 $abc$24495$new_n2262_
.sym 9655 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[26]_new_inv_
.sym 9656 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[26]_new_inv_
.sym 9657 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[24]_new_inv_
.sym 9658 $abc$24495$new_n2280_
.sym 9660 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[24]_new_inv_
.sym 9668 $PACKER_VCC_NET
.sym 9670 uut.cpu_I.pcpi_rs1[23]
.sym 9673 $PACKER_VCC_NET
.sym 9674 uut.cpu_I.pcpi_rs1[17]
.sym 9676 uut.cpu_I.pcpi_rs1[19]
.sym 9679 $abc$24495$new_n2039_
.sym 9681 uut.cpu_I.pcpi_rs1[21]
.sym 9683 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 9689 uut.cpu_I.pcpi_rs1[25]
.sym 9696 $PACKER_VCC_NET
.sym 9699 $abc$24495$auto$wreduce.cc:455:run$5053[4]
.sym 9701 uut.cpu_I.reg_sh[3]
.sym 9703 uut.cpu_I.reg_sh[4]
.sym 9704 $PACKER_VCC_NET
.sym 9705 $abc$24495$auto$wreduce.cc:455:run$5052[4]
.sym 9706 $abc$24495$auto$wreduce.cc:455:run$5053[3]
.sym 9707 uut.cpu_I.reg_sh[2]
.sym 9709 uut.cpu_I.reg_sh[3]
.sym 9710 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 9713 uut.cpu_I.cpu_state[4]
.sym 9727 $nextpnr_ICESTORM_LC_6$O
.sym 9729 uut.cpu_I.reg_sh[2]
.sym 9733 $auto$alumacc.cc:474:replace_alu$5178.C[4]
.sym 9735 uut.cpu_I.reg_sh[3]
.sym 9736 $PACKER_VCC_NET
.sym 9741 uut.cpu_I.reg_sh[4]
.sym 9742 $PACKER_VCC_NET
.sym 9743 $auto$alumacc.cc:474:replace_alu$5178.C[4]
.sym 9747 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 9748 uut.cpu_I.reg_sh[3]
.sym 9749 $abc$24495$auto$wreduce.cc:455:run$5053[3]
.sym 9758 uut.cpu_I.reg_sh[2]
.sym 9759 uut.cpu_I.cpu_state[4]
.sym 9761 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 9771 $abc$24495$auto$wreduce.cc:455:run$5053[4]
.sym 9772 $abc$24495$auto$wreduce.cc:455:run$5052[4]
.sym 9773 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 9814 $PACKER_VCC_NET
.sym 9820 $abc$24495$new_n2262_
.sym 9831 uut.cpu_I.pcpi_rs1[27]
.sym 9832 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20647
.sym 10106 reset
.sym 10117 $PACKER_GND_NET
.sym 10120 reset
.sym 10276 $PACKER_GND_NET
.sym 10707 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$17310
.sym 10708 reset
.sym 10714 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$17310
.sym 10832 reset_cnt[2]
.sym 10833 reset_cnt[3]
.sym 10834 reset_cnt[4]
.sym 10835 reset_cnt[5]
.sym 10836 reset_cnt[6]
.sym 10837 reset_cnt[7]
.sym 10860 $PACKER_GND_NET
.sym 10875 $abc$24495$auto$rtlil.cc:1969:NotGate$24349
.sym 10879 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$5636[0]_new_inv_
.sym 10882 reset_cnt[1]
.sym 10890 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$5636[1]_new_inv_
.sym 10893 reset_cnt[6]
.sym 10894 reset_cnt[7]
.sym 10897 reset_cnt[2]
.sym 10898 reset_cnt[3]
.sym 10899 reset_cnt[4]
.sym 10900 reset_cnt[5]
.sym 10901 reset_cnt[0]
.sym 10902 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$17312[1]
.sym 10904 reset_cnt[1]
.sym 10905 reset_cnt[0]
.sym 10906 reset_cnt[3]
.sym 10907 reset_cnt[2]
.sym 10922 reset_cnt[7]
.sym 10923 reset_cnt[6]
.sym 10924 reset_cnt[4]
.sym 10925 reset_cnt[5]
.sym 10942 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$17312[1]
.sym 10946 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$5636[0]_new_inv_
.sym 10948 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$5636[1]_new_inv_
.sym 10951 clk24_$glb_clk
.sym 10952 $abc$24495$auto$rtlil.cc:1969:NotGate$24349
.sym 10983 reset_cnt[0]
.sym 11002 $PACKER_VCC_NET
.sym 11033 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$17312[1]
.sym 11036 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17340
.sym 11037 reset_cnt[1]
.sym 11038 $abc$24495$auto$rtlil.cc:1969:NotGate$24349
.sym 11043 pll_lock
.sym 11048 reset_cnt[0]
.sym 11051 pll_lock
.sym 11053 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$17312[1]
.sym 11058 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$17312[1]
.sym 11059 reset_cnt[0]
.sym 11060 pll_lock
.sym 11063 pll_lock
.sym 11069 reset_cnt[1]
.sym 11097 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17340
.sym 11098 clk24_$glb_clk
.sym 11099 $abc$24495$auto$rtlil.cc:1969:NotGate$24349
.sym 11117 pll_lock
.sym 11142 $abc$24495$auto$rtlil.cc:1969:NotGate$24349
.sym 11144 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$17310
.sym 11149 $abc$24495$auto$rtlil.cc:1969:NotGate$24349
.sym 11172 $PACKER_GND_NET
.sym 11181 $PACKER_GND_NET
.sym 11188 $PACKER_GND_NET
.sym 11229 uut.uwbb.sbadri[5]
.sym 11230 uut.uwbb.sbadri[6]
.sym 11233 uut.uwbb.sbadri[3]
.sym 11234 uut.uwbb.sbadri[7]
.sym 11235 uut.uwbb.sbrwi
.sym 11272 uut.uacia.my_rx.in_pipe[6]
.sym 11276 rx$SB_IO_IN
.sym 11278 $abc$24495$new_n2415_
.sym 11279 uut.uacia.my_rx.in_state
.sym 11280 $abc$24495$new_n2411_
.sym 11281 $abc$24495$new_n2412_
.sym 11285 uut.uacia.my_rx.in_pipe[1]
.sym 11287 uut.uacia.my_rx.in_pipe[0]
.sym 11289 uut.uacia.my_rx.in_pipe[7]
.sym 11302 $abc$24495$new_n2414_
.sym 11307 rx$SB_IO_IN
.sym 11310 uut.uacia.my_rx.in_pipe[1]
.sym 11312 uut.uacia.my_rx.in_state
.sym 11313 uut.uacia.my_rx.in_pipe[0]
.sym 11317 uut.uacia.my_rx.in_pipe[6]
.sym 11328 uut.uacia.my_rx.in_pipe[7]
.sym 11329 uut.uacia.my_rx.in_pipe[6]
.sym 11330 $abc$24495$new_n2411_
.sym 11331 $abc$24495$new_n2412_
.sym 11334 $abc$24495$new_n2415_
.sym 11335 $abc$24495$new_n2414_
.sym 11336 uut.uacia.my_rx.in_pipe[6]
.sym 11337 uut.uacia.my_rx.in_pipe[7]
.sym 11342 uut.uacia.my_rx.in_pipe[0]
.sym 11346 uut.uacia.my_rx.in_pipe[1]
.sym 11347 uut.uacia.my_rx.in_pipe[0]
.sym 11348 uut.uacia.my_rx.in_state
.sym 11351 clk24_$glb_clk
.sym 11352 uut.uacia.acia_rst_$glb_sr
.sym 11357 uut.uwbb.uwbm.timeout[0]
.sym 11359 $abc$24495$techmap\uut.uwbb.uwbm.$procmux$4661_Y_new_
.sym 11361 $abc$24495$techmap\uut.uwbb.uwbm.$sub$wb_master.v:68$88_Y[0]
.sym 11362 uut.uwbb.uwbm.timeout[3]
.sym 11363 uut.uwbb.uwbm.timeout[2]
.sym 11364 $abc$24495$techmap\uut.uwbb.uwbm.$eq$wb_master.v:57$82_Y_new_
.sym 11368 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20134
.sym 11373 uut.ram_do[21]
.sym 11374 uut.ram_do[20]
.sym 11375 uut.mem_wdata[1]
.sym 11380 uut.mem_wdata[30]
.sym 11386 uut.ram_sel
.sym 11400 uut.mem_wstrb[0]
.sym 11406 uut.uacia.acia_rst
.sym 11407 uut.mem_addr[9]
.sym 11408 $abc$24495$techmap\uut.uwbb.uwbm.$procmux$4661_Y_new_
.sym 11420 uut.uacia.my_rx.in_state
.sym 11436 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$15952
.sym 11437 uut.uacia.acia_rst
.sym 11446 $abc$24495$techmap\uut.uacia.my_rx.$procmux$1819_Y
.sym 11447 $abc$24495$new_n2413_
.sym 11470 $abc$24495$techmap\uut.uacia.my_rx.$procmux$1819_Y
.sym 11473 $abc$24495$techmap\uut.uacia.my_rx.$procmux$1819_Y
.sym 11474 $abc$24495$new_n2413_
.sym 11475 uut.uacia.acia_rst
.sym 11513 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$15952
.sym 11514 clk24_$glb_clk
.sym 11515 uut.uacia.acia_rst_$glb_sr
.sym 11518 $abc$24495$techmap\uut.uwbb.uwbm.$sub$wb_master.v:68$88_Y[2]
.sym 11519 $abc$24495$techmap\uut.uwbb.uwbm.$sub$wb_master.v:68$88_Y[3]
.sym 11520 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$23173
.sym 11521 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$23197
.sym 11522 uut.uwbb.uwbm.timeout[1]
.sym 11523 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$22792
.sym 11526 uut.mem_addr[14]
.sym 11528 uut.uacia.my_rx.in_state
.sym 11530 reset
.sym 11531 uut.mem_wdata[10]
.sym 11532 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$15952
.sym 11533 uut.mem_addr[8]
.sym 11535 uut.mem_wdata[13]
.sym 11536 uut.mem_addr[3]
.sym 11538 uut.uacia.acia_rst
.sym 11539 uut.mem_addr[3]
.sym 11542 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16647
.sym 11549 reset
.sym 11550 uut.mem_wdata[2]
.sym 11559 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$22415
.sym 11564 uut.uacia.counter_divide_select[0]
.sym 11567 uut.uacia.counter_divide_select[1]
.sym 11568 uut.mem_wdata[1]
.sym 11575 uut.mem_wdata[0]
.sym 11588 reset
.sym 11604 uut.mem_wdata[1]
.sym 11608 uut.uacia.counter_divide_select[1]
.sym 11610 uut.uacia.counter_divide_select[0]
.sym 11611 reset
.sym 11635 uut.mem_wdata[0]
.sym 11636 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$22415
.sym 11637 clk24_$glb_clk
.sym 11638 reset_$glb_sr
.sym 11639 uut.uacia.my_rx.rx_sr[1]
.sym 11640 uut.uacia.my_rx.rx_sr[0]
.sym 11641 uut.uacia.my_rx.rx_sr[5]
.sym 11642 uut.uacia.my_rx.rx_sr[4]
.sym 11645 uut.uacia.my_rx.rx_sr[3]
.sym 11646 uut.uacia.my_rx.rx_sr[2]
.sym 11649 uut.cpu_I.cpu_state[4]
.sym 11651 uut.ram_do[4]
.sym 11652 uut.ram_do[1]
.sym 11654 $PACKER_VCC_NET
.sym 11655 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$22415
.sym 11656 uut.mem_wdata[1]
.sym 11657 uut.ser_do[7]
.sym 11659 uut.uacia.acia_rst
.sym 11661 uut.uacia.rx_dat[3]
.sym 11666 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16342
.sym 11668 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15982
.sym 11681 uut.uacia.my_rx.rx_sr[8]
.sym 11685 uut.uacia.my_rx.rx_sr[7]
.sym 11691 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15115
.sym 11694 uut.uacia.my_rx.rx_sr[6]
.sym 11697 uut.uacia.my_rx.in_state
.sym 11698 uut.uacia.my_rx.rx_sr[5]
.sym 11702 uut.uacia.my_rx.rx_sr[3]
.sym 11703 uut.uacia.my_rx.rx_sr[2]
.sym 11704 uut.uacia.my_rx.rx_sr[1]
.sym 11705 uut.uacia.my_rx.rx_sr[0]
.sym 11714 uut.uacia.my_rx.rx_sr[7]
.sym 11719 uut.uacia.my_rx.rx_sr[8]
.sym 11725 uut.uacia.my_rx.rx_sr[3]
.sym 11731 uut.uacia.my_rx.rx_sr[6]
.sym 11737 uut.uacia.my_rx.rx_sr[0]
.sym 11740 uut.uacia.my_rx.in_state
.sym 11745 uut.uacia.my_rx.rx_sr[2]
.sym 11750 uut.uacia.my_rx.rx_sr[1]
.sym 11758 uut.uacia.my_rx.rx_sr[5]
.sym 11759 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15115
.sym 11760 clk24_$glb_clk
.sym 11762 gpio_o[5]
.sym 11764 led_r$SB_IO_OUT
.sym 11765 led_b$SB_IO_OUT
.sym 11767 lcd_bl$SB_IO_OUT
.sym 11769 gpio_o[7]
.sym 11770 uut.cpu_I.instr_jal
.sym 11771 $PACKER_VCC_NET
.sym 11772 $PACKER_VCC_NET
.sym 11774 uut.ram_do[14]
.sym 11775 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 11776 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$22460
.sym 11777 uut.uacia.my_rx.rx_sr[4]
.sym 11780 uut.cpu_I.instr_jal
.sym 11784 uut.cpu_I.instr_lui
.sym 11786 uut.cpu_I.mem_do_wdata
.sym 11787 $PACKER_GND_NET
.sym 11788 uut.uacia.rx_err
.sym 11789 uut.mem_addr[7]
.sym 11790 uut.mem_addr[9]
.sym 11791 uut.cpu_I.mem_rdata_q[13]
.sym 11792 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431
.sym 11794 $abc$24495$techmap\uut.uwbb.uwbm.$procmux$4661_Y_new_
.sym 11796 uut.mem_wstrb[0]
.sym 11797 uut.uacia.rx_dat[4]
.sym 11804 uut.uacia.my_rx.rx_busy
.sym 11806 uut.uacia.my_rx.in_state
.sym 11809 uut.uacia.acia_rst
.sym 11810 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15076[1]_new_
.sym 11812 uut.uacia.my_rx.rx_busy
.sym 11814 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16647
.sym 11815 $abc$24495$techmap\uut.uacia.my_rx.$procmux$1779_Y
.sym 11818 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15076[1]_new_
.sym 11828 $abc$24495$new_n2422_
.sym 11834 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15090[1]_new_
.sym 11836 uut.uacia.acia_rst
.sym 11838 uut.uacia.my_rx.rx_busy
.sym 11839 uut.uacia.my_rx.in_state
.sym 11842 $abc$24495$techmap\uut.uacia.my_rx.$procmux$1779_Y
.sym 11843 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15090[1]_new_
.sym 11845 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15076[1]_new_
.sym 11848 $abc$24495$new_n2422_
.sym 11849 uut.uacia.my_rx.rx_busy
.sym 11850 uut.uacia.acia_rst
.sym 11868 $abc$24495$techmap\uut.uacia.my_rx.$procmux$1779_Y
.sym 11872 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15090[1]_new_
.sym 11873 uut.uacia.my_rx.rx_busy
.sym 11874 uut.uacia.acia_rst
.sym 11875 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15076[1]_new_
.sym 11878 uut.uacia.my_rx.rx_busy
.sym 11879 uut.uacia.acia_rst
.sym 11881 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15090[1]_new_
.sym 11882 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16647
.sym 11883 clk24_$glb_clk
.sym 11884 uut.uacia.acia_rst_$glb_sr
.sym 11886 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$22544
.sym 11887 uut.uwbb.sbstbi
.sym 11897 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15982
.sym 11898 uut.mem_wdata[1]
.sym 11899 uut.uacia.rx_err
.sym 11903 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16696
.sym 11904 uut.mem_wdata[0]
.sym 11913 uut.cpu_I.instr_lui
.sym 11915 $abc$24495$new_n2346_
.sym 11917 $abc$24495$techmap\uut.uacia.$and$acia.v:105$989_Y_new_
.sym 11919 uut.cpu_I.is_alu_reg_reg
.sym 11932 uut.uacia.my_rx.in_state
.sym 11933 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15090[1]_new_
.sym 11935 uut.uacia.my_rx.rx_busy
.sym 11949 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15076[1]_new_
.sym 11965 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15076[1]_new_
.sym 11966 uut.uacia.my_rx.rx_busy
.sym 11967 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15090[1]_new_
.sym 11968 uut.uacia.my_rx.in_state
.sym 12006 clk24_$glb_clk
.sym 12007 uut.uacia.acia_rst_$glb_sr
.sym 12008 $abc$24495$techmap\uut.cpu_I.$logic_and$picorv32.v:375$1088_Y_new_
.sym 12009 $abc$24495$new_n2346_
.sym 12010 uut.uacia.rxf
.sym 12011 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20486
.sym 12012 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:375$1087_Y_new_inv_
.sym 12013 $abc$24495$new_n2351_
.sym 12014 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20577
.sym 12015 $abc$24495$techmap\uut.cpu_I.$2\set_mem_do_rdata[0:0]
.sym 12020 reset
.sym 12021 uut.cpu_I.instr_auipc
.sym 12022 uut.cpu_I.cpu_state[4]
.sym 12023 uut.cpu_I.mem_rdata_q[13]
.sym 12026 $abc$24495$techmap\uut.cpu_I.$procmux$3779_CMP_new_inv_
.sym 12027 uut.cpu_I.mem_rdata_q[12]
.sym 12029 uut.cpu_I.cpu_state[1]
.sym 12031 uut.cpu_I.mem_rdata_latched[23]
.sym 12032 uut.cpu_I.mem_rdata_q[12]
.sym 12035 uut.cpu_I.mem_do_rinst
.sym 12037 uut.cpu_I.is_sb_sh_sw
.sym 12040 $abc$24495$new_n2479_
.sym 12041 reset
.sym 12042 uut.cpu_I.cpu_state[6]
.sym 12043 $PACKER_GND_NET
.sym 12049 uut.cpu_I.cpu_state[6]
.sym 12050 uut.uacia.my_rx.rx_busy
.sym 12053 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 12059 uut.cpu_I.mem_rdata_q[14]
.sym 12061 uut.cpu_I.mem_rdata_q[13]
.sym 12067 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16696
.sym 12071 uut.cpu_I.mem_rdata_q[12]
.sym 12075 reset
.sym 12079 uut.cpu_I.cpu_state[5]
.sym 12080 uut.cpu_I.cpu_state[1]
.sym 12082 uut.cpu_I.cpu_state[6]
.sym 12083 uut.cpu_I.cpu_state[5]
.sym 12084 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 12088 uut.uacia.my_rx.rx_busy
.sym 12100 reset
.sym 12101 uut.cpu_I.cpu_state[1]
.sym 12106 uut.cpu_I.mem_rdata_q[12]
.sym 12107 uut.cpu_I.mem_rdata_q[14]
.sym 12109 uut.cpu_I.mem_rdata_q[13]
.sym 12128 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16696
.sym 12129 clk24_$glb_clk
.sym 12130 uut.uacia.acia_rst_$glb_sr
.sym 12131 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20497[3]
.sym 12132 $abc$24495$new_n2007_
.sym 12133 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20521
.sym 12134 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20368
.sym 12135 uut.cpu_I.mem_do_rdata
.sym 12136 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 12137 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 12138 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20479[0]
.sym 12140 uut.cpu_I.mem_rdata_q[14]
.sym 12145 uut.cpu_I.mem_rdata_q[14]
.sym 12146 uut.cpu_I.mem_state[0]
.sym 12148 uut.cpu_I.mem_rdata_q[14]
.sym 12150 $abc$24495$techmap\uut.cpu_I.$logic_and$picorv32.v:375$1088_Y_new_
.sym 12151 uut.cpu_I.instr_sw
.sym 12152 $abc$24495$new_n2346_
.sym 12153 $abc$24495$auto$simplemap.cc:168:logic_reduce$9459_new_inv_
.sym 12156 uut.cpu_I.mem_do_rdata
.sym 12157 uut.cpu_I.cpu_state[1]
.sym 12158 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 12159 $abc$24495$new_n1946_
.sym 12160 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 12163 uut.cpu_I.instr_sub
.sym 12165 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8704[3]_new_inv_
.sym 12166 uut.cpu_I.is_lb_lh_lw_lbu_lhu
.sym 12173 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 12174 uut.cpu_I.instr_jal
.sym 12175 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431
.sym 12176 $abc$24495$auto$simplemap.cc:168:logic_reduce$9459_new_inv_
.sym 12178 uut.cpu_I.cpu_state[2]
.sym 12180 $abc$24495$new_n2479_
.sym 12181 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 12183 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1059$1319_Y_new_
.sym 12188 uut.cpu_I.cpu_state[0]
.sym 12190 uut.cpu_I.cpu_state[4]
.sym 12191 uut.cpu_I.is_alu_reg_reg
.sym 12192 uut.cpu_I.mem_rdata_q[12]
.sym 12193 uut.cpu_I.mem_rdata_q[13]
.sym 12194 uut.cpu_I.mem_rdata_q[14]
.sym 12198 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$20504[0]_new_inv_
.sym 12199 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20134
.sym 12200 uut.cpu_I.decoder_trigger
.sym 12202 uut.cpu_I.mem_rdata_q[14]
.sym 12205 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1059$1319_Y_new_
.sym 12207 $abc$24495$auto$simplemap.cc:168:logic_reduce$9459_new_inv_
.sym 12208 uut.cpu_I.is_alu_reg_reg
.sym 12211 uut.cpu_I.decoder_trigger
.sym 12212 uut.cpu_I.instr_jal
.sym 12217 uut.cpu_I.cpu_state[4]
.sym 12218 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431
.sym 12219 uut.cpu_I.cpu_state[2]
.sym 12223 uut.cpu_I.mem_rdata_q[13]
.sym 12224 uut.cpu_I.mem_rdata_q[14]
.sym 12225 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 12226 uut.cpu_I.mem_rdata_q[12]
.sym 12229 uut.cpu_I.mem_rdata_q[12]
.sym 12230 uut.cpu_I.mem_rdata_q[14]
.sym 12231 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 12232 uut.cpu_I.mem_rdata_q[13]
.sym 12235 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 12236 uut.cpu_I.mem_rdata_q[14]
.sym 12237 uut.cpu_I.mem_rdata_q[13]
.sym 12238 uut.cpu_I.mem_rdata_q[12]
.sym 12241 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 12242 uut.cpu_I.mem_rdata_q[13]
.sym 12243 uut.cpu_I.mem_rdata_q[12]
.sym 12244 uut.cpu_I.mem_rdata_q[14]
.sym 12247 $abc$24495$new_n2479_
.sym 12248 uut.cpu_I.cpu_state[0]
.sym 12249 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$20504[0]_new_inv_
.sym 12251 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20134
.sym 12252 clk24_$glb_clk
.sym 12253 reset_$glb_sr
.sym 12254 $abc$24495$new_n1946_
.sym 12255 $abc$24495$techmap\uut.cpu_I.$0\is_lui_auipc_jal[0:0]
.sym 12256 uut.cpu_I.decoded_rs1[1]
.sym 12257 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8704[3]_new_inv_
.sym 12258 uut.cpu_I.decoder_trigger
.sym 12259 uut.cpu_I.decoded_rs2[0]
.sym 12260 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 12261 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 12263 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 12266 uut.cpu_I.instr_sub
.sym 12267 uut.mem_valid
.sym 12269 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431
.sym 12270 uut.cpu_I.is_alu_reg_imm
.sym 12272 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 12274 uut.cpu_I.instr_bgeu
.sym 12278 uut.cpu_I.trap
.sym 12279 $PACKER_GND_NET
.sym 12280 uut.cpu_I.cpu_state[6]
.sym 12281 uut.mem_addr[9]
.sym 12282 uut.cpu_I.cpu_state[2]
.sym 12284 uut.cpu_I.cpu_state[5]
.sym 12285 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 12286 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 12287 $abc$24495$new_n1946_
.sym 12288 uut.cpu_I.mem_rdata_q[13]
.sym 12289 uut.cpu_I.mem_do_wdata
.sym 12296 $abc$24495$techmap\uut.cpu_I.$procmux$3144_Y_new_inv_
.sym 12297 $abc$24495$new_n2505_
.sym 12298 uut.cpu_I.decoder_pseudo_trigger_q
.sym 12299 uut.cpu_I.cpu_state[3]
.sym 12300 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 12304 uut.cpu_I.cpu_state[1]
.sym 12307 $abc$24495$new_n2513_
.sym 12308 $abc$24495$new_n2512_
.sym 12310 uut.cpu_I.cpu_state[5]
.sym 12312 uut.cpu_I.decoder_trigger_q
.sym 12313 $abc$24495$auto$fsm_map.cc:74:implement_pattern_cache$5219_new_
.sym 12314 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8704[3]_new_inv_
.sym 12315 $abc$24495$new_n2506_
.sym 12316 uut.cpu_I.cpu_state[6]
.sym 12317 uut.cpu_I.decoder_pseudo_trigger
.sym 12318 $abc$24495$new_n2594_
.sym 12320 uut.cpu_I.instr_ecall_ebreak
.sym 12323 uut.cpu_I.decoder_trigger
.sym 12326 uut.cpu_I.is_lb_lh_lw_lbu_lhu
.sym 12329 uut.cpu_I.decoder_pseudo_trigger_q
.sym 12330 uut.cpu_I.instr_ecall_ebreak
.sym 12331 uut.cpu_I.decoder_trigger_q
.sym 12336 uut.cpu_I.decoder_trigger
.sym 12340 uut.cpu_I.cpu_state[3]
.sym 12341 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 12342 $abc$24495$new_n2506_
.sym 12343 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8704[3]_new_inv_
.sym 12349 uut.cpu_I.decoder_pseudo_trigger
.sym 12352 $abc$24495$new_n2505_
.sym 12354 $abc$24495$auto$fsm_map.cc:74:implement_pattern_cache$5219_new_
.sym 12358 $abc$24495$new_n2513_
.sym 12359 uut.cpu_I.is_lb_lh_lw_lbu_lhu
.sym 12360 uut.cpu_I.cpu_state[6]
.sym 12361 $abc$24495$new_n2512_
.sym 12364 $abc$24495$auto$fsm_map.cc:74:implement_pattern_cache$5219_new_
.sym 12365 $abc$24495$techmap\uut.cpu_I.$procmux$3144_Y_new_inv_
.sym 12366 uut.cpu_I.cpu_state[1]
.sym 12370 $abc$24495$new_n2594_
.sym 12371 uut.cpu_I.cpu_state[5]
.sym 12372 $abc$24495$new_n2513_
.sym 12373 $abc$24495$new_n2512_
.sym 12375 clk24_$glb_clk
.sym 12377 uut.cpu_I.decoded_rs2[3]
.sym 12378 uut.cpu_I.decoded_rs1[4]
.sym 12379 $abc$24495$new_n2035_
.sym 12380 $abc$24495$new_n2036_
.sym 12381 uut.cpu_I.decoded_rs1[0]
.sym 12382 uut.cpu_I.decoded_rs1[3]
.sym 12383 $abc$24495$new_n2360_
.sym 12384 uut.cpu_I.decoded_rs1[2]
.sym 12389 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 12390 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 12391 uut.cpu_I.cpu_state[6]
.sym 12392 uut.cpu_I.latched_rd[4]
.sym 12393 $abc$24495$new_n3332_
.sym 12396 uut.cpu_I.instr_auipc
.sym 12397 uut.cpu_I.is_slti_blt_slt
.sym 12399 uut.cpu_I.cpu_state[3]
.sym 12401 uut.cpu_I.instr_lui
.sym 12402 uut.cpu_I.mem_rdata_q[14]
.sym 12403 uut.cpu_I.cpu_state[4]
.sym 12405 uut.cpu_I.decoder_trigger
.sym 12406 uut.cpu_I.cpu_state[3]
.sym 12407 uut.cpu_I.is_alu_reg_reg
.sym 12408 uut.cpu_I.cpu_state[6]
.sym 12409 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 12410 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20134
.sym 12411 $abc$24495$new_n2058_
.sym 12412 uut.cpu_I.cpu_state[5]
.sym 12418 uut.cpu_I.instr_bltu
.sym 12419 $abc$24495$new_n2598_
.sym 12420 $abc$24495$auto$fsm_map.cc:74:implement_pattern_cache$5219_new_
.sym 12422 uut.cpu_I.cpu_state[3]
.sym 12423 uut.cpu_I.cpu_state[6]
.sym 12425 uut.cpu_I.cpu_state[5]
.sym 12426 $abc$24495$auto$fsm_map.cc:74:implement_pattern_cache$5223_new_
.sym 12427 $abc$24495$techmap\uut.cpu_I.$0\is_lui_auipc_jal[0:0]
.sym 12428 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 12429 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8704[3]_new_inv_
.sym 12430 reset
.sym 12438 uut.cpu_I.cpu_state[0]
.sym 12440 $abc$24495$new_n2597_
.sym 12441 uut.cpu_I.instr_sltu
.sym 12442 uut.cpu_I.instr_slti
.sym 12443 uut.cpu_I.instr_slt
.sym 12445 $abc$24495$techmap\uut.cpu_I.$procmux$2450_Y
.sym 12446 $abc$24495$new_n2601_
.sym 12447 uut.cpu_I.instr_sltiu
.sym 12448 uut.cpu_I.instr_blt
.sym 12449 uut.cpu_I.mem_do_prefetch
.sym 12451 uut.cpu_I.instr_sltiu
.sym 12453 uut.cpu_I.instr_bltu
.sym 12454 uut.cpu_I.instr_sltu
.sym 12457 $abc$24495$new_n2598_
.sym 12458 $abc$24495$new_n2597_
.sym 12459 $abc$24495$auto$fsm_map.cc:74:implement_pattern_cache$5223_new_
.sym 12460 $abc$24495$techmap\uut.cpu_I.$procmux$2450_Y
.sym 12463 uut.cpu_I.instr_slt
.sym 12464 uut.cpu_I.instr_blt
.sym 12466 uut.cpu_I.instr_slti
.sym 12469 uut.cpu_I.cpu_state[6]
.sym 12470 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8704[3]_new_inv_
.sym 12471 uut.cpu_I.cpu_state[5]
.sym 12472 uut.cpu_I.mem_do_prefetch
.sym 12475 uut.cpu_I.cpu_state[0]
.sym 12476 $abc$24495$auto$fsm_map.cc:74:implement_pattern_cache$5223_new_
.sym 12478 reset
.sym 12481 $abc$24495$new_n2601_
.sym 12484 $abc$24495$auto$fsm_map.cc:74:implement_pattern_cache$5219_new_
.sym 12487 uut.cpu_I.cpu_state[3]
.sym 12489 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8704[3]_new_inv_
.sym 12490 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 12494 $abc$24495$techmap\uut.cpu_I.$0\is_lui_auipc_jal[0:0]
.sym 12498 clk24_$glb_clk
.sym 12500 $abc$24495$new_n2089_
.sym 12501 $abc$24495$techmap\uut.cpu_I.$2\set_mem_do_wdata[0:0]
.sym 12502 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20477
.sym 12503 $abc$24495$new_n2058_
.sym 12504 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 12505 uut.cpu_I.mem_do_wdata
.sym 12506 $abc$24495$new_n2472_
.sym 12507 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[5]_new_
.sym 12512 uut.cpu_I.is_sltiu_bltu_sltu
.sym 12513 uut.cpu_I.instr_auipc
.sym 12514 uut.cpu_I.cpu_state[4]
.sym 12516 uut.cpu_I.cpu_state[1]
.sym 12518 reset
.sym 12521 $abc$24495$new_n1966_
.sym 12522 uut.cpu_I.latched_rd[0]
.sym 12523 uut.cpu_I.cpu_state[5]
.sym 12524 uut.cpu_I.is_compare
.sym 12525 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 12529 uut.cpu_I.reg_pc[2]
.sym 12530 uut.cpu_I.cpu_state[6]
.sym 12531 uut.cpu_I.mem_rdata_q[12]
.sym 12532 $abc$24495$new_n2360_
.sym 12533 reset
.sym 12534 $abc$24495$new_n2711_
.sym 12535 $PACKER_GND_NET
.sym 12542 uut.cpu_I.instr_slt
.sym 12544 $abc$24495$techmap\uut.cpu_I.$procmux$2450_Y
.sym 12548 uut.cpu_I.is_lui_auipc_jal
.sym 12549 uut.cpu_I.instr_slti
.sym 12552 uut.cpu_I.decoder_pseudo_trigger
.sym 12553 uut.cpu_I.cpu_state[0]
.sym 12554 uut.cpu_I.instr_sltiu
.sym 12555 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1057$1311_Y_new_
.sym 12556 uut.cpu_I.instr_sltu
.sym 12558 reset
.sym 12565 uut.cpu_I.decoder_trigger
.sym 12567 uut.cpu_I.is_alu_reg_reg
.sym 12571 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19684
.sym 12572 uut.cpu_I.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 12575 uut.cpu_I.cpu_state[0]
.sym 12580 uut.cpu_I.is_alu_reg_reg
.sym 12582 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1057$1311_Y_new_
.sym 12587 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19684
.sym 12589 reset
.sym 12592 $abc$24495$techmap\uut.cpu_I.$procmux$2450_Y
.sym 12598 uut.cpu_I.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 12601 uut.cpu_I.is_lui_auipc_jal
.sym 12612 uut.cpu_I.decoder_pseudo_trigger
.sym 12613 uut.cpu_I.decoder_trigger
.sym 12616 uut.cpu_I.instr_slt
.sym 12617 uut.cpu_I.instr_sltiu
.sym 12618 uut.cpu_I.instr_slti
.sym 12619 uut.cpu_I.instr_sltu
.sym 12621 clk24_$glb_clk
.sym 12622 reset_$glb_sr
.sym 12623 uut.cpu_I.pcpi_rs1[5]
.sym 12624 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[8]_new_
.sym 12625 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[0]_new_
.sym 12626 $abc$24495$new_n2083_
.sym 12627 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[0]_new_
.sym 12628 uut.cpu_I.pcpi_rs1[0]
.sym 12629 uut.cpu_I.pcpi_rs1[8]
.sym 12630 $abc$24495$new_n3670_
.sym 12631 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[4]
.sym 12632 uut.cpu_I.decoded_imm[1]
.sym 12636 uut.cpu_I.decoded_imm[15]
.sym 12637 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 12638 $abc$24495$new_n2058_
.sym 12639 uut.cpu_I.cpu_state[6]
.sym 12640 uut.cpu_I.pcpi_rs1[4]
.sym 12644 uut.cpu_I.cpu_state[1]
.sym 12645 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 12648 uut.cpu_I.mem_do_rdata
.sym 12649 $abc$24495$new_n2058_
.sym 12651 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 12652 uut.cpu_I.pcpi_rs1[8]
.sym 12653 uut.cpu_I.cpu_state[4]
.sym 12655 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[2]
.sym 12656 uut.cpu_I.pcpi_rs1[5]
.sym 12657 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8704[3]_new_inv_
.sym 12658 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9671_new_inv_
.sym 12666 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20134
.sym 12669 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 12671 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 12672 uut.cpu_I.mem_rdata_q[14]
.sym 12673 uut.cpu_I.pcpi_rs1[12]
.sym 12674 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1059$1319_Y_new_
.sym 12676 uut.cpu_I.pcpi_rs1[7]
.sym 12677 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 12678 $abc$24495$new_n2039_
.sym 12679 uut.cpu_I.is_alu_reg_reg
.sym 12680 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[5]_new_inv_
.sym 12683 uut.cpu_I.pcpi_rs1[6]
.sym 12684 uut.cpu_I.pcpi_rs1[9]
.sym 12685 $abc$24495$new_n3668_
.sym 12689 $abc$24495$techmap\uut.cpu_I.$logic_and$picorv32.v:1091$1416_Y_new_
.sym 12690 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[5]_new_inv_
.sym 12691 uut.cpu_I.mem_rdata_q[12]
.sym 12692 uut.cpu_I.pcpi_rs1[1]
.sym 12693 uut.cpu_I.mem_rdata_q[13]
.sym 12694 uut.cpu_I.pcpi_rs1[4]
.sym 12695 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 12698 uut.cpu_I.pcpi_rs1[6]
.sym 12699 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 12700 uut.cpu_I.pcpi_rs1[4]
.sym 12703 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1059$1319_Y_new_
.sym 12704 uut.cpu_I.mem_rdata_q[12]
.sym 12705 uut.cpu_I.mem_rdata_q[14]
.sym 12706 uut.cpu_I.mem_rdata_q[13]
.sym 12710 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 12711 uut.cpu_I.pcpi_rs1[9]
.sym 12712 uut.cpu_I.pcpi_rs1[1]
.sym 12715 uut.cpu_I.pcpi_rs1[4]
.sym 12716 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 12717 $abc$24495$new_n3668_
.sym 12718 uut.cpu_I.pcpi_rs1[12]
.sym 12721 $abc$24495$techmap\uut.cpu_I.$logic_and$picorv32.v:1091$1416_Y_new_
.sym 12723 uut.cpu_I.is_alu_reg_reg
.sym 12727 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 12728 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 12729 uut.cpu_I.pcpi_rs1[7]
.sym 12730 uut.cpu_I.pcpi_rs1[9]
.sym 12733 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[5]_new_inv_
.sym 12734 $abc$24495$new_n2039_
.sym 12735 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 12736 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[5]_new_inv_
.sym 12739 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 12740 uut.cpu_I.mem_rdata_q[13]
.sym 12741 uut.cpu_I.mem_rdata_q[14]
.sym 12742 uut.cpu_I.mem_rdata_q[12]
.sym 12743 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20134
.sym 12744 clk24_$glb_clk
.sym 12745 reset_$glb_sr
.sym 12746 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 12747 $abc$24495$new_n3674_
.sym 12748 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[5]_new_
.sym 12749 uut.cpu_I.pcpi_rs1[6]
.sym 12750 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[13]_new_
.sym 12751 uut.cpu_I.pcpi_rs1[2]
.sym 12752 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[13]_new_
.sym 12753 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[5]_new_
.sym 12754 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[4]
.sym 12758 uut.cpu_I.is_alu_reg_imm
.sym 12759 $abc$24495$new_n2118_
.sym 12760 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1059$1319_Y_new_
.sym 12761 uut.cpu_I.pcpi_rs1[4]
.sym 12763 $abc$24495$uut.cpu_I.cpuregs_rs2[5]_new_
.sym 12764 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 12765 uut.cpu_I.pcpi_rs1[5]
.sym 12766 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1057$1311_Y_new_
.sym 12768 uut.cpu_I.instr_sra
.sym 12770 uut.cpu_I.pcpi_rs1[9]
.sym 12771 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 12772 uut.cpu_I.cpu_state[6]
.sym 12775 $PACKER_GND_NET
.sym 12776 uut.cpu_I.cpu_state[5]
.sym 12777 uut.cpu_I.cpu_state[6]
.sym 12778 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 12779 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 12780 uut.cpu_I.pcpi_rs1[15]
.sym 12781 uut.cpu_I.cpu_state[5]
.sym 12788 uut.cpu_I.pcpi_rs1[10]
.sym 12789 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 12790 uut.cpu_I.reg_pc[9]
.sym 12791 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19684
.sym 12793 $abc$24495$new_n3664_
.sym 12794 uut.cpu_I.cpu_state[4]
.sym 12798 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 12799 $abc$24495$new_n2122_
.sym 12801 uut.cpu_I.pcpi_rs1[8]
.sym 12802 uut.cpu_I.cpu_state[6]
.sym 12803 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[8]
.sym 12804 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 12805 $abc$24495$new_n2121_
.sym 12806 uut.cpu_I.pcpi_rs1[15]
.sym 12807 $abc$24495$new_n2125_
.sym 12808 uut.cpu_I.pcpi_rs1[2]
.sym 12809 $abc$24495$new_n2058_
.sym 12811 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 12813 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 12814 uut.cpu_I.cpu_state[5]
.sym 12815 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[2]
.sym 12816 uut.cpu_I.pcpi_rs1[2]
.sym 12817 uut.cpu_I.pcpi_rs1[9]
.sym 12818 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9671_new_inv_
.sym 12820 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19684
.sym 12822 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9671_new_inv_
.sym 12823 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 12826 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[2]
.sym 12827 uut.cpu_I.pcpi_rs1[2]
.sym 12828 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 12829 uut.cpu_I.cpu_state[6]
.sym 12832 $abc$24495$new_n2125_
.sym 12833 $abc$24495$new_n2122_
.sym 12834 $abc$24495$new_n2058_
.sym 12835 uut.cpu_I.reg_pc[9]
.sym 12838 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[2]
.sym 12839 uut.cpu_I.pcpi_rs1[2]
.sym 12840 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 12841 uut.cpu_I.cpu_state[5]
.sym 12844 $abc$24495$new_n3664_
.sym 12845 uut.cpu_I.pcpi_rs1[10]
.sym 12846 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 12847 uut.cpu_I.pcpi_rs1[2]
.sym 12850 uut.cpu_I.cpu_state[4]
.sym 12852 uut.cpu_I.pcpi_rs1[15]
.sym 12856 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[8]
.sym 12857 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 12858 uut.cpu_I.cpu_state[5]
.sym 12859 uut.cpu_I.pcpi_rs1[8]
.sym 12862 uut.cpu_I.cpu_state[4]
.sym 12863 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 12864 uut.cpu_I.pcpi_rs1[9]
.sym 12865 $abc$24495$new_n2121_
.sym 12867 clk24_$glb_clk
.sym 12868 reset_$glb_sr
.sym 12869 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[3]_new_
.sym 12870 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11413[1]_new_inv_
.sym 12871 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 12872 uut.cpu_I.pcpi_rs1[15]
.sym 12873 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[9]_new_
.sym 12874 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[9]_new_
.sym 12875 uut.cpu_I.pcpi_rs1[9]
.sym 12876 uut.cpu_I.pcpi_rs1[13]
.sym 12878 uut.cpu_I.pcpi_rs1[2]
.sym 12881 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 12882 $abc$24495$new_n2162_
.sym 12883 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[15]_new_
.sym 12884 uut.cpu_I.pcpi_rs1[6]
.sym 12885 $abc$24495$auto$memory_bram.cc:837:replace_cell$5320[15]
.sym 12886 uut.cpu_I.reg_pc[9]
.sym 12887 uut.cpu_I.pcpi_rs1[7]
.sym 12888 $abc$24495$new_n2181_
.sym 12890 uut.cpu_I.cpu_state[4]
.sym 12891 $abc$24495$new_n2039_
.sym 12893 uut.cpu_I.cpu_state[5]
.sym 12894 $abc$24495$uut.cpu_I.cpuregs_rs2[3]_new_
.sym 12895 uut.cpu_I.cpu_state[4]
.sym 12896 uut.cpu_I.cpu_state[6]
.sym 12898 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[5]
.sym 12899 $abc$24495$new_n2058_
.sym 12900 uut.cpu_I.cpu_state[5]
.sym 12901 uut.cpu_I.mem_rdata_q[14]
.sym 12902 uut.cpu_I.decoder_trigger
.sym 12903 uut.cpu_I.pcpi_rs1[10]
.sym 12904 uut.cpu_I.is_slli_srli_srai
.sym 12910 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 12912 $abc$24495$new_n2074_
.sym 12913 uut.cpu_I.reg_pc[4]
.sym 12914 $abc$24495$new_n2076_
.sym 12915 $abc$24495$new_n2061_
.sym 12917 uut.cpu_I.pcpi_rs1[4]
.sym 12918 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[4]
.sym 12919 uut.cpu_I.pcpi_rs1[10]
.sym 12920 $abc$24495$new_n2077_
.sym 12921 $abc$24495$new_n2058_
.sym 12923 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11428[1]_new_inv_
.sym 12924 uut.cpu_I.cpu_state[5]
.sym 12925 uut.cpu_I.cpu_state[6]
.sym 12926 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[4]_new_
.sym 12927 uut.cpu_I.pcpi_rs1[10]
.sym 12928 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 12929 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[10]_new_
.sym 12930 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 12931 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[2]_new_inv_
.sym 12933 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[10]
.sym 12935 uut.cpu_I.reg_pc[2]
.sym 12936 $abc$24495$new_n2075_
.sym 12938 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[4]_new_
.sym 12939 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[10]_new_
.sym 12941 uut.cpu_I.pcpi_rs1[4]
.sym 12943 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 12944 uut.cpu_I.pcpi_rs1[4]
.sym 12945 uut.cpu_I.cpu_state[6]
.sym 12946 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[4]
.sym 12950 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[10]_new_
.sym 12951 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[10]_new_
.sym 12952 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11428[1]_new_inv_
.sym 12955 $abc$24495$new_n2076_
.sym 12956 uut.cpu_I.reg_pc[4]
.sym 12957 $abc$24495$new_n2058_
.sym 12958 $abc$24495$new_n2075_
.sym 12961 uut.cpu_I.pcpi_rs1[10]
.sym 12962 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 12963 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[10]
.sym 12964 uut.cpu_I.cpu_state[6]
.sym 12967 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 12968 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[4]
.sym 12969 uut.cpu_I.pcpi_rs1[4]
.sym 12970 uut.cpu_I.cpu_state[5]
.sym 12973 uut.cpu_I.cpu_state[5]
.sym 12974 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 12975 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[10]
.sym 12976 uut.cpu_I.pcpi_rs1[10]
.sym 12979 $abc$24495$new_n2058_
.sym 12980 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[2]_new_inv_
.sym 12981 uut.cpu_I.reg_pc[2]
.sym 12982 $abc$24495$new_n2061_
.sym 12985 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[4]_new_
.sym 12986 $abc$24495$new_n2074_
.sym 12987 $abc$24495$new_n2077_
.sym 12988 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[4]_new_
.sym 12989 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 12990 clk24_$glb_clk
.sym 12992 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[14]_new_
.sym 12993 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[12]_new_
.sym 12994 $abc$24495$new_n2102_
.sym 12995 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[12]_new_
.sym 12996 $abc$24495$new_n2130_
.sym 12997 uut.cpu_I.decoded_imm[22]
.sym 12998 $abc$24495$techmap\uut.cpu_I.$procmux$2638_Y[3]_new_inv_
.sym 12999 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[14]_new_
.sym 13001 uut.mem_addr[14]
.sym 13006 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[2]
.sym 13007 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 13008 uut.cpu_I.pcpi_rs1[10]
.sym 13009 uut.cpu_I.pcpi_rs1[13]
.sym 13010 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 13011 $abc$24495$new_n2061_
.sym 13013 uut.cpu_I.pcpi_rs1[11]
.sym 13014 uut.cpu_I.decoded_imm[6]
.sym 13015 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 13016 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 13017 $abc$24495$new_n2360_
.sym 13018 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 13019 uut.cpu_I.reg_pc[31]
.sym 13020 uut.cpu_I.pcpi_rs1[12]
.sym 13021 uut.cpu_I.reg_pc[2]
.sym 13022 $abc$24495$new_n2164_
.sym 13023 uut.cpu_I.pcpi_rs1[17]
.sym 13025 reset
.sym 13026 uut.cpu_I.pcpi_rs1[13]
.sym 13027 uut.cpu_I.pcpi_rs1[4]
.sym 13034 uut.cpu_I.pcpi_rs1[10]
.sym 13035 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 13038 $abc$24495$new_n2130_
.sym 13039 $abc$24495$new_n3676_
.sym 13040 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[10]_new_inv_
.sym 13041 uut.cpu_I.pcpi_rs1[19]
.sym 13042 uut.cpu_I.pcpi_rs1[9]
.sym 13044 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 13045 $abc$24495$new_n3672_
.sym 13047 uut.cpu_I.pcpi_rs1[17]
.sym 13048 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11438[1]_new_inv_
.sym 13050 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[12]_new_
.sym 13051 $abc$24495$new_n2039_
.sym 13053 uut.cpu_I.pcpi_rs1[14]
.sym 13054 uut.cpu_I.pcpi_rs1[6]
.sym 13055 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 13057 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[10]_new_inv_
.sym 13058 uut.cpu_I.cpu_state[4]
.sym 13059 uut.cpu_I.pcpi_rs1[11]
.sym 13060 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[12]_new_
.sym 13061 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 13063 uut.cpu_I.pcpi_rs1[12]
.sym 13067 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 13068 uut.cpu_I.pcpi_rs1[9]
.sym 13069 uut.cpu_I.pcpi_rs1[11]
.sym 13072 uut.cpu_I.pcpi_rs1[19]
.sym 13073 $abc$24495$new_n3676_
.sym 13074 uut.cpu_I.pcpi_rs1[11]
.sym 13075 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 13078 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 13079 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[10]_new_inv_
.sym 13080 $abc$24495$new_n2039_
.sym 13081 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[10]_new_inv_
.sym 13084 $abc$24495$new_n3672_
.sym 13085 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 13086 uut.cpu_I.pcpi_rs1[17]
.sym 13087 uut.cpu_I.pcpi_rs1[9]
.sym 13090 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 13091 uut.cpu_I.pcpi_rs1[12]
.sym 13092 uut.cpu_I.pcpi_rs1[14]
.sym 13093 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 13096 uut.cpu_I.pcpi_rs1[10]
.sym 13097 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 13098 $abc$24495$new_n2130_
.sym 13099 uut.cpu_I.cpu_state[4]
.sym 13102 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11438[1]_new_inv_
.sym 13103 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[12]_new_
.sym 13104 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[12]_new_
.sym 13108 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 13110 uut.cpu_I.pcpi_rs1[6]
.sym 13111 uut.cpu_I.pcpi_rs1[14]
.sym 13112 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 13113 clk24_$glb_clk
.sym 13115 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11393[1]_new_inv_
.sym 13116 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[1]_new_inv_
.sym 13117 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[31]_new_
.sym 13118 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[31]_new_
.sym 13119 uut.cpu_I.pcpi_rs1[14]
.sym 13120 uut.cpu_I.pcpi_rs1[31]
.sym 13121 $abc$24495$new_n3717_
.sym 13122 $abc$24495$new_n2065_
.sym 13123 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[28]
.sym 13124 uut.cpu_I.cpu_state[4]
.sym 13127 uut.cpu_I.cpu_state[2]
.sym 13128 uut.cpu_I.decoded_imm[15]
.sym 13130 $abc$24495$new_n2125_
.sym 13133 uut.cpu_I.decoded_imm_j[30]
.sym 13136 uut.cpu_I.pcpi_rs1[10]
.sym 13137 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[8]
.sym 13139 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 13140 uut.cpu_I.pcpi_rs1[14]
.sym 13141 uut.cpu_I.cpu_state[4]
.sym 13142 uut.cpu_I.pcpi_rs1[3]
.sym 13143 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[3]
.sym 13145 uut.cpu_I.decoded_imm[22]
.sym 13146 uut.cpu_I.decoded_imm_j[22]
.sym 13147 uut.cpu_I.reg_pc[12]
.sym 13148 uut.cpu_I.pcpi_rs1[12]
.sym 13149 $abc$24495$new_n2058_
.sym 13150 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 13157 $abc$24495$new_n2152_
.sym 13160 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 13161 $abc$24495$new_n2148_
.sym 13162 uut.cpu_I.cpu_state[4]
.sym 13163 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[31]_new_inv_
.sym 13164 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 13165 $abc$24495$new_n2149_
.sym 13166 uut.cpu_I.pcpi_rs1[3]
.sym 13168 uut.cpu_I.pcpi_rs1[24]
.sym 13169 uut.cpu_I.cpuregs_wrdata[3]
.sym 13170 uut.cpu_I.pcpi_rs1[12]
.sym 13171 $abc$24495$new_n2058_
.sym 13173 uut.cpu_I.reg_pc[12]
.sym 13175 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 13176 uut.cpu_I.pcpi_rs1[14]
.sym 13177 uut.cpu_I.pcpi_rs1[31]
.sym 13179 uut.cpu_I.pcpi_rs1[26]
.sym 13181 uut.cpu_I.pcpi_rs1[29]
.sym 13182 uut.cpu_I.pcpi_rs1[16]
.sym 13183 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 13184 uut.cpu_I.pcpi_rs1[21]
.sym 13187 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[3]_new_inv_
.sym 13189 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 13190 uut.cpu_I.pcpi_rs1[24]
.sym 13192 uut.cpu_I.pcpi_rs1[26]
.sym 13195 uut.cpu_I.pcpi_rs1[3]
.sym 13196 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[3]_new_inv_
.sym 13197 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 13198 uut.cpu_I.cpu_state[4]
.sym 13201 uut.cpu_I.cpu_state[4]
.sym 13202 uut.cpu_I.pcpi_rs1[31]
.sym 13203 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 13204 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[31]_new_inv_
.sym 13210 uut.cpu_I.cpuregs_wrdata[3]
.sym 13213 uut.cpu_I.pcpi_rs1[29]
.sym 13214 uut.cpu_I.pcpi_rs1[21]
.sym 13215 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 13219 $abc$24495$new_n2152_
.sym 13220 $abc$24495$new_n2058_
.sym 13221 uut.cpu_I.reg_pc[12]
.sym 13222 $abc$24495$new_n2149_
.sym 13225 uut.cpu_I.pcpi_rs1[14]
.sym 13226 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 13227 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 13228 uut.cpu_I.pcpi_rs1[16]
.sym 13231 $abc$24495$new_n2148_
.sym 13232 uut.cpu_I.cpu_state[4]
.sym 13233 uut.cpu_I.pcpi_rs1[12]
.sym 13234 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 13236 clk24_$glb_clk
.sym 13238 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[28]_new_
.sym 13239 $abc$24495$new_n2168_
.sym 13240 uut.cpu_I.pcpi_rs1[28]
.sym 13241 $abc$24495$new_n2170_
.sym 13242 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[30]_new_inv_
.sym 13243 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[28]_new_
.sym 13244 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[28]_new_inv_
.sym 13245 $abc$24495$new_n3706_
.sym 13248 $PACKER_VCC_NET
.sym 13251 $abc$24495$new_n2152_
.sym 13253 $abc$24495$uut.cpu_I.cpuregs_rs2[3]_new_
.sym 13255 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[1]_new_inv_
.sym 13256 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[2]
.sym 13257 $abc$24495$new_n2075_
.sym 13258 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[3]
.sym 13259 uut.cpu_I.pcpi_rs1[12]
.sym 13260 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 13261 uut.cpu_I.cpuregs_wrdata[8]
.sym 13262 uut.cpu_I.cpu_state[5]
.sym 13263 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 13264 uut.cpu_I.cpu_state[6]
.sym 13265 uut.cpu_I.pcpi_rs1[26]
.sym 13266 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 13267 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 13268 uut.cpu_I.pcpi_rs1[31]
.sym 13269 uut.cpu_I.cpu_state[6]
.sym 13270 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 13271 $PACKER_GND_NET
.sym 13272 uut.cpu_I.pcpi_rs1[15]
.sym 13273 uut.cpu_I.cpu_state[5]
.sym 13280 $abc$24495$new_n2297_
.sym 13281 uut.cpu_I.pcpi_rs1[30]
.sym 13282 uut.cpu_I.cpu_state[4]
.sym 13283 uut.cpu_I.pcpi_rs1[24]
.sym 13285 $abc$24495$new_n2316_
.sym 13287 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[25]_new_inv_
.sym 13288 $abc$24495$new_n2297_
.sym 13291 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[25]_new_inv_
.sym 13292 uut.cpu_I.pcpi_rs1[31]
.sym 13294 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[29]_new_
.sym 13295 $abc$24495$new_n2298_
.sym 13296 $abc$24495$new_n2307_
.sym 13297 $abc$24495$new_n2039_
.sym 13299 uut.cpu_I.pcpi_rs1[27]
.sym 13300 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 13301 uut.cpu_I.pcpi_rs1[29]
.sym 13304 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 13305 uut.cpu_I.pcpi_rs1[28]
.sym 13306 uut.cpu_I.pcpi_rs1[25]
.sym 13307 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 13309 uut.cpu_I.pcpi_rs1[29]
.sym 13310 uut.cpu_I.pcpi_rs1[26]
.sym 13312 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 13313 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 13314 uut.cpu_I.pcpi_rs1[27]
.sym 13315 uut.cpu_I.pcpi_rs1[29]
.sym 13318 uut.cpu_I.pcpi_rs1[28]
.sym 13319 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 13320 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 13321 uut.cpu_I.pcpi_rs1[30]
.sym 13324 $abc$24495$new_n2039_
.sym 13325 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[25]_new_inv_
.sym 13326 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 13327 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[25]_new_inv_
.sym 13330 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 13331 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[29]_new_
.sym 13332 uut.cpu_I.cpu_state[4]
.sym 13333 uut.cpu_I.pcpi_rs1[29]
.sym 13336 $abc$24495$new_n2316_
.sym 13337 $abc$24495$new_n2297_
.sym 13338 uut.cpu_I.pcpi_rs1[26]
.sym 13339 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 13342 $abc$24495$new_n2297_
.sym 13343 uut.cpu_I.pcpi_rs1[24]
.sym 13344 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 13345 $abc$24495$new_n2298_
.sym 13348 uut.cpu_I.pcpi_rs1[31]
.sym 13349 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 13350 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 13351 uut.cpu_I.pcpi_rs1[29]
.sym 13354 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 13355 $abc$24495$new_n2297_
.sym 13356 $abc$24495$new_n2307_
.sym 13357 uut.cpu_I.pcpi_rs1[25]
.sym 13361 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[29]_new_
.sym 13362 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[29]_new_
.sym 13363 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[18]_new_inv_
.sym 13364 $abc$24495$new_n3710_
.sym 13365 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[21]_new_inv_
.sym 13366 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[16]_new_inv_
.sym 13367 uut.cpu_I.pcpi_rs1[29]
.sym 13368 $abc$24495$new_n3683_
.sym 13373 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 13374 uut.cpu_I.pcpi_rs1[30]
.sym 13375 uut.cpu_I.reg_pc[28]
.sym 13376 uut.cpu_I.reg_pc[14]
.sym 13377 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 13378 $abc$24495$new_n2318_
.sym 13381 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 13382 uut.cpu_I.cpu_state[4]
.sym 13384 uut.cpu_I.pcpi_rs1[28]
.sym 13385 uut.cpu_I.cpu_state[5]
.sym 13386 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 13387 uut.cpu_I.pcpi_rs1[20]
.sym 13389 uut.cpu_I.cpu_state[6]
.sym 13390 uut.cpu_I.pcpi_rs1[29]
.sym 13391 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[17]
.sym 13392 uut.cpu_I.cpu_state[4]
.sym 13393 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[23]
.sym 13394 uut.cpu_I.pcpi_rs1[14]
.sym 13396 uut.cpu_I.pcpi_rs1[23]
.sym 13403 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 13405 uut.cpu_I.pcpi_rs1[14]
.sym 13407 uut.cpu_I.pcpi_rs1[21]
.sym 13409 uut.cpu_I.pcpi_rs1[25]
.sym 13410 uut.cpu_I.pcpi_rs1[18]
.sym 13411 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 13413 uut.cpu_I.pcpi_rs1[20]
.sym 13414 $abc$24495$new_n3692_
.sym 13415 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 13416 $abc$24495$new_n3696_
.sym 13418 uut.cpu_I.pcpi_rs1[22]
.sym 13419 $abc$24495$new_n3684_
.sym 13420 uut.cpu_I.pcpi_rs1[23]
.sym 13423 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[22]_new_inv_
.sym 13425 uut.cpu_I.pcpi_rs1[19]
.sym 13426 $abc$24495$new_n3680_
.sym 13428 uut.cpu_I.cpu_state[4]
.sym 13429 uut.cpu_I.pcpi_rs1[17]
.sym 13430 uut.cpu_I.pcpi_rs1[12]
.sym 13432 uut.cpu_I.pcpi_rs1[20]
.sym 13433 uut.cpu_I.pcpi_rs1[26]
.sym 13435 uut.cpu_I.pcpi_rs1[22]
.sym 13436 $abc$24495$new_n3684_
.sym 13437 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 13438 uut.cpu_I.pcpi_rs1[14]
.sym 13441 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 13442 uut.cpu_I.pcpi_rs1[17]
.sym 13443 uut.cpu_I.pcpi_rs1[19]
.sym 13444 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 13447 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 13448 uut.cpu_I.pcpi_rs1[25]
.sym 13449 uut.cpu_I.pcpi_rs1[17]
.sym 13450 $abc$24495$new_n3692_
.sym 13453 uut.cpu_I.cpu_state[4]
.sym 13454 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 13455 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[22]_new_inv_
.sym 13456 uut.cpu_I.pcpi_rs1[22]
.sym 13459 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 13460 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 13461 uut.cpu_I.pcpi_rs1[22]
.sym 13462 uut.cpu_I.pcpi_rs1[20]
.sym 13465 $abc$24495$new_n3696_
.sym 13466 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 13467 uut.cpu_I.pcpi_rs1[18]
.sym 13468 uut.cpu_I.pcpi_rs1[26]
.sym 13471 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 13472 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 13473 uut.cpu_I.pcpi_rs1[23]
.sym 13474 uut.cpu_I.pcpi_rs1[21]
.sym 13477 uut.cpu_I.pcpi_rs1[12]
.sym 13478 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 13479 $abc$24495$new_n3680_
.sym 13480 uut.cpu_I.pcpi_rs1[20]
.sym 13484 uut.cpu_I.pcpi_rs1[22]
.sym 13485 $abc$24495$new_n3691_
.sym 13486 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[22]_new_
.sym 13487 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[22]_new_
.sym 13488 $abc$24495$new_n3695_
.sym 13489 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[17]_new_inv_
.sym 13490 $abc$24495$new_n3699_
.sym 13491 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[27]_new_inv_
.sym 13492 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[12]_new_inv_
.sym 13496 uut.cpu_I.pcpi_rs1[18]
.sym 13497 uut.cpu_I.pcpi_rs1[29]
.sym 13498 uut.cpu_I.pcpi_rs1[16]
.sym 13499 uut.cpu_I.reg_pc[16]
.sym 13500 uut.cpu_I.is_slli_srli_srai
.sym 13502 uut.cpu_I.reg_pc[29]
.sym 13508 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 13509 reset
.sym 13510 uut.cpu_I.pcpi_rs1[17]
.sym 13514 $abc$24495$new_n2309_
.sym 13515 uut.cpu_I.reg_pc[31]
.sym 13516 $abc$24495$new_n2300_
.sym 13517 uut.cpu_I.pcpi_rs1[22]
.sym 13518 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 13519 uut.cpu_I.pcpi_rs1[26]
.sym 13525 uut.cpu_I.cpu_state[4]
.sym 13526 uut.cpu_I.reg_sh[1]
.sym 13527 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20643
.sym 13529 uut.cpu_I.pcpi_rs1[19]
.sym 13530 $abc$24495$techmap\uut.cpu_I.$procmux$2638_Y[1]_new_inv_
.sym 13532 $abc$24495$new_n3700_
.sym 13533 uut.cpu_I.reg_sh[4]
.sym 13537 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 13538 $abc$24495$new_n3688_
.sym 13540 uut.cpu_I.pcpi_rs1[31]
.sym 13542 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 13543 uut.cpu_I.pcpi_rs1[26]
.sym 13544 uut.cpu_I.pcpi_rs1[15]
.sym 13545 uut.cpu_I.reg_sh[0]
.sym 13546 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 13547 uut.cpu_I.pcpi_rs1[20]
.sym 13550 uut.cpu_I.pcpi_rs1[28]
.sym 13552 uut.cpu_I.pcpi_rs1[18]
.sym 13553 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[19]_new_inv_
.sym 13554 uut.cpu_I.pcpi_rs1[23]
.sym 13558 uut.cpu_I.pcpi_rs1[23]
.sym 13559 $abc$24495$new_n3700_
.sym 13560 uut.cpu_I.pcpi_rs1[31]
.sym 13561 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 13564 uut.cpu_I.reg_sh[1]
.sym 13565 uut.cpu_I.cpu_state[4]
.sym 13566 $abc$24495$techmap\uut.cpu_I.$procmux$2638_Y[1]_new_inv_
.sym 13570 uut.cpu_I.reg_sh[0]
.sym 13572 uut.cpu_I.cpu_state[4]
.sym 13573 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 13578 uut.cpu_I.reg_sh[4]
.sym 13582 $abc$24495$new_n3688_
.sym 13583 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 13584 uut.cpu_I.pcpi_rs1[23]
.sym 13585 uut.cpu_I.pcpi_rs1[15]
.sym 13588 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 13589 uut.cpu_I.pcpi_rs1[20]
.sym 13590 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 13591 uut.cpu_I.pcpi_rs1[18]
.sym 13594 uut.cpu_I.cpu_state[4]
.sym 13595 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[19]_new_inv_
.sym 13596 uut.cpu_I.pcpi_rs1[19]
.sym 13597 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 13600 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 13601 uut.cpu_I.pcpi_rs1[26]
.sym 13602 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 13603 uut.cpu_I.pcpi_rs1[28]
.sym 13604 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20643
.sym 13605 clk24_$glb_clk
.sym 13607 $abc$24495$new_n2199_
.sym 13608 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[17]_new_
.sym 13609 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[17]_new_inv_
.sym 13610 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[23]_new_
.sym 13611 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[23]_new_
.sym 13612 uut.cpu_I.pcpi_rs1[23]
.sym 13613 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[17]_new_
.sym 13614 uut.cpu_I.pcpi_rs1[17]
.sym 13621 uut.cpu_I.pcpi_rs1[25]
.sym 13625 uut.cpu_I.reg_pc[19]
.sym 13626 uut.cpu_I.pcpi_rs1[22]
.sym 13629 uut.cpu_I.pcpi_rs1[21]
.sym 13633 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 13634 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 13638 uut.cpu_I.pcpi_rs1[17]
.sym 13648 uut.cpu_I.pcpi_rs1[22]
.sym 13649 uut.cpu_I.pcpi_rs1[27]
.sym 13652 uut.cpu_I.pcpi_rs1[24]
.sym 13653 $abc$24495$techmap\uut.cpu_I.$procmux$2638_Y[4]_new_inv_
.sym 13654 $abc$24495$new_n2039_
.sym 13656 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 13657 uut.cpu_I.reg_sh[1]
.sym 13659 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 13660 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[20]_new_inv_
.sym 13661 uut.cpu_I.pcpi_rs1[19]
.sym 13663 uut.cpu_I.cpu_state[4]
.sym 13665 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[23]_new_inv_
.sym 13669 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[23]_new_inv_
.sym 13671 $abc$24495$techmap\uut.cpu_I.$procmux$2629_Y[4]_new_inv_
.sym 13674 uut.cpu_I.pcpi_rs1[16]
.sym 13678 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[20]_new_inv_
.sym 13679 uut.cpu_I.pcpi_rs1[21]
.sym 13681 uut.cpu_I.cpu_state[4]
.sym 13682 $abc$24495$techmap\uut.cpu_I.$procmux$2629_Y[4]_new_inv_
.sym 13684 $abc$24495$techmap\uut.cpu_I.$procmux$2638_Y[4]_new_inv_
.sym 13687 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 13688 uut.cpu_I.pcpi_rs1[22]
.sym 13690 uut.cpu_I.pcpi_rs1[24]
.sym 13693 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 13694 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[23]_new_inv_
.sym 13695 $abc$24495$new_n2039_
.sym 13696 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[23]_new_inv_
.sym 13699 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[20]_new_inv_
.sym 13700 $abc$24495$new_n2039_
.sym 13701 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[20]_new_inv_
.sym 13702 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 13705 uut.cpu_I.pcpi_rs1[21]
.sym 13707 uut.cpu_I.pcpi_rs1[19]
.sym 13708 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 13711 uut.cpu_I.pcpi_rs1[27]
.sym 13712 uut.cpu_I.pcpi_rs1[19]
.sym 13713 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 13717 uut.cpu_I.pcpi_rs1[24]
.sym 13718 uut.cpu_I.pcpi_rs1[16]
.sym 13720 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 13724 uut.cpu_I.reg_sh[1]
.sym 13728 clk24_$glb_clk
.sym 13733 $abc$24495$new_n2279_
.sym 13734 $abc$24495$new_n2277_
.sym 13735 uut.cpu_I.pcpi_rs1[26]
.sym 13736 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[26]_new_
.sym 13737 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[26]_new_
.sym 13742 uut.cpu_I.reg_pc[27]
.sym 13743 uut.cpu_I.pcpi_rs1[27]
.sym 13747 uut.cpu_I.pcpi_rs1[17]
.sym 13750 $abc$24495$new_n2226_
.sym 13753 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 13755 $PACKER_GND_NET
.sym 13757 uut.cpu_I.pcpi_rs1[26]
.sym 13761 uut.cpu_I.cpu_state[6]
.sym 13762 uut.cpu_I.cpu_state[5]
.sym 13772 uut.cpu_I.pcpi_rs1[28]
.sym 13776 uut.cpu_I.pcpi_rs1[23]
.sym 13777 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[24]_new_inv_
.sym 13778 uut.cpu_I.pcpi_rs1[30]
.sym 13781 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[26]_new_inv_
.sym 13787 uut.cpu_I.pcpi_rs1[22]
.sym 13789 uut.cpu_I.pcpi_rs1[27]
.sym 13790 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[24]_new_inv_
.sym 13791 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 13793 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 13795 $abc$24495$new_n2039_
.sym 13796 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[26]_new_inv_
.sym 13797 uut.cpu_I.pcpi_rs1[25]
.sym 13799 uut.cpu_I.pcpi_rs1[20]
.sym 13804 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 13805 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[24]_new_inv_
.sym 13806 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[24]_new_inv_
.sym 13807 $abc$24495$new_n2039_
.sym 13810 uut.cpu_I.pcpi_rs1[25]
.sym 13811 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 13813 uut.cpu_I.pcpi_rs1[27]
.sym 13816 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 13817 uut.cpu_I.pcpi_rs1[30]
.sym 13818 uut.cpu_I.pcpi_rs1[22]
.sym 13822 uut.cpu_I.pcpi_rs1[20]
.sym 13823 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 13824 uut.cpu_I.pcpi_rs1[28]
.sym 13828 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 13829 $abc$24495$new_n2039_
.sym 13830 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[26]_new_inv_
.sym 13831 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[26]_new_inv_
.sym 13840 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 13841 uut.cpu_I.pcpi_rs1[25]
.sym 13843 uut.cpu_I.pcpi_rs1[23]
.sym 13865 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 13866 $abc$24495$new_n2278_
.sym 13867 uut.cpu_I.cpu_state[4]
.sym 13868 uut.cpu_I.cpu_state[6]
.sym 13875 uut.cpu_I.pcpi_rs1[24]
.sym 13876 uut.cpu_I.cpu_state[4]
.sym 13878 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 13885 uut.cpu_I.pcpi_rs1[20]
.sym 13976 $PACKER_GND_NET
.sym 13995 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19684
.sym 14001 reset
.sym 14118 $PACKER_GND_NET
.sym 14492 led_b$SB_IO_OUT
.sym 14497 reset
.sym 14723 $PACKER_VCC_NET
.sym 14734 $PACKER_VCC_NET
.sym 14758 reset_cnt[3]
.sym 14759 reset_cnt[4]
.sym 14761 reset_cnt[6]
.sym 14762 reset_cnt[7]
.sym 14766 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$17310
.sym 14768 $abc$24495$auto$rtlil.cc:1969:NotGate$24349
.sym 14769 reset_cnt[0]
.sym 14773 reset_cnt[2]
.sym 14774 reset_cnt[1]
.sym 14784 reset_cnt[5]
.sym 14787 $nextpnr_ICESTORM_LC_0$O
.sym 14789 reset_cnt[0]
.sym 14793 $auto$alumacc.cc:474:replace_alu$5140.C[2]
.sym 14796 reset_cnt[1]
.sym 14799 $auto$alumacc.cc:474:replace_alu$5140.C[3]
.sym 14802 reset_cnt[2]
.sym 14803 $auto$alumacc.cc:474:replace_alu$5140.C[2]
.sym 14805 $auto$alumacc.cc:474:replace_alu$5140.C[4]
.sym 14808 reset_cnt[3]
.sym 14809 $auto$alumacc.cc:474:replace_alu$5140.C[3]
.sym 14811 $auto$alumacc.cc:474:replace_alu$5140.C[5]
.sym 14814 reset_cnt[4]
.sym 14815 $auto$alumacc.cc:474:replace_alu$5140.C[4]
.sym 14817 $auto$alumacc.cc:474:replace_alu$5140.C[6]
.sym 14819 reset_cnt[5]
.sym 14821 $auto$alumacc.cc:474:replace_alu$5140.C[5]
.sym 14823 $auto$alumacc.cc:474:replace_alu$5140.C[7]
.sym 14826 reset_cnt[6]
.sym 14827 $auto$alumacc.cc:474:replace_alu$5140.C[6]
.sym 14832 reset_cnt[7]
.sym 14833 $auto$alumacc.cc:474:replace_alu$5140.C[7]
.sym 14834 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$17310
.sym 14835 clk24_$glb_clk
.sym 14836 $abc$24495$auto$rtlil.cc:1969:NotGate$24349
.sym 14856 $abc$24495$auto$rtlil.cc:1969:NotGate$24349
.sym 14889 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$17310
.sym 14892 reset_cnt[0]
.sym 14902 $PACKER_VCC_NET
.sym 14907 $abc$24495$auto$rtlil.cc:1969:NotGate$24349
.sym 14948 $PACKER_VCC_NET
.sym 14950 reset_cnt[0]
.sym 14957 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$17310
.sym 14958 clk24_$glb_clk
.sym 14959 $abc$24495$auto$rtlil.cc:1969:NotGate$24349
.sym 14969 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$17310
.sym 14980 led_b$SB_IO_OUT
.sym 15004 $PACKER_GND_NET
.sym 15021 $PACKER_GND_NET
.sym 15060 uut.uwbb.sbdati[6]
.sym 15061 uut.uwbb.sbdati[4]
.sym 15062 uut.uwbb.sbdati[3]
.sym 15063 uut.uwbb.sbdati[2]
.sym 15064 uut.uwbb.sbdati[5]
.sym 15065 uut.uwbb.sbdati[1]
.sym 15067 uut.uwbb.sbdati[7]
.sym 15072 uut.uwbb.sbrwi
.sym 15075 uut.mem_addr[7]
.sym 15093 uut.uacia.acia_rst
.sym 15108 uut.mem_addr[5]
.sym 15112 uut.mem_addr[8]
.sym 15113 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$22577
.sym 15118 uut.mem_addr[9]
.sym 15120 uut.mem_wstrb[0]
.sym 15133 uut.mem_addr[7]
.sym 15137 uut.mem_addr[7]
.sym 15141 uut.mem_addr[8]
.sym 15161 uut.mem_addr[5]
.sym 15168 uut.mem_addr[9]
.sym 15173 uut.mem_wstrb[0]
.sym 15181 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$22577
.sym 15182 clk24_$glb_clk
.sym 15183 reset_$glb_sr
.sym 15188 $abc$24495$new_n2502_
.sym 15189 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$22556
.sym 15190 uut.uacia.receive_interrupt_enable
.sym 15191 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$23248
.sym 15193 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$22577
.sym 15194 uut.uacia.tx_start_control[0]
.sym 15195 uut.uacia.tx_start_control[1]
.sym 15197 uut.uwbb.sbdati[1]
.sym 15199 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 15208 uut.ram_do[23]
.sym 15209 uut.ram_do[17]
.sym 15210 uut.uwbb.sbadri[3]
.sym 15211 uut.mem_wdata[4]
.sym 15228 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$22415
.sym 15230 uut.uacia.rxf
.sym 15231 uut.uwbb.sbdati[1]
.sym 15235 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$22577
.sym 15236 uut.uwbb.sbdati[7]
.sym 15238 uut.uwbb.sbdati[6]
.sym 15240 uut.uwbb.sbdati[4]
.sym 15242 uut.uwbb.sbdati[3]
.sym 15243 uut.ram_do[5]
.sym 15244 uut.uwbb.sbdati[2]
.sym 15247 uut.uwbb.sbdati[5]
.sym 15248 uut.uacia.rx_dat[7]
.sym 15249 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$22460
.sym 15250 uut.wbb_rdy
.sym 15251 uut.mem_wdata[3]
.sym 15252 uut.uwbb.sbrwi
.sym 15254 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$22556
.sym 15265 uut.uwbb.uwbm.timeout[0]
.sym 15269 $abc$24495$techmap\uut.uwbb.uwbm.$sub$wb_master.v:68$88_Y[0]
.sym 15270 uut.uwbb.uwbm.timeout[3]
.sym 15275 $abc$24495$techmap\uut.uwbb.uwbm.$sub$wb_master.v:68$88_Y[2]
.sym 15276 $abc$24495$techmap\uut.uwbb.uwbm.$sub$wb_master.v:68$88_Y[3]
.sym 15279 uut.uwbb.uwbm.timeout[1]
.sym 15280 $abc$24495$techmap\uut.uwbb.uwbm.$eq$wb_master.v:57$82_Y_new_
.sym 15283 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$22556
.sym 15285 uut.uwbb.uwbm.busy
.sym 15286 uut.uwbb.sbacko_1
.sym 15287 uut.uwbb.uwbm.timeout[2]
.sym 15290 $PACKER_VCC_NET
.sym 15295 uut.uwbb.sbacko_0
.sym 15298 uut.uwbb.uwbm.busy
.sym 15300 $abc$24495$techmap\uut.uwbb.uwbm.$sub$wb_master.v:68$88_Y[0]
.sym 15311 uut.uwbb.sbacko_1
.sym 15312 $abc$24495$techmap\uut.uwbb.uwbm.$eq$wb_master.v:57$82_Y_new_
.sym 15313 uut.uwbb.sbacko_0
.sym 15322 uut.uwbb.uwbm.timeout[0]
.sym 15324 $PACKER_VCC_NET
.sym 15329 $abc$24495$techmap\uut.uwbb.uwbm.$sub$wb_master.v:68$88_Y[3]
.sym 15331 uut.uwbb.uwbm.busy
.sym 15335 $abc$24495$techmap\uut.uwbb.uwbm.$sub$wb_master.v:68$88_Y[2]
.sym 15336 uut.uwbb.uwbm.busy
.sym 15340 uut.uwbb.uwbm.timeout[1]
.sym 15341 uut.uwbb.uwbm.timeout[0]
.sym 15342 uut.uwbb.uwbm.timeout[3]
.sym 15343 uut.uwbb.uwbm.timeout[2]
.sym 15344 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$22556
.sym 15345 clk24_$glb_clk
.sym 15346 reset_$glb_sr
.sym 15349 $abc$24495$techmap\uut.uacia.$and$acia.v:153$994_Y_new_
.sym 15350 $abc$24495$uut.uacia.irq_new_inv_
.sym 15351 uut.ser_do[0]
.sym 15352 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$22415
.sym 15353 uut.ser_do[7]
.sym 15358 uut.mem_addr[13]
.sym 15359 uut.ram_sel
.sym 15360 uut.mem_addr[4]
.sym 15364 uut.mem_wdata[12]
.sym 15367 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6652[0]_new_
.sym 15369 uut.mem_addr[6]
.sym 15371 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$23173
.sym 15375 uut.cpu_I.instr_lui
.sym 15376 uut.cpu_I.mem_rdata_latched[5]
.sym 15377 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$22577
.sym 15380 uut.mem_wdata[7]
.sym 15381 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 15389 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$22556
.sym 15392 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$23173
.sym 15393 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$22577
.sym 15394 uut.uwbb.uwbm.timeout[2]
.sym 15396 uut.uwbb.uwbm.timeout[0]
.sym 15398 $abc$24495$techmap\uut.uwbb.uwbm.$procmux$4661_Y_new_
.sym 15401 uut.uwbb.uwbm.timeout[3]
.sym 15402 $PACKER_VCC_NET
.sym 15406 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$22792
.sym 15408 uut.uwbb.uwbm.busy
.sym 15410 uut.uwbb.uwbm.timeout[1]
.sym 15412 reset
.sym 15420 $nextpnr_ICESTORM_LC_14$O
.sym 15422 uut.uwbb.uwbm.timeout[0]
.sym 15426 $auto$alumacc.cc:474:replace_alu$5202.C[2]
.sym 15428 uut.uwbb.uwbm.timeout[1]
.sym 15429 $PACKER_VCC_NET
.sym 15432 $auto$alumacc.cc:474:replace_alu$5202.C[3]
.sym 15434 $PACKER_VCC_NET
.sym 15435 uut.uwbb.uwbm.timeout[2]
.sym 15436 $auto$alumacc.cc:474:replace_alu$5202.C[2]
.sym 15440 uut.uwbb.uwbm.timeout[3]
.sym 15441 $PACKER_VCC_NET
.sym 15442 $auto$alumacc.cc:474:replace_alu$5202.C[3]
.sym 15446 $abc$24495$techmap\uut.uwbb.uwbm.$procmux$4661_Y_new_
.sym 15447 uut.uwbb.uwbm.busy
.sym 15448 reset
.sym 15452 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$23173
.sym 15453 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$22556
.sym 15457 uut.uwbb.uwbm.busy
.sym 15459 uut.uwbb.uwbm.timeout[1]
.sym 15463 uut.uwbb.uwbm.timeout[0]
.sym 15465 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$22577
.sym 15466 uut.uwbb.uwbm.busy
.sym 15467 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$22792
.sym 15468 clk24_$glb_clk
.sym 15469 reset_$glb_sr
.sym 15470 uut.cpu_I.instr_lui
.sym 15471 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$22460
.sym 15472 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9479[1]_new_inv_
.sym 15473 uut.cpu_I.is_alu_reg_reg
.sym 15475 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9475[0]_new_inv_
.sym 15476 uut.cpu_I.instr_jal
.sym 15479 uut.mem_addr[4]
.sym 15481 led_r$SB_IO_OUT
.sym 15482 $PACKER_GND_NET
.sym 15483 uut.mem_addr[11]
.sym 15484 uut.uacia.rx_dat[4]
.sym 15485 uut.mem_addr[2]
.sym 15486 uut.ram_do[3]
.sym 15488 uut.mem_addr[5]
.sym 15490 uut.uacia.acia_rst
.sym 15491 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431
.sym 15492 uut.uacia.rx_err
.sym 15493 uut.mem_wstrb[0]
.sym 15499 uut.cpu_I.instr_jal
.sym 15500 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$22415
.sym 15501 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$23197
.sym 15503 uut.cpu_I.instr_lui
.sym 15513 uut.uacia.my_rx.rx_sr[5]
.sym 15518 uut.uacia.my_rx.rx_sr[2]
.sym 15523 uut.uacia.my_rx.rx_sr[6]
.sym 15525 uut.uacia.my_rx.rx_sr[3]
.sym 15529 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16342
.sym 15535 uut.uacia.my_rx.rx_sr[1]
.sym 15538 uut.uacia.my_rx.rx_sr[4]
.sym 15547 uut.uacia.my_rx.rx_sr[2]
.sym 15550 uut.uacia.my_rx.rx_sr[1]
.sym 15557 uut.uacia.my_rx.rx_sr[6]
.sym 15563 uut.uacia.my_rx.rx_sr[5]
.sym 15582 uut.uacia.my_rx.rx_sr[4]
.sym 15588 uut.uacia.my_rx.rx_sr[3]
.sym 15590 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16342
.sym 15591 clk24_$glb_clk
.sym 15593 $abc$24495$new_n2707_
.sym 15594 uut.cpu_I.mem_rdata_q[4]
.sym 15595 uut.cpu_I.mem_rdata_q[6]
.sym 15596 uut.cpu_I.mem_rdata_q[2]
.sym 15597 uut.cpu_I.mem_rdata_q[0]
.sym 15598 $abc$24495$new_n2708_
.sym 15599 uut.cpu_I.mem_rdata_q[1]
.sym 15600 uut.cpu_I.mem_rdata_q[3]
.sym 15603 led_b$SB_IO_OUT
.sym 15604 uut.uwbb.sbstbi
.sym 15605 uut.ram_do[10]
.sym 15606 uut.cpu_I.instr_jal
.sym 15608 uut.cpu_I.is_alu_reg_reg
.sym 15609 uut.ram_do[11]
.sym 15610 uut.ram_do[9]
.sym 15611 uut.uacia.my_rx.rx_sr[6]
.sym 15612 uut.cpu_I.instr_lui
.sym 15613 uut.uacia.rx_dat[5]
.sym 15615 uut.ram_do[8]
.sym 15616 $abc$24495$techmap\uut.uacia.$and$acia.v:105$989_Y_new_
.sym 15617 uut.uwbb.sbdati[4]
.sym 15619 lcd_bl$SB_IO_OUT
.sym 15620 uut.uwbb.uwbm.busy
.sym 15621 uut.uacia.rxf
.sym 15623 gpio_o[7]
.sym 15624 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$22544
.sym 15625 uut.cpu_I.instr_jal
.sym 15626 $abc$24495$new_n2707_
.sym 15634 uut.mem_wdata[0]
.sym 15637 uut.mem_wdata[2]
.sym 15638 uut.mem_wdata[1]
.sym 15645 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16717
.sym 15650 uut.mem_wdata[7]
.sym 15651 uut.mem_wdata[5]
.sym 15670 uut.mem_wdata[5]
.sym 15682 uut.mem_wdata[2]
.sym 15686 uut.mem_wdata[1]
.sym 15698 uut.mem_wdata[0]
.sym 15712 uut.mem_wdata[7]
.sym 15713 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16717
.sym 15714 clk24_$glb_clk
.sym 15719 uut.cpu_I.mem_rdata_q[15]
.sym 15720 uut.cpu_I.mem_rdata_q[16]
.sym 15721 uut.cpu_I.mem_rdata_q[20]
.sym 15722 $abc$24495$techmap\uut.cpu_I.$procmux$3779_CMP_new_inv_
.sym 15723 uut.cpu_I.mem_rdata_q[23]
.sym 15724 uut.cpu_I.is_sb_sh_sw
.sym 15725 uut.cpu_I.pcpi_rs1[0]
.sym 15726 uut.cpu_I.pcpi_rs1[0]
.sym 15728 gpio_o[5]
.sym 15729 uut.cpu_I.mem_rdata_q[12]
.sym 15730 $PACKER_GND_NET
.sym 15731 uut.mem_wdata[2]
.sym 15732 uut.cpu_I.instr_jalr
.sym 15733 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16717
.sym 15734 uut.cpu_I.is_sb_sh_sw
.sym 15735 $abc$24495$auto$simplemap.cc:168:logic_reduce$9286[0]_new_inv_
.sym 15736 led_b$SB_IO_OUT
.sym 15738 uut.cpu_I.mem_rdata_q[24]
.sym 15740 uut.uwbb.sbdati[3]
.sym 15741 led_r$SB_IO_OUT
.sym 15744 uut.uwbb.sbdati[5]
.sym 15746 uut.cpu_I.mem_rdata_latched[16]
.sym 15750 uut.uwbb.sbdati[2]
.sym 15751 uut.wbb_rdy
.sym 15770 reset
.sym 15771 uut.mem_wstrb[0]
.sym 15774 uut.uacia.rx_stb
.sym 15780 uut.uwbb.uwbm.busy
.sym 15782 $abc$24495$techmap\uut.uacia.$and$acia.v:105$989_Y_new_
.sym 15784 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$23197
.sym 15796 uut.uacia.rx_stb
.sym 15797 $abc$24495$techmap\uut.uacia.$and$acia.v:105$989_Y_new_
.sym 15798 uut.mem_wstrb[0]
.sym 15799 reset
.sym 15803 uut.uwbb.uwbm.busy
.sym 15836 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$23197
.sym 15837 clk24_$glb_clk
.sym 15838 reset_$glb_sr
.sym 15839 $abc$24495$new_n2358_
.sym 15840 uut.cpu_I.instr_lw
.sym 15841 $abc$24495$new_n2344_
.sym 15842 uut.cpu_I.instr_sh
.sym 15843 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18641
.sym 15844 uut.cpu_I.decoded_imm[0]
.sym 15845 uut.cpu_I.instr_ecall_ebreak
.sym 15846 uut.cpu_I.instr_sw
.sym 15848 uut.cpu_I.pcpi_rs1[2]
.sym 15849 uut.cpu_I.pcpi_rs1[2]
.sym 15850 uut.cpu_I.decoded_rs2[3]
.sym 15852 $abc$24495$techmap\uut.cpu_I.$procmux$3779_CMP_new_inv_
.sym 15853 uut.cpu_I.is_lb_lh_lw_lbu_lhu
.sym 15856 uut.cpu_I.cpu_state[1]
.sym 15860 uut.cpu_I.mem_rdata_q[11]
.sym 15861 uut.cpu_I.mem_rdata_q[17]
.sym 15863 uut.cpu_I.instr_lui
.sym 15864 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18641
.sym 15865 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1057$1311_Y_new_
.sym 15867 uut.cpu_I.mem_state[1]
.sym 15868 uut.cpu_I.instr_ecall_ebreak
.sym 15870 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$23173
.sym 15871 $abc$24495$techmap\uut.cpu_I.$procmux$3779_CMP_new_inv_
.sym 15872 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 15873 uut.cpu_I.mem_rdata_latched[20]
.sym 15874 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20368
.sym 15881 uut.uacia.rx_stb
.sym 15882 uut.cpu_I.mem_do_prefetch
.sym 15887 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20479[0]
.sym 15889 uut.cpu_I.mem_do_wdata
.sym 15892 uut.cpu_I.mem_do_rdata
.sym 15893 uut.cpu_I.mem_state[1]
.sym 15894 uut.cpu_I.mem_state[0]
.sym 15895 $abc$24495$techmap\uut.cpu_I.$2\set_mem_do_rdata[0:0]
.sym 15898 uut.cpu_I.mem_do_rinst
.sym 15899 uut.cpu_I.cpu_state[6]
.sym 15900 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 15902 uut.cpu_I.cpu_state[1]
.sym 15905 $abc$24495$techmap\uut.cpu_I.$procmux$3144_Y_new_inv_
.sym 15907 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$22544
.sym 15908 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:375$1087_Y_new_inv_
.sym 15914 uut.cpu_I.mem_state[0]
.sym 15915 uut.cpu_I.mem_state[1]
.sym 15916 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:375$1087_Y_new_inv_
.sym 15919 uut.cpu_I.mem_state[0]
.sym 15920 uut.cpu_I.mem_do_wdata
.sym 15921 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:375$1087_Y_new_inv_
.sym 15922 uut.cpu_I.mem_state[1]
.sym 15926 uut.uacia.rx_stb
.sym 15932 $abc$24495$techmap\uut.cpu_I.$2\set_mem_do_rdata[0:0]
.sym 15933 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20479[0]
.sym 15937 uut.cpu_I.mem_do_prefetch
.sym 15939 uut.cpu_I.mem_do_rinst
.sym 15940 uut.cpu_I.mem_do_rdata
.sym 15943 uut.cpu_I.mem_do_rdata
.sym 15944 uut.cpu_I.mem_do_rinst
.sym 15945 uut.cpu_I.mem_state[0]
.sym 15949 uut.cpu_I.cpu_state[1]
.sym 15951 $abc$24495$techmap\uut.cpu_I.$procmux$3144_Y_new_inv_
.sym 15952 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20479[0]
.sym 15955 uut.cpu_I.cpu_state[6]
.sym 15956 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 15959 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$22544
.sym 15960 clk24_$glb_clk
.sym 15961 reset_$glb_sr
.sym 15962 $abc$24495$new_n2023_
.sym 15963 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:371$1072_Y_new_inv_
.sym 15964 $abc$24495$new_n1972_
.sym 15965 $abc$24495$uut.cpu_I.alu_out_0_new_inv_
.sym 15966 $abc$24495$new_n2364_
.sym 15967 uut.wbb_rdy
.sym 15968 $abc$24495$auto$simplemap.cc:309:simplemap_lut$7575_new_
.sym 15969 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3498.$and$/usr/bin/../share/yosys/techmap.v:434$7982_Y_new_
.sym 15970 uut.mem_addr[6]
.sym 15973 uut.uwbb.sbrwi
.sym 15974 $PACKER_GND_NET
.sym 15975 uut.cpu_I.trap
.sym 15976 uut.cpu_I.mem_do_prefetch
.sym 15977 uut.cpu_I.mem_rdata_q[13]
.sym 15978 uut.cpu_I.mem_rdata_q[12]
.sym 15979 $abc$24495$techmap\uut.uwbb.uwbm.$procmux$4661_Y_new_
.sym 15980 uut.mem_addr[10]
.sym 15981 uut.cpu_I.mem_rdata_q[24]
.sym 15982 uut.mem_wstrb[0]
.sym 15983 $abc$24495$new_n2330_
.sym 15984 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 15985 uut.mem_addr[7]
.sym 15986 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 15988 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 15989 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 15992 uut.cpu_I.decoded_imm[0]
.sym 15994 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20497[3]
.sym 15996 uut.cpu_I.instr_lui
.sym 16003 uut.cpu_I.mem_rdata_q[31]
.sym 16004 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 16006 uut.cpu_I.instr_bgeu
.sym 16008 reset
.sym 16009 uut.cpu_I.instr_bne
.sym 16010 $abc$24495$techmap\uut.cpu_I.$2\set_mem_do_rdata[0:0]
.sym 16012 uut.cpu_I.is_sb_sh_sw
.sym 16013 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$20504[0]_new_inv_
.sym 16014 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20486
.sym 16016 uut.cpu_I.instr_bge
.sym 16018 $abc$24495$new_n2477_
.sym 16020 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:371$1072_Y_new_inv_
.sym 16022 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431
.sym 16023 uut.cpu_I.cpu_state[3]
.sym 16030 $abc$24495$uut.cpu_I.alu_out_0_new_inv_
.sym 16031 $abc$24495$techmap\uut.cpu_I.$procmux$3779_CMP_new_inv_
.sym 16036 $abc$24495$uut.cpu_I.alu_out_0_new_inv_
.sym 16038 $abc$24495$new_n2477_
.sym 16043 uut.cpu_I.instr_bne
.sym 16044 uut.cpu_I.instr_bgeu
.sym 16045 uut.cpu_I.instr_bge
.sym 16048 $abc$24495$uut.cpu_I.alu_out_0_new_inv_
.sym 16049 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$20504[0]_new_inv_
.sym 16050 $abc$24495$new_n2477_
.sym 16051 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:371$1072_Y_new_inv_
.sym 16056 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431
.sym 16057 uut.cpu_I.cpu_state[3]
.sym 16063 $abc$24495$techmap\uut.cpu_I.$2\set_mem_do_rdata[0:0]
.sym 16066 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 16067 uut.cpu_I.mem_rdata_q[31]
.sym 16069 uut.cpu_I.is_sb_sh_sw
.sym 16074 uut.cpu_I.mem_rdata_q[31]
.sym 16075 $abc$24495$techmap\uut.cpu_I.$procmux$3779_CMP_new_inv_
.sym 16078 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:371$1072_Y_new_inv_
.sym 16080 reset
.sym 16082 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20486
.sym 16083 clk24_$glb_clk
.sym 16084 reset_$glb_sr
.sym 16085 $abc$24495$new_n2570_
.sym 16086 $abc$24495$new_n1973_
.sym 16087 uut.cpu_I.mem_do_rinst
.sym 16088 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10506_new_inv_
.sym 16089 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 16090 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[0]
.sym 16091 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[1]
.sym 16092 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[3]
.sym 16093 uut.mem_addr[7]
.sym 16095 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8704[3]_new_inv_
.sym 16097 uut.cpu_I.mem_rdata_q[14]
.sym 16098 $abc$24495$new_n2346_
.sym 16099 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 16100 uut.cpu_I.cpu_state[6]
.sym 16101 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$19659
.sym 16104 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18634[0]
.sym 16105 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$19659
.sym 16107 uut.cpu_I.mem_rdata_q[31]
.sym 16108 uut.cpu_I.cpu_state[3]
.sym 16109 uut.cpu_I.decoder_trigger
.sym 16110 uut.cpu_I.instr_jal
.sym 16111 lcd_bl$SB_IO_OUT
.sym 16112 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[0]
.sym 16113 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 16115 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 16116 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[3]
.sym 16117 uut.uwbb.sbdati[4]
.sym 16118 $abc$24495$new_n2035_
.sym 16119 uut.cpu_I.mem_do_wdata
.sym 16120 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20479[0]
.sym 16126 uut.cpu_I.instr_jal
.sym 16127 $abc$24495$new_n2479_
.sym 16128 $abc$24495$new_n1972_
.sym 16134 uut.cpu_I.instr_auipc
.sym 16135 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:371$1072_Y_new_inv_
.sym 16138 uut.cpu_I.is_sb_sh_sw
.sym 16139 uut.cpu_I.cpu_state[6]
.sym 16143 $abc$24495$techmap\uut.cpu_I.$procmux$3779_CMP_new_inv_
.sym 16145 reset
.sym 16146 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 16147 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[0]
.sym 16148 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[1]
.sym 16150 $abc$24495$new_n1946_
.sym 16151 $abc$24495$techmap\uut.cpu_I.$0\is_lui_auipc_jal[0:0]
.sym 16153 $abc$24495$techmap\uut.cpu_I.$procmux$2450_Y
.sym 16154 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 16155 uut.cpu_I.cpu_state[4]
.sym 16156 uut.cpu_I.instr_lui
.sym 16160 uut.cpu_I.is_sb_sh_sw
.sym 16161 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 16162 $abc$24495$techmap\uut.cpu_I.$procmux$3779_CMP_new_inv_
.sym 16165 uut.cpu_I.instr_lui
.sym 16166 uut.cpu_I.instr_jal
.sym 16167 uut.cpu_I.instr_auipc
.sym 16171 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[1]
.sym 16177 reset
.sym 16180 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:371$1072_Y_new_inv_
.sym 16183 $abc$24495$techmap\uut.cpu_I.$procmux$2450_Y
.sym 16184 $abc$24495$new_n2479_
.sym 16185 $abc$24495$new_n1972_
.sym 16186 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 16191 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[0]
.sym 16195 uut.cpu_I.cpu_state[6]
.sym 16197 uut.cpu_I.cpu_state[4]
.sym 16201 $abc$24495$new_n1946_
.sym 16204 $abc$24495$techmap\uut.cpu_I.$0\is_lui_auipc_jal[0:0]
.sym 16206 clk24_$glb_clk
.sym 16208 $abc$24495$new_n2530_
.sym 16209 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$6365[2]_new_inv_
.sym 16210 uut.cpu_I.latched_rd[2]
.sym 16211 uut.cpu_I.latched_rd[3]
.sym 16212 $abc$24495$new_n2531_
.sym 16213 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[3]
.sym 16214 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[2]
.sym 16215 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[0]
.sym 16216 uut.cpu_I.decoder_trigger
.sym 16218 uut.cpu_I.pcpi_rs1[13]
.sym 16219 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 16220 $abc$24495$new_n1946_
.sym 16221 uut.cpu_I.is_compare
.sym 16222 uut.cpu_I.reg_pc[2]
.sym 16224 uut.cpu_I.mem_rdata_latched[20]
.sym 16228 uut.cpu_I.mem_rdata_q[12]
.sym 16230 uut.cpu_I.decoder_trigger
.sym 16231 uut.cpu_I.mem_do_rinst
.sym 16232 uut.cpu_I.is_slli_srli_srai
.sym 16233 uut.uwbb.sbdato_0[6]
.sym 16234 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20368
.sym 16235 uut.cpu_I.instr_bge
.sym 16236 uut.uwbb.sbdati[5]
.sym 16237 uut.cpu_I.mem_rdata_latched[16]
.sym 16238 uut.cpu_I.decoded_imm[17]
.sym 16239 uut.cpu_I.decoded_rs2[0]
.sym 16240 uut.uwbb.sbdati[3]
.sym 16242 uut.cpu_I.pcpi_rs1[0]
.sym 16243 $abc$24495$new_n2058_
.sym 16249 uut.cpu_I.mem_rdata_q[22]
.sym 16250 uut.cpu_I.decoded_rs1[4]
.sym 16251 uut.cpu_I.decoded_rs1[1]
.sym 16253 uut.cpu_I.instr_auipc
.sym 16255 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[4]
.sym 16256 uut.cpu_I.is_lui_auipc_jal
.sym 16259 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 16264 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[3]
.sym 16268 uut.cpu_I.instr_lui
.sym 16270 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[3]
.sym 16271 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[2]
.sym 16272 uut.cpu_I.decoded_rs1[2]
.sym 16276 $abc$24495$new_n2036_
.sym 16277 uut.cpu_I.decoded_rs1[0]
.sym 16278 uut.cpu_I.decoded_rs1[3]
.sym 16280 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[0]
.sym 16284 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[3]
.sym 16291 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[4]
.sym 16294 uut.cpu_I.decoded_rs1[1]
.sym 16295 uut.cpu_I.is_lui_auipc_jal
.sym 16296 $abc$24495$new_n2036_
.sym 16297 uut.cpu_I.decoded_rs1[0]
.sym 16300 uut.cpu_I.decoded_rs1[4]
.sym 16302 uut.cpu_I.decoded_rs1[2]
.sym 16303 uut.cpu_I.decoded_rs1[3]
.sym 16306 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[0]
.sym 16314 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[3]
.sym 16318 uut.cpu_I.mem_rdata_q[22]
.sym 16319 uut.cpu_I.instr_lui
.sym 16320 uut.cpu_I.instr_auipc
.sym 16321 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 16325 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[2]
.sym 16329 clk24_$glb_clk
.sym 16331 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 16332 $abc$24495$techmap\uut.cpu_I.$procmux$2638_Y[4]_new_inv_
.sym 16333 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20446
.sym 16334 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[0]
.sym 16335 $abc$24495$new_n3266_
.sym 16336 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 16337 $abc$24495$techmap\uut.cpu_I.$procmux$2638_Y[0]_new_inv_
.sym 16338 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6372
.sym 16341 $abc$24495$new_n2058_
.sym 16343 uut.cpu_I.mem_rdata_q[22]
.sym 16346 uut.cpu_I.latched_rd[3]
.sym 16347 uut.cpu_I.decoded_rs1[4]
.sym 16348 uut.cpu_I.instr_sub
.sym 16349 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 16350 $abc$24495$new_n1946_
.sym 16351 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[4]
.sym 16352 uut.cpu_I.cpu_state[4]
.sym 16354 uut.cpu_I.latched_rd[2]
.sym 16355 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 16356 uut.cpu_I.pcpi_rs1[8]
.sym 16357 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1057$1311_Y_new_
.sym 16358 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 16360 uut.cpu_I.pcpi_rs1[5]
.sym 16361 uut.cpu_I.cpu_state[6]
.sym 16362 uut.cpu_I.cpu_state[5]
.sym 16363 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[15]
.sym 16365 uut.cpu_I.cpu_state[5]
.sym 16366 uut.cpu_I.cpu_state[6]
.sym 16373 uut.cpu_I.cpu_state[3]
.sym 16374 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20477
.sym 16376 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 16377 uut.cpu_I.cpu_state[2]
.sym 16378 $abc$24495$new_n2472_
.sym 16379 uut.cpu_I.cpu_state[5]
.sym 16380 uut.cpu_I.pcpi_rs1[5]
.sym 16381 $abc$24495$techmap\uut.cpu_I.$2\set_mem_do_wdata[0:0]
.sym 16384 uut.cpu_I.instr_lui
.sym 16385 uut.cpu_I.reg_pc[5]
.sym 16388 reset
.sym 16390 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20479[0]
.sym 16393 uut.cpu_I.cpu_state[4]
.sym 16396 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 16397 uut.cpu_I.cpu_state[1]
.sym 16399 $abc$24495$new_n2058_
.sym 16400 uut.cpu_I.cpu_state[0]
.sym 16403 uut.cpu_I.is_lui_auipc_jal
.sym 16405 uut.cpu_I.reg_pc[5]
.sym 16407 $abc$24495$new_n2058_
.sym 16411 uut.cpu_I.cpu_state[3]
.sym 16413 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 16414 $abc$24495$new_n2472_
.sym 16417 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20479[0]
.sym 16419 $abc$24495$techmap\uut.cpu_I.$2\set_mem_do_wdata[0:0]
.sym 16423 uut.cpu_I.instr_lui
.sym 16425 uut.cpu_I.cpu_state[2]
.sym 16426 uut.cpu_I.is_lui_auipc_jal
.sym 16429 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 16430 uut.cpu_I.cpu_state[2]
.sym 16431 reset
.sym 16432 uut.cpu_I.cpu_state[5]
.sym 16436 $abc$24495$techmap\uut.cpu_I.$2\set_mem_do_wdata[0:0]
.sym 16441 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 16442 uut.cpu_I.cpu_state[0]
.sym 16443 uut.cpu_I.cpu_state[1]
.sym 16444 uut.cpu_I.cpu_state[2]
.sym 16447 uut.cpu_I.cpu_state[4]
.sym 16449 uut.cpu_I.pcpi_rs1[5]
.sym 16451 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20477
.sym 16452 clk24_$glb_clk
.sym 16453 reset_$glb_sr
.sym 16454 $abc$24495$new_n2116_
.sym 16455 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1059$1319_Y_new_
.sym 16456 $abc$24495$techmap\uut.cpu_I.$procmux$2638_Y[2]_new_
.sym 16457 $abc$24495$new_n2087_
.sym 16458 uut.cpu_I.latched_compr
.sym 16459 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7989_Y[0]_new_
.sym 16460 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[7]_new_
.sym 16461 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1057$1311_Y_new_
.sym 16462 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[6]_new_
.sym 16465 $PACKER_GND_NET
.sym 16466 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 16468 uut.cpu_I.mem_rdata_q[12]
.sym 16469 $abc$24495$new_n2332_
.sym 16470 uut.mem_addr[9]
.sym 16471 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 16472 uut.mem_addr[10]
.sym 16473 uut.rom_do[23]
.sym 16474 $PACKER_GND_NET
.sym 16476 $abc$24495$new_n1946_
.sym 16477 uut.cpu_I.cpu_state[6]
.sym 16478 uut.cpu_I.pcpi_rs1[7]
.sym 16480 uut.cpu_I.decoded_imm[0]
.sym 16481 $abc$24495$new_n2058_
.sym 16482 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 16483 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 16484 uut.cpu_I.mem_do_prefetch
.sym 16485 uut.cpu_I.mem_do_wdata
.sym 16486 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[0]
.sym 16487 uut.cpu_I.mem_do_prefetch
.sym 16488 $auto$alumacc.cc:474:replace_alu$5161.C[31]
.sym 16489 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 16495 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 16497 uut.cpu_I.cpu_state[5]
.sym 16498 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[8]_new_
.sym 16499 $abc$24495$new_n2118_
.sym 16500 uut.cpu_I.pcpi_rs1[0]
.sym 16501 $abc$24495$new_n2084_
.sym 16502 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[5]_new_
.sym 16503 $abc$24495$new_n2089_
.sym 16504 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 16505 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[5]_new_
.sym 16506 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[0]
.sym 16509 uut.cpu_I.cpu_state[6]
.sym 16510 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[5]_new_
.sym 16511 $abc$24495$new_n2116_
.sym 16512 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[8]_new_
.sym 16513 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 16514 $abc$24495$new_n2087_
.sym 16515 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[0]_new_
.sym 16516 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[8]
.sym 16517 uut.cpu_I.pcpi_rs1[8]
.sym 16518 $abc$24495$new_n3670_
.sym 16519 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[0]_new_inv_
.sym 16520 $abc$24495$new_n2039_
.sym 16521 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[0]_new_
.sym 16522 $abc$24495$new_n2083_
.sym 16523 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 16524 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7989_Y[0]_new_
.sym 16525 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[8]_new_
.sym 16528 $abc$24495$new_n2083_
.sym 16529 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[5]_new_
.sym 16530 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[5]_new_
.sym 16531 $abc$24495$new_n2089_
.sym 16534 uut.cpu_I.cpu_state[6]
.sym 16535 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 16536 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[8]
.sym 16537 uut.cpu_I.pcpi_rs1[8]
.sym 16540 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[0]
.sym 16541 uut.cpu_I.pcpi_rs1[0]
.sym 16542 uut.cpu_I.cpu_state[5]
.sym 16543 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 16546 $abc$24495$new_n2087_
.sym 16547 $abc$24495$new_n2084_
.sym 16548 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[5]_new_
.sym 16549 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 16552 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 16553 uut.cpu_I.cpu_state[6]
.sym 16554 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[0]
.sym 16555 uut.cpu_I.pcpi_rs1[0]
.sym 16558 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[0]_new_
.sym 16559 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7989_Y[0]_new_
.sym 16560 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[0]_new_inv_
.sym 16561 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[0]_new_
.sym 16565 $abc$24495$new_n3670_
.sym 16566 $abc$24495$new_n2039_
.sym 16567 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[8]_new_
.sym 16570 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[8]_new_
.sym 16571 $abc$24495$new_n2118_
.sym 16572 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[8]_new_
.sym 16573 $abc$24495$new_n2116_
.sym 16574 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 16575 clk24_$glb_clk
.sym 16577 $abc$24495$new_n3666_
.sym 16578 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[7]_new_
.sym 16579 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[15]_new_
.sym 16580 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[15]_new_
.sym 16581 $abc$24495$new_n3678_
.sym 16582 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[6]_new_
.sym 16583 uut.cpu_I.pcpi_rs1[7]
.sym 16584 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[6]_new_
.sym 16585 uut.cpu_I.mem_rdata_q[29]
.sym 16588 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 16589 uut.cpu_I.pcpi_rs1[5]
.sym 16590 uut.cpu_I.is_slli_srli_srai
.sym 16591 uut.cpu_I.pcpi_rs1[0]
.sym 16592 uut.cpu_I.mem_rdata_q[31]
.sym 16593 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20134
.sym 16594 uut.cpu_I.mem_rdata_q[14]
.sym 16595 uut.cpu_I.pcpi_rs1[10]
.sym 16596 uut.rom_do[22]
.sym 16597 uut.cpu_I.cpu_state[6]
.sym 16598 uut.cpu_I.cpuregs_wrdata[5]
.sym 16600 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[5]
.sym 16601 uut.cpu_I.decoder_trigger
.sym 16602 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[8]
.sym 16603 uut.cpu_I.instr_jal
.sym 16604 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[3]
.sym 16605 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[0]
.sym 16606 $abc$24495$new_n2035_
.sym 16607 $PACKER_GND_NET
.sym 16608 uut.cpu_I.pcpi_rs1[0]
.sym 16609 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 16610 uut.cpu_I.pcpi_rs1[8]
.sym 16611 lcd_bl$SB_IO_OUT
.sym 16612 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[13]
.sym 16618 uut.cpu_I.pcpi_rs1[5]
.sym 16619 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[13]
.sym 16620 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 16621 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[2]_new_
.sym 16622 $abc$24495$new_n2162_
.sym 16623 uut.cpu_I.mem_do_rdata
.sym 16624 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8704[3]_new_inv_
.sym 16625 $abc$24495$new_n2164_
.sym 16627 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[2]_new_
.sym 16630 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[6]_new_
.sym 16631 $abc$24495$new_n2039_
.sym 16632 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[13]_new_
.sym 16633 uut.cpu_I.pcpi_rs1[13]
.sym 16634 $abc$24495$new_n3666_
.sym 16636 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[13]
.sym 16637 uut.cpu_I.cpu_state[5]
.sym 16638 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[13]_new_
.sym 16639 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[5]
.sym 16640 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11388[1]_new_inv_
.sym 16642 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 16644 uut.cpu_I.mem_do_prefetch
.sym 16645 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 16648 uut.cpu_I.cpu_state[6]
.sym 16649 uut.cpu_I.cpu_state[6]
.sym 16652 uut.cpu_I.mem_do_prefetch
.sym 16653 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8704[3]_new_inv_
.sym 16654 uut.cpu_I.mem_do_rdata
.sym 16657 $abc$24495$new_n2164_
.sym 16658 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[13]_new_
.sym 16659 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[13]_new_
.sym 16660 $abc$24495$new_n2162_
.sym 16663 uut.cpu_I.pcpi_rs1[5]
.sym 16664 uut.cpu_I.cpu_state[5]
.sym 16665 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 16666 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[5]
.sym 16670 $abc$24495$new_n2039_
.sym 16671 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[6]_new_
.sym 16672 $abc$24495$new_n3666_
.sym 16675 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 16676 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[13]
.sym 16677 uut.cpu_I.pcpi_rs1[13]
.sym 16678 uut.cpu_I.cpu_state[5]
.sym 16682 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[2]_new_
.sym 16683 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[2]_new_
.sym 16684 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11388[1]_new_inv_
.sym 16687 uut.cpu_I.pcpi_rs1[13]
.sym 16688 uut.cpu_I.cpu_state[6]
.sym 16689 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[13]
.sym 16690 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 16693 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 16694 uut.cpu_I.pcpi_rs1[5]
.sym 16695 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[5]
.sym 16696 uut.cpu_I.cpu_state[6]
.sym 16697 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 16698 clk24_$glb_clk
.sym 16701 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[1]
.sym 16702 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[2]
.sym 16703 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[3]
.sym 16704 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[4]
.sym 16705 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[5]
.sym 16706 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[6]
.sym 16707 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[7]
.sym 16712 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 16713 uut.cpu_I.pcpi_rs1[7]
.sym 16714 uut.cpu_I.pcpi_rs1[2]
.sym 16715 $abc$24495$new_n2711_
.sym 16716 uut.cpu_I.mem_la_wdata[3]
.sym 16717 uut.cpu_I.pcpi_rs1[4]
.sym 16718 uut.cpu_I.pcpi_rs1[13]
.sym 16719 uut.cpu_I.pcpi_rs1[12]
.sym 16720 uut.cpu_I.pcpi_rs1[6]
.sym 16721 $abc$24495$new_n2164_
.sym 16724 uut.cpu_I.decoded_imm[9]
.sym 16725 $abc$24495$new_n2106_
.sym 16726 $abc$24495$new_n2039_
.sym 16727 uut.cpu_I.pcpi_rs1[6]
.sym 16728 uut.cpu_I.pcpi_rs1[9]
.sym 16729 uut.cpu_I.pcpi_rs1[1]
.sym 16730 uut.cpu_I.pcpi_rs1[13]
.sym 16731 $abc$24495$new_n2058_
.sym 16732 uut.cpu_I.pcpi_rs1[14]
.sym 16733 uut.cpu_I.decoded_imm[11]
.sym 16735 uut.cpu_I.decoded_imm[17]
.sym 16741 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 16742 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 16744 $abc$24495$new_n2039_
.sym 16745 $abc$24495$new_n3678_
.sym 16747 uut.cpu_I.pcpi_rs1[7]
.sym 16748 uut.cpu_I.cpu_state[5]
.sym 16749 uut.cpu_I.pcpi_rs1[3]
.sym 16750 $abc$24495$new_n3674_
.sym 16751 $abc$24495$new_n2102_
.sym 16752 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 16753 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[9]_new_
.sym 16755 uut.cpu_I.mem_do_wdata
.sym 16756 uut.cpu_I.cpu_state[4]
.sym 16757 uut.cpu_I.mem_do_prefetch
.sym 16758 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[9]
.sym 16759 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 16760 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[13]_new_
.sym 16762 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8704[3]_new_inv_
.sym 16763 uut.cpu_I.pcpi_rs1[9]
.sym 16764 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11423[1]_new_inv_
.sym 16766 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[15]_new_
.sym 16767 uut.cpu_I.cpu_state[6]
.sym 16768 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[3]
.sym 16770 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[9]_new_
.sym 16774 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[3]
.sym 16775 uut.cpu_I.pcpi_rs1[3]
.sym 16776 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 16777 uut.cpu_I.cpu_state[6]
.sym 16780 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 16781 uut.cpu_I.pcpi_rs1[7]
.sym 16782 $abc$24495$new_n2102_
.sym 16783 uut.cpu_I.cpu_state[4]
.sym 16786 uut.cpu_I.mem_do_prefetch
.sym 16787 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8704[3]_new_inv_
.sym 16789 uut.cpu_I.mem_do_wdata
.sym 16792 $abc$24495$new_n2039_
.sym 16793 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[15]_new_
.sym 16795 $abc$24495$new_n3678_
.sym 16798 uut.cpu_I.pcpi_rs1[9]
.sym 16799 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[9]
.sym 16800 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 16801 uut.cpu_I.cpu_state[5]
.sym 16804 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[9]
.sym 16805 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 16806 uut.cpu_I.cpu_state[6]
.sym 16807 uut.cpu_I.pcpi_rs1[9]
.sym 16810 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[9]_new_
.sym 16811 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11423[1]_new_inv_
.sym 16813 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[9]_new_
.sym 16816 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[13]_new_
.sym 16817 $abc$24495$new_n3674_
.sym 16818 $abc$24495$new_n2039_
.sym 16820 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 16821 clk24_$glb_clk
.sym 16823 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[8]
.sym 16824 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[9]
.sym 16825 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[10]
.sym 16826 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[11]
.sym 16827 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[12]
.sym 16828 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[13]
.sym 16829 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[14]
.sym 16830 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[15]
.sym 16831 uut.mem_addr[13]
.sym 16835 uut.cpu_I.pcpi_rs1[14]
.sym 16838 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 16839 uut.cpu_I.pcpi_rs1[5]
.sym 16840 uut.cpu_I.decoded_imm[5]
.sym 16841 uut.cpu_I.pcpi_rs1[8]
.sym 16842 uut.cpu_I.decoded_imm[7]
.sym 16843 uut.cpu_I.pcpi_rs1[15]
.sym 16844 uut.cpu_I.decoded_imm[22]
.sym 16845 uut.cpu_I.pcpi_rs1[3]
.sym 16846 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[2]
.sym 16847 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 16848 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 16849 uut.cpu_I.decoded_imm[22]
.sym 16850 uut.cpu_I.pcpi_rs1[15]
.sym 16851 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 16852 uut.cpu_I.pcpi_rs1[5]
.sym 16853 $abc$24495$new_n2323_
.sym 16854 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[15]
.sym 16855 uut.cpu_I.cpu_state[5]
.sym 16856 uut.cpu_I.reg_pc[7]
.sym 16857 uut.cpu_I.decoded_imm[21]
.sym 16858 uut.cpu_I.pcpi_rs1[17]
.sym 16864 $abc$24495$new_n2134_
.sym 16866 $abc$24495$new_n2131_
.sym 16868 uut.cpu_I.pcpi_rs1[14]
.sym 16869 $abc$24495$uut.cpu_I.cpuregs_rs2[3]_new_
.sym 16870 uut.cpu_I.pcpi_rs1[12]
.sym 16871 uut.cpu_I.is_slli_srli_srai
.sym 16872 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 16873 uut.cpu_I.cpu_state[5]
.sym 16874 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 16875 uut.cpu_I.instr_jal
.sym 16876 uut.cpu_I.cpu_state[5]
.sym 16877 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 16878 uut.cpu_I.cpu_state[6]
.sym 16879 uut.cpu_I.cpu_state[6]
.sym 16880 uut.cpu_I.reg_pc[7]
.sym 16881 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 16884 $abc$24495$new_n2103_
.sym 16885 $abc$24495$new_n2106_
.sym 16886 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[14]
.sym 16888 $abc$24495$new_n2360_
.sym 16890 uut.cpu_I.reg_pc[10]
.sym 16891 uut.cpu_I.decoded_imm_j[22]
.sym 16892 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[12]
.sym 16894 $abc$24495$new_n2058_
.sym 16895 uut.cpu_I.decoded_rs2[3]
.sym 16897 uut.cpu_I.pcpi_rs1[14]
.sym 16898 uut.cpu_I.cpu_state[6]
.sym 16899 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[14]
.sym 16900 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 16903 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 16904 uut.cpu_I.cpu_state[6]
.sym 16905 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[12]
.sym 16906 uut.cpu_I.pcpi_rs1[12]
.sym 16909 $abc$24495$new_n2103_
.sym 16910 $abc$24495$new_n2106_
.sym 16911 uut.cpu_I.reg_pc[7]
.sym 16912 $abc$24495$new_n2058_
.sym 16915 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 16916 uut.cpu_I.cpu_state[5]
.sym 16917 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[12]
.sym 16918 uut.cpu_I.pcpi_rs1[12]
.sym 16921 $abc$24495$new_n2134_
.sym 16922 uut.cpu_I.reg_pc[10]
.sym 16923 $abc$24495$new_n2131_
.sym 16924 $abc$24495$new_n2058_
.sym 16927 $abc$24495$new_n2360_
.sym 16928 uut.cpu_I.decoded_imm_j[22]
.sym 16929 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 16930 uut.cpu_I.instr_jal
.sym 16934 $abc$24495$uut.cpu_I.cpuregs_rs2[3]_new_
.sym 16935 uut.cpu_I.decoded_rs2[3]
.sym 16936 uut.cpu_I.is_slli_srli_srai
.sym 16939 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 16940 uut.cpu_I.pcpi_rs1[14]
.sym 16941 uut.cpu_I.cpu_state[5]
.sym 16942 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[14]
.sym 16943 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19684_$glb_ce
.sym 16944 clk24_$glb_clk
.sym 16945 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 16946 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[16]
.sym 16947 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[17]
.sym 16948 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[18]
.sym 16949 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[19]
.sym 16950 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[20]
.sym 16951 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[21]
.sym 16952 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[22]
.sym 16953 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[23]
.sym 16954 uut.cpu_I.decoded_imm[29]
.sym 16955 uut.mem_addr[4]
.sym 16957 led_r$SB_IO_OUT
.sym 16958 uut.cpu_I.pcpi_rs1[12]
.sym 16959 uut.cpu_I.cpu_state[5]
.sym 16960 uut.mem_addr[9]
.sym 16962 uut.cpu_I.decoded_imm[14]
.sym 16963 uut.cpu_I.cpu_state[6]
.sym 16964 uut.cpu_I.decoded_imm[12]
.sym 16965 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 16966 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 16968 $abc$24495$new_n2134_
.sym 16969 uut.cpu_I.pcpi_rs1[12]
.sym 16970 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[10]
.sym 16971 uut.cpu_I.reg_pc[3]
.sym 16972 uut.cpu_I.pcpi_rs1[29]
.sym 16973 uut.cpu_I.pcpi_rs1[16]
.sym 16974 $abc$24495$new_n2058_
.sym 16975 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 16976 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 16977 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[0]
.sym 16978 uut.cpu_I.pcpi_rs1[19]
.sym 16979 uut.cpu_I.pcpi_rs1[18]
.sym 16980 uut.cpu_I.pcpi_rs1[23]
.sym 16981 uut.cpu_I.pcpi_rs1[10]
.sym 16987 uut.cpu_I.reg_pc[3]
.sym 16988 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[3]_new_inv_
.sym 16989 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[31]_new_inv_
.sym 16990 uut.cpu_I.cpu_state[4]
.sym 16991 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 16992 $abc$24495$new_n2058_
.sym 16993 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[1]_new_inv_
.sym 16994 uut.cpu_I.reg_pc[31]
.sym 16995 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[14]_new_
.sym 16996 $abc$24495$new_n2168_
.sym 16997 uut.cpu_I.cpu_state[6]
.sym 16998 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[3]
.sym 17000 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 17001 uut.cpu_I.cpu_state[5]
.sym 17002 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[14]_new_
.sym 17004 uut.cpu_I.pcpi_rs1[1]
.sym 17005 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 17006 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[31]_new_
.sym 17007 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[31]_new_
.sym 17008 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[3]
.sym 17009 $abc$24495$new_n3717_
.sym 17010 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[31]
.sym 17011 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 17012 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 17013 $abc$24495$new_n2323_
.sym 17014 $abc$24495$new_n2034_
.sym 17016 uut.cpu_I.pcpi_rs1[31]
.sym 17017 $abc$24495$new_n2171_
.sym 17018 $abc$24495$new_n2065_
.sym 17020 $abc$24495$new_n2065_
.sym 17021 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[3]_new_inv_
.sym 17022 uut.cpu_I.reg_pc[3]
.sym 17023 $abc$24495$new_n2058_
.sym 17026 uut.cpu_I.cpu_state[4]
.sym 17027 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[1]_new_inv_
.sym 17028 uut.cpu_I.pcpi_rs1[1]
.sym 17029 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 17032 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 17033 uut.cpu_I.cpu_state[5]
.sym 17034 uut.cpu_I.pcpi_rs1[31]
.sym 17035 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[31]
.sym 17038 uut.cpu_I.cpu_state[6]
.sym 17039 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 17040 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[31]
.sym 17041 uut.cpu_I.pcpi_rs1[31]
.sym 17044 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[14]_new_
.sym 17045 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[14]_new_
.sym 17046 $abc$24495$new_n2168_
.sym 17047 $abc$24495$new_n2171_
.sym 17050 uut.cpu_I.reg_pc[31]
.sym 17051 $abc$24495$new_n3717_
.sym 17052 $abc$24495$new_n2058_
.sym 17056 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[31]_new_inv_
.sym 17057 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[31]_new_
.sym 17058 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[31]_new_
.sym 17059 $abc$24495$new_n2323_
.sym 17062 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[3]
.sym 17063 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[3]
.sym 17064 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 17065 $abc$24495$new_n2034_
.sym 17066 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 17067 clk24_$glb_clk
.sym 17069 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[24]
.sym 17070 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[25]
.sym 17071 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[26]
.sym 17072 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[27]
.sym 17073 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[28]
.sym 17074 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[29]
.sym 17075 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[30]
.sym 17076 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[31]
.sym 17077 uut.uwbb.sbstbi
.sym 17079 led_b$SB_IO_OUT
.sym 17082 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[4]
.sym 17083 uut.cpu_I.pcpi_rs1[31]
.sym 17084 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[5]
.sym 17085 uut.cpu_I.decoder_trigger
.sym 17086 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[23]
.sym 17089 $abc$24495$uut.cpu_I.cpuregs_rs2[3]_new_
.sym 17090 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[17]
.sym 17091 uut.cpu_I.pcpi_rs1[14]
.sym 17092 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[3]
.sym 17093 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[18]
.sym 17094 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 17095 uut.cpu_I.decoded_imm[27]
.sym 17096 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[3]
.sym 17097 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[0]
.sym 17098 $PACKER_GND_NET
.sym 17099 uut.cpu_I.decoded_imm[26]
.sym 17100 uut.cpu_I.pcpi_rs1[17]
.sym 17101 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[22]
.sym 17102 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[0]
.sym 17103 lcd_bl$SB_IO_OUT
.sym 17104 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[25]
.sym 17110 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[28]_new_
.sym 17111 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 17112 uut.cpu_I.pcpi_rs1[28]
.sym 17113 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 17114 uut.cpu_I.pcpi_rs1[30]
.sym 17116 uut.cpu_I.reg_pc[14]
.sym 17119 $abc$24495$new_n2300_
.sym 17120 uut.cpu_I.cpu_state[4]
.sym 17121 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 17122 uut.cpu_I.pcpi_rs1[14]
.sym 17123 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[28]_new_
.sym 17124 $abc$24495$new_n2169_
.sym 17125 uut.cpu_I.reg_pc[28]
.sym 17126 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 17128 $abc$24495$new_n2058_
.sym 17129 $abc$24495$new_n2170_
.sym 17131 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[28]_new_
.sym 17132 uut.cpu_I.cpu_state[6]
.sym 17133 $abc$24495$new_n3706_
.sym 17134 $abc$24495$new_n2058_
.sym 17135 uut.cpu_I.cpu_state[5]
.sym 17136 uut.cpu_I.pcpi_rs1[28]
.sym 17137 uut.cpu_I.cpu_state[4]
.sym 17138 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[28]
.sym 17139 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[30]_new_
.sym 17140 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[28]_new_inv_
.sym 17143 uut.cpu_I.cpu_state[5]
.sym 17144 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 17145 uut.cpu_I.pcpi_rs1[28]
.sym 17146 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[28]
.sym 17149 $abc$24495$new_n2170_
.sym 17150 $abc$24495$new_n2058_
.sym 17151 $abc$24495$new_n2169_
.sym 17152 uut.cpu_I.reg_pc[14]
.sym 17156 $abc$24495$new_n2058_
.sym 17157 uut.cpu_I.reg_pc[28]
.sym 17158 $abc$24495$new_n3706_
.sym 17161 uut.cpu_I.pcpi_rs1[14]
.sym 17162 uut.cpu_I.cpu_state[4]
.sym 17163 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 17167 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[30]_new_
.sym 17168 uut.cpu_I.cpu_state[4]
.sym 17169 uut.cpu_I.pcpi_rs1[30]
.sym 17170 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 17173 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[28]
.sym 17174 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 17175 uut.cpu_I.pcpi_rs1[28]
.sym 17176 uut.cpu_I.cpu_state[6]
.sym 17179 uut.cpu_I.pcpi_rs1[28]
.sym 17180 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 17181 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[28]_new_
.sym 17182 uut.cpu_I.cpu_state[4]
.sym 17185 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[28]_new_
.sym 17186 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[28]_new_
.sym 17187 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[28]_new_inv_
.sym 17188 $abc$24495$new_n2300_
.sym 17189 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 17190 clk24_$glb_clk
.sym 17192 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[18]_new_
.sym 17193 uut.cpu_I.pcpi_rs1[16]
.sym 17194 $abc$24495$new_n3687_
.sym 17195 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[16]_new_
.sym 17196 uut.cpu_I.pcpi_rs1[18]
.sym 17197 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[16]_new_
.sym 17198 $abc$24495$techmap\uut.cpu_I.$procmux$2638_Y[1]_new_inv_
.sym 17199 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[18]_new_
.sym 17206 uut.cpu_I.pcpi_rs1[4]
.sym 17208 $abc$24495$new_n2164_
.sym 17209 uut.cpu_I.pcpi_rs1[26]
.sym 17210 uut.cpu_I.pcpi_rs1[28]
.sym 17212 $abc$24495$new_n2169_
.sym 17213 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 17214 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[30]_new_inv_
.sym 17215 $abc$24495$new_n2300_
.sym 17216 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[26]
.sym 17217 uut.cpu_I.latched_rd[2]
.sym 17219 $abc$24495$new_n2058_
.sym 17220 uut.cpu_I.pcpi_rs1[29]
.sym 17221 uut.cpu_I.pcpi_rs1[22]
.sym 17223 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[16]
.sym 17224 $abc$24495$new_n2039_
.sym 17225 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[20]
.sym 17226 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 17227 uut.cpu_I.pcpi_rs1[16]
.sym 17233 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[18]_new_inv_
.sym 17234 uut.cpu_I.reg_pc[29]
.sym 17235 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 17236 $abc$24495$new_n3710_
.sym 17237 uut.cpu_I.cpu_state[5]
.sym 17238 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 17239 uut.cpu_I.cpu_state[6]
.sym 17241 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[29]_new_
.sym 17242 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[29]_new_
.sym 17243 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[21]_new_inv_
.sym 17244 uut.cpu_I.cpu_state[4]
.sym 17246 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[29]
.sym 17247 uut.cpu_I.reg_pc[16]
.sym 17248 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[16]_new_inv_
.sym 17249 uut.cpu_I.pcpi_rs1[21]
.sym 17250 uut.cpu_I.pcpi_rs1[16]
.sym 17251 $abc$24495$new_n2309_
.sym 17252 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[29]_new_inv_
.sym 17256 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 17258 $abc$24495$new_n2058_
.sym 17259 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 17261 uut.cpu_I.pcpi_rs1[18]
.sym 17262 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[16]_new_inv_
.sym 17263 uut.cpu_I.pcpi_rs1[29]
.sym 17266 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[29]
.sym 17267 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 17268 uut.cpu_I.cpu_state[5]
.sym 17269 uut.cpu_I.pcpi_rs1[29]
.sym 17272 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 17273 uut.cpu_I.cpu_state[6]
.sym 17274 uut.cpu_I.pcpi_rs1[29]
.sym 17275 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[29]
.sym 17278 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[18]_new_inv_
.sym 17279 uut.cpu_I.pcpi_rs1[18]
.sym 17280 uut.cpu_I.cpu_state[4]
.sym 17281 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 17284 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[29]_new_inv_
.sym 17285 $abc$24495$new_n2309_
.sym 17286 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[29]_new_
.sym 17287 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[29]_new_
.sym 17290 uut.cpu_I.cpu_state[4]
.sym 17291 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 17292 uut.cpu_I.pcpi_rs1[21]
.sym 17293 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[21]_new_inv_
.sym 17296 uut.cpu_I.pcpi_rs1[16]
.sym 17297 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[16]_new_inv_
.sym 17298 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 17299 uut.cpu_I.cpu_state[4]
.sym 17303 uut.cpu_I.reg_pc[29]
.sym 17304 $abc$24495$new_n2058_
.sym 17305 $abc$24495$new_n3710_
.sym 17309 $abc$24495$new_n2058_
.sym 17310 uut.cpu_I.reg_pc[16]
.sym 17311 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[16]_new_inv_
.sym 17312 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 17313 clk24_$glb_clk
.sym 17315 uut.cpu_I.pcpi_rs1[21]
.sym 17316 uut.cpu_I.pcpi_rs1[25]
.sym 17317 uut.cpu_I.pcpi_rs1[19]
.sym 17318 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[21]_new_
.sym 17319 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[21]_new_
.sym 17320 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[25]_new_
.sym 17321 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[19]_new_
.sym 17322 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[25]_new_
.sym 17328 uut.cpu_I.decoded_imm_j[22]
.sym 17330 $abc$24495$new_n2058_
.sym 17333 uut.cpu_I.reg_pc[12]
.sym 17334 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[3]
.sym 17335 uut.cpu_I.pcpi_rs1[14]
.sym 17336 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 17339 uut.cpu_I.reg_pc[17]
.sym 17340 uut.cpu_I.pcpi_rs1[24]
.sym 17341 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 17342 uut.cpu_I.pcpi_rs1[17]
.sym 17343 uut.cpu_I.cpu_state[5]
.sym 17345 $abc$24495$new_n2323_
.sym 17346 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[24]
.sym 17348 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 17349 uut.cpu_I.pcpi_rs1[26]
.sym 17350 uut.cpu_I.cpu_state[6]
.sym 17356 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[27]_new_inv_
.sym 17357 uut.cpu_I.pcpi_rs1[16]
.sym 17359 uut.cpu_I.cpu_state[4]
.sym 17360 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[21]_new_inv_
.sym 17362 uut.cpu_I.cpu_state[6]
.sym 17364 $abc$24495$new_n2246_
.sym 17365 uut.cpu_I.reg_pc[19]
.sym 17366 uut.cpu_I.cpu_state[5]
.sym 17367 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[22]_new_
.sym 17368 uut.cpu_I.pcpi_rs1[18]
.sym 17369 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 17370 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[19]_new_inv_
.sym 17371 uut.cpu_I.reg_pc[22]
.sym 17372 uut.cpu_I.pcpi_rs1[22]
.sym 17373 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[22]
.sym 17374 uut.cpu_I.reg_pc[21]
.sym 17375 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[22]_new_inv_
.sym 17378 $abc$24495$new_n3699_
.sym 17379 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 17381 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 17382 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[22]_new_
.sym 17383 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 17384 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 17386 $abc$24495$new_n2058_
.sym 17387 uut.cpu_I.pcpi_rs1[27]
.sym 17389 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[22]_new_
.sym 17390 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[22]_new_
.sym 17391 $abc$24495$new_n3699_
.sym 17392 $abc$24495$new_n2246_
.sym 17395 $abc$24495$new_n2058_
.sym 17396 uut.cpu_I.reg_pc[19]
.sym 17397 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[19]_new_inv_
.sym 17401 uut.cpu_I.pcpi_rs1[22]
.sym 17402 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[22]
.sym 17403 uut.cpu_I.cpu_state[6]
.sym 17404 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 17407 uut.cpu_I.cpu_state[5]
.sym 17408 uut.cpu_I.pcpi_rs1[22]
.sym 17409 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[22]
.sym 17410 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 17413 uut.cpu_I.reg_pc[21]
.sym 17414 $abc$24495$new_n2058_
.sym 17415 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[21]_new_inv_
.sym 17419 uut.cpu_I.pcpi_rs1[16]
.sym 17420 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 17421 uut.cpu_I.pcpi_rs1[18]
.sym 17425 uut.cpu_I.reg_pc[22]
.sym 17426 $abc$24495$new_n2058_
.sym 17428 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[22]_new_inv_
.sym 17431 uut.cpu_I.cpu_state[4]
.sym 17432 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[27]_new_inv_
.sym 17433 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 17434 uut.cpu_I.pcpi_rs1[27]
.sym 17435 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 17436 clk24_$glb_clk
.sym 17438 $abc$24495$new_n2252_
.sym 17439 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[20]_new_
.sym 17440 $abc$24495$new_n3703_
.sym 17441 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[20]_new_
.sym 17442 $abc$24495$new_n2198_
.sym 17443 $abc$24495$new_n2196_
.sym 17444 $abc$24495$new_n2250_
.sym 17445 uut.cpu_I.pcpi_rs1[20]
.sym 17446 uut.uwbb.sbrwi
.sym 17447 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[8]
.sym 17449 $PACKER_GND_NET
.sym 17450 $abc$24495$new_n2246_
.sym 17451 uut.cpu_I.pcpi_rs1[31]
.sym 17452 $abc$24495$new_n2237_
.sym 17453 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 17454 uut.cpu_I.pcpi_rs1[26]
.sym 17456 uut.cpu_I.cpu_state[5]
.sym 17457 uut.cpu_I.pcpi_rs1[21]
.sym 17458 uut.cpu_I.cpu_state[6]
.sym 17459 uut.cpu_I.reg_pc[22]
.sym 17461 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 17462 uut.cpu_I.pcpi_rs1[19]
.sym 17464 uut.cpu_I.pcpi_rs1[23]
.sym 17466 $abc$24495$new_n2058_
.sym 17468 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 17469 uut.cpu_I.pcpi_rs1[20]
.sym 17471 $abc$24495$new_n2058_
.sym 17473 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 17479 uut.cpu_I.pcpi_rs1[21]
.sym 17480 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[23]
.sym 17481 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[17]_new_inv_
.sym 17484 uut.cpu_I.cpu_state[6]
.sym 17486 uut.cpu_I.pcpi_rs1[17]
.sym 17487 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 17488 uut.cpu_I.cpu_state[5]
.sym 17489 $abc$24495$new_n2253_
.sym 17490 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[23]_new_
.sym 17491 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[23]_new_
.sym 17492 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[17]_new_inv_
.sym 17493 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[17]_new_
.sym 17494 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[17]
.sym 17495 $abc$24495$new_n2199_
.sym 17496 $abc$24495$new_n2039_
.sym 17497 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 17498 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 17500 $abc$24495$new_n2196_
.sym 17501 $abc$24495$new_n2250_
.sym 17503 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 17504 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[17]_new_
.sym 17505 uut.cpu_I.pcpi_rs1[13]
.sym 17506 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 17508 uut.cpu_I.pcpi_rs1[23]
.sym 17512 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[17]_new_inv_
.sym 17513 $abc$24495$new_n2039_
.sym 17514 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[17]_new_inv_
.sym 17515 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 17518 uut.cpu_I.pcpi_rs1[17]
.sym 17519 uut.cpu_I.cpu_state[5]
.sym 17520 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 17521 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[17]
.sym 17524 uut.cpu_I.pcpi_rs1[21]
.sym 17525 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 17527 uut.cpu_I.pcpi_rs1[13]
.sym 17530 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[23]
.sym 17531 uut.cpu_I.cpu_state[5]
.sym 17532 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 17533 uut.cpu_I.pcpi_rs1[23]
.sym 17536 uut.cpu_I.pcpi_rs1[23]
.sym 17537 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[23]
.sym 17538 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 17539 uut.cpu_I.cpu_state[6]
.sym 17542 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[23]_new_
.sym 17543 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[23]_new_
.sym 17544 $abc$24495$new_n2253_
.sym 17545 $abc$24495$new_n2250_
.sym 17548 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[17]
.sym 17549 uut.cpu_I.pcpi_rs1[17]
.sym 17550 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 17551 uut.cpu_I.cpu_state[6]
.sym 17554 $abc$24495$new_n2196_
.sym 17555 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[17]_new_
.sym 17556 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[17]_new_
.sym 17557 $abc$24495$new_n2199_
.sym 17558 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 17559 clk24_$glb_clk
.sym 17561 uut.cpu_I.pcpi_rs1[24]
.sym 17562 $abc$24495$new_n2259_
.sym 17563 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[24]_new_
.sym 17564 $abc$24495$new_n2225_
.sym 17565 $abc$24495$new_n2223_
.sym 17566 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[24]_new_
.sym 17568 $abc$24495$new_n2261_
.sym 17573 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 17575 uut.cpu_I.pcpi_rs1[23]
.sym 17576 uut.cpu_I.cpu_state[6]
.sym 17578 uut.cpu_I.pcpi_rs1[20]
.sym 17579 uut.cpu_I.pcpi_rs1[29]
.sym 17581 uut.cpu_I.cpu_state[4]
.sym 17582 uut.cpu_I.cpu_state[5]
.sym 17585 $PACKER_GND_NET
.sym 17588 lcd_bl$SB_IO_OUT
.sym 17589 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[3]
.sym 17592 uut.cpu_I.pcpi_rs1[23]
.sym 17595 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[0]
.sym 17596 uut.cpu_I.pcpi_rs1[17]
.sym 17606 $abc$24495$new_n2278_
.sym 17607 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 17611 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 17613 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 17614 $abc$24495$new_n2280_
.sym 17615 uut.cpu_I.reg_pc[26]
.sym 17616 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[26]_new_
.sym 17617 uut.cpu_I.cpu_state[4]
.sym 17618 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 17619 uut.cpu_I.cpu_state[5]
.sym 17621 $abc$24495$new_n2279_
.sym 17622 $abc$24495$new_n2277_
.sym 17623 uut.cpu_I.pcpi_rs1[26]
.sym 17627 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[26]
.sym 17628 $abc$24495$new_n2058_
.sym 17632 uut.cpu_I.cpu_state[6]
.sym 17633 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[26]_new_
.sym 17653 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 17655 uut.cpu_I.pcpi_rs1[26]
.sym 17656 uut.cpu_I.cpu_state[4]
.sym 17659 uut.cpu_I.reg_pc[26]
.sym 17660 $abc$24495$new_n2279_
.sym 17661 $abc$24495$new_n2278_
.sym 17662 $abc$24495$new_n2058_
.sym 17665 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[26]_new_
.sym 17666 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[26]_new_
.sym 17667 $abc$24495$new_n2280_
.sym 17668 $abc$24495$new_n2277_
.sym 17671 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 17672 uut.cpu_I.pcpi_rs1[26]
.sym 17673 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[26]
.sym 17674 uut.cpu_I.cpu_state[6]
.sym 17677 uut.cpu_I.cpu_state[5]
.sym 17678 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[26]
.sym 17679 uut.cpu_I.pcpi_rs1[26]
.sym 17680 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 17681 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 17682 clk24_$glb_clk
.sym 17697 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 17698 uut.cpu_I.pcpi_rs1[26]
.sym 17700 $abc$24495$new_n2309_
.sym 17702 $abc$24495$new_n2300_
.sym 17703 uut.cpu_I.reg_pc[26]
.sym 17704 uut.cpu_I.reg_pc[31]
.sym 17709 uut.cpu_I.latched_rd[2]
.sym 17713 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[26]
.sym 17714 uut.cpu_I.reg_pc[24]
.sym 17942 $PACKER_GND_NET
.sym 18080 lcd_bl$SB_IO_OUT
.sym 18082 $PACKER_GND_NET
.sym 18430 led_r$SB_IO_OUT
.sym 18575 $PACKER_GND_NET
.sym 18580 lcd_bl$SB_IO_OUT
.sym 18835 $PACKER_GND_NET
.sym 18853 $PACKER_GND_NET
.sym 18861 led_b$SB_IO_OUT
.sym 18893 uut.uwbb.sbadri[4]
.sym 18894 uut.uwbb.sbadri[0]
.sym 18895 uut.uwbb.sbadri[2]
.sym 18896 uut.uwbb.sbadri[1]
.sym 18907 uut.mem_wdata[2]
.sym 18912 uut.uwbb.sbdati[3]
.sym 18914 uut.cpu_I.decoded_imm[0]
.sym 18915 $abc$24495$techmap\uut.cpu_I.$procmux$3779_CMP_new_inv_
.sym 18934 uut.mem_wdata[7]
.sym 18937 uut.mem_wdata[4]
.sym 18944 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$22855
.sym 18948 uut.mem_wdata[5]
.sym 18949 uut.mem_wdata[6]
.sym 18953 uut.mem_wdata[1]
.sym 18957 uut.mem_wdata[2]
.sym 18961 uut.mem_wdata[3]
.sym 18966 uut.mem_wdata[6]
.sym 18975 uut.mem_wdata[4]
.sym 18981 uut.mem_wdata[3]
.sym 18984 uut.mem_wdata[2]
.sym 18992 uut.mem_wdata[5]
.sym 18997 uut.mem_wdata[1]
.sym 19008 uut.mem_wdata[7]
.sym 19012 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$22855
.sym 19013 clk24_$glb_clk
.sym 19014 reset_$glb_sr
.sym 19021 uut.wbb_do[0]
.sym 19026 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$22855
.sym 19027 uut.uwbb.sbdati[5]
.sym 19028 uut.mem_wdata[24]
.sym 19031 uut.rom_do[7]
.sym 19032 uut.mem_wdata[7]
.sym 19033 uut.mem_wdata[21]
.sym 19034 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 19035 uut.mem_addr[11]
.sym 19036 uut.mem_addr[7]
.sym 19038 uut.mem_wdata[7]
.sym 19040 uut.uwbb.sbdato_0[5]
.sym 19041 uut.ram_do[16]
.sym 19042 uut.mem_wdata[23]
.sym 19053 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$22577
.sym 19060 uut.uwbb.uwbm.busy
.sym 19062 uut.uwbb.sbadri[1]
.sym 19063 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$22855
.sym 19065 uut.uwbb.sbdato_0[0]
.sym 19068 uut.mem_addr[4]
.sym 19069 uut.uwbb.sbdato_1[0]
.sym 19071 uut.mem_addr[6]
.sym 19073 uut.uwbb.sbadri[4]
.sym 19074 $abc$24495$uut.ser_sel_new_
.sym 19075 uut.uwbb.sbadri[0]
.sym 19076 uut.uwbb.sbdati[2]
.sym 19078 uut.uwbb.sbadri[2]
.sym 19080 uut.uacia.rx_dat[0]
.sym 19081 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$22855
.sym 19083 uut.mem_wstrb[0]
.sym 19084 uut.uacia.rx_dat[6]
.sym 19085 uut.uwbb.sbdati[7]
.sym 19088 uut.mem_wdata[5]
.sym 19089 uut.mem_wdata[6]
.sym 19096 $abc$24495$new_n2502_
.sym 19098 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$22415
.sym 19106 $abc$24495$techmap\uut.uwbb.uwbm.$procmux$4661_Y_new_
.sym 19107 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6652[0]_new_
.sym 19108 uut.mem_wdata[7]
.sym 19111 $abc$24495$techmap\uut.uwbb.uwbm.$eq$wb_master.v:57$82_Y_new_
.sym 19114 reset
.sym 19116 uut.mem_wdata[5]
.sym 19117 uut.uwbb.uwbm.busy
.sym 19118 uut.uwbb.sbrwi
.sym 19122 uut.mem_wdata[6]
.sym 19126 uut.wbb_rdy
.sym 19129 $abc$24495$techmap\uut.uwbb.uwbm.$eq$wb_master.v:57$82_Y_new_
.sym 19130 uut.uwbb.uwbm.busy
.sym 19131 uut.uwbb.sbrwi
.sym 19135 uut.wbb_rdy
.sym 19136 reset
.sym 19137 uut.uwbb.uwbm.busy
.sym 19138 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6652[0]_new_
.sym 19142 uut.mem_wdata[7]
.sym 19147 $abc$24495$techmap\uut.uwbb.uwbm.$procmux$4661_Y_new_
.sym 19148 $abc$24495$new_n2502_
.sym 19150 reset
.sym 19159 uut.uwbb.uwbm.busy
.sym 19160 reset
.sym 19161 uut.wbb_rdy
.sym 19162 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6652[0]_new_
.sym 19167 uut.mem_wdata[5]
.sym 19173 uut.mem_wdata[6]
.sym 19175 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$22415
.sym 19176 clk24_$glb_clk
.sym 19177 reset_$glb_sr
.sym 19180 uut.ser_do[6]
.sym 19181 uut.ser_do[4]
.sym 19182 uut.ser_do[3]
.sym 19192 uut.mem_wdata[15]
.sym 19193 uut.mem_wdata[8]
.sym 19194 uut.ram_do[25]
.sym 19195 uut.mem_wdata[31]
.sym 19196 uut.mem_wdata[7]
.sym 19198 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$23248
.sym 19201 uut.mem_addr[5]
.sym 19202 uut.mem_wdata[5]
.sym 19205 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$23248
.sym 19206 reset
.sym 19207 uut.cpu_I.instr_lui
.sym 19208 uut.mem_wdata[6]
.sym 19209 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$22460
.sym 19210 uut.mem_wdata[19]
.sym 19212 uut.mem_addr[12]
.sym 19220 uut.uacia.rx_dat[7]
.sym 19221 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$22460
.sym 19222 uut.uacia.status[1]
.sym 19223 uut.mem_wstrb[0]
.sym 19224 reset
.sym 19225 uut.mem_addr[2]
.sym 19228 uut.uacia.rxf
.sym 19229 uut.uacia.receive_interrupt_enable
.sym 19233 uut.uacia.tx_start_control[0]
.sym 19234 uut.uacia.tx_start_control[1]
.sym 19237 $abc$24495$techmap\uut.uacia.$and$acia.v:153$994_Y_new_
.sym 19240 $abc$24495$uut.ser_sel_new_
.sym 19245 uut.uacia.rx_dat[0]
.sym 19246 $abc$24495$uut.uacia.irq_new_inv_
.sym 19264 uut.uacia.tx_start_control[1]
.sym 19265 uut.uacia.tx_start_control[0]
.sym 19267 uut.uacia.status[1]
.sym 19270 uut.uacia.receive_interrupt_enable
.sym 19271 uut.uacia.rxf
.sym 19273 $abc$24495$techmap\uut.uacia.$and$acia.v:153$994_Y_new_
.sym 19276 uut.mem_addr[2]
.sym 19277 uut.uacia.rx_dat[0]
.sym 19278 uut.uacia.rxf
.sym 19282 $abc$24495$uut.ser_sel_new_
.sym 19283 uut.mem_wstrb[0]
.sym 19284 reset
.sym 19285 uut.mem_addr[2]
.sym 19288 $abc$24495$uut.uacia.irq_new_inv_
.sym 19289 uut.uacia.rx_dat[7]
.sym 19290 uut.mem_addr[2]
.sym 19298 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$22460
.sym 19299 clk24_$glb_clk
.sym 19300 reset_$glb_sr
.sym 19301 uut.ser_do[2]
.sym 19302 uut.cpu_I.mem_rdata_latched[0]
.sym 19303 uut.cpu_I.mem_rdata_latched[3]
.sym 19304 uut.cpu_I.mem_rdata_latched[2]
.sym 19305 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9567[1]_new_inv_
.sym 19306 uut.cpu_I.mem_rdata_latched[6]
.sym 19307 uut.ser_do[1]
.sym 19308 uut.ser_do[5]
.sym 19309 uut.mem_addr[11]
.sym 19313 uut.mem_addr[11]
.sym 19314 uut.mem_addr[10]
.sym 19315 uut.uwbb.sbdati[4]
.sym 19316 uut.uacia.status[1]
.sym 19317 uut.uwbb.sbdato_0[1]
.sym 19318 lcd_bl$SB_IO_OUT
.sym 19319 uut.mem_wstrb[1]
.sym 19320 uut.mem_addr[8]
.sym 19321 uut.ram_do[22]
.sym 19322 gpio_o[7]
.sym 19323 uut.ser_do[0]
.sym 19324 uut.ser_do[6]
.sym 19325 uut.cpu_I.is_sb_sh_sw
.sym 19326 uut.cpu_I.is_alu_reg_imm
.sym 19328 uut.cpu_I.is_lb_lh_lw_lbu_lhu
.sym 19329 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:863$1201_Y_new_
.sym 19330 uut.uwbb.uwbm.busy
.sym 19332 uut.cpu_I.decoded_rd[2]
.sym 19333 uut.cpu_I.instr_lui
.sym 19344 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9479[1]_new_inv_
.sym 19350 $abc$24495$uut.ser_sel_new_
.sym 19351 uut.cpu_I.mem_rdata_latched[5]
.sym 19358 uut.mem_wstrb[0]
.sym 19359 uut.cpu_I.mem_rdata_latched[4]
.sym 19360 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9595[0]_new_inv_
.sym 19361 uut.cpu_I.mem_rdata_latched[2]
.sym 19362 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9567[1]_new_inv_
.sym 19363 uut.cpu_I.mem_rdata_latched[6]
.sym 19366 reset
.sym 19367 uut.cpu_I.mem_rdata_latched[0]
.sym 19368 uut.cpu_I.mem_rdata_latched[3]
.sym 19369 uut.cpu_I.mem_rdata_latched[1]
.sym 19371 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9475[0]_new_inv_
.sym 19373 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9479[0]_new_inv_
.sym 19375 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9595[0]_new_inv_
.sym 19377 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9479[1]_new_inv_
.sym 19381 reset
.sym 19382 uut.mem_wstrb[0]
.sym 19383 $abc$24495$uut.ser_sel_new_
.sym 19388 uut.cpu_I.mem_rdata_latched[4]
.sym 19389 uut.cpu_I.mem_rdata_latched[5]
.sym 19390 uut.cpu_I.mem_rdata_latched[6]
.sym 19394 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9479[1]_new_inv_
.sym 19396 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9479[0]_new_inv_
.sym 19406 uut.cpu_I.mem_rdata_latched[1]
.sym 19408 uut.cpu_I.mem_rdata_latched[0]
.sym 19411 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9475[0]_new_inv_
.sym 19412 uut.cpu_I.mem_rdata_latched[3]
.sym 19413 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9567[1]_new_inv_
.sym 19414 uut.cpu_I.mem_rdata_latched[2]
.sym 19421 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663_$glb_ce
.sym 19422 clk24_$glb_clk
.sym 19424 $abc$24495$new_n2703_
.sym 19425 uut.cpu_I.mem_rdata_latched[4]
.sym 19426 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9595[0]_new_inv_
.sym 19427 uut.cpu_I.mem_rdata_latched[1]
.sym 19428 $abc$24495$new_n2680_
.sym 19429 uut.cpu_I.instr_jalr
.sym 19430 uut.cpu_I.is_sb_sh_sw
.sym 19431 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9479[0]_new_inv_
.sym 19436 led_r$SB_IO_OUT
.sym 19437 uut.ser_do[1]
.sym 19438 uut.mem_wdata[22]
.sym 19439 uut.ram_do[12]
.sym 19440 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$22460
.sym 19441 uut.ser_do[5]
.sym 19443 uut.uacia.rx_dat[1]
.sym 19444 uut.ram_do[5]
.sym 19445 $abc$24495$uut.cpu_I.mem_rdata[6]_new_inv_
.sym 19447 uut.mem_wdata[3]
.sym 19449 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 19452 $abc$24495$new_n2344_
.sym 19453 uut.uwbb.uwbm.busy
.sym 19454 uut.cpu_I.is_lb_lh_lw_lbu_lhu
.sym 19455 $abc$24495$uut.cpu_I.mem_rdata[2]_new_inv_
.sym 19456 uut.mem_addr[12]
.sym 19457 uut.cpu_I.instr_jal
.sym 19459 uut.uwbb.sbadri[1]
.sym 19467 uut.cpu_I.mem_rdata_latched[3]
.sym 19470 uut.cpu_I.mem_rdata_q[24]
.sym 19471 uut.cpu_I.mem_rdata_q[5]
.sym 19474 uut.cpu_I.mem_rdata_latched[0]
.sym 19476 uut.cpu_I.mem_rdata_latched[2]
.sym 19478 uut.cpu_I.mem_rdata_latched[6]
.sym 19479 uut.cpu_I.mem_rdata_q[1]
.sym 19480 uut.cpu_I.mem_rdata_q[23]
.sym 19482 uut.cpu_I.mem_rdata_q[4]
.sym 19483 uut.cpu_I.mem_rdata_q[6]
.sym 19485 uut.cpu_I.mem_rdata_q[0]
.sym 19486 $abc$24495$new_n2708_
.sym 19490 uut.cpu_I.mem_rdata_latched[4]
.sym 19492 uut.cpu_I.mem_rdata_latched[1]
.sym 19498 uut.cpu_I.mem_rdata_q[5]
.sym 19499 $abc$24495$new_n2708_
.sym 19500 uut.cpu_I.mem_rdata_q[6]
.sym 19501 uut.cpu_I.mem_rdata_q[4]
.sym 19507 uut.cpu_I.mem_rdata_latched[4]
.sym 19510 uut.cpu_I.mem_rdata_latched[6]
.sym 19517 uut.cpu_I.mem_rdata_latched[2]
.sym 19524 uut.cpu_I.mem_rdata_latched[0]
.sym 19528 uut.cpu_I.mem_rdata_q[24]
.sym 19529 uut.cpu_I.mem_rdata_q[0]
.sym 19530 uut.cpu_I.mem_rdata_q[1]
.sym 19531 uut.cpu_I.mem_rdata_q[23]
.sym 19536 uut.cpu_I.mem_rdata_latched[1]
.sym 19543 uut.cpu_I.mem_rdata_latched[3]
.sym 19545 clk24_$glb_clk
.sym 19547 uut.cpu_I.is_alu_reg_imm
.sym 19548 uut.cpu_I.is_lb_lh_lw_lbu_lhu
.sym 19549 uut.cpu_I.instr_auipc
.sym 19550 uut.cpu_I.decoded_rd[2]
.sym 19551 $abc$24495$new_n2706_
.sym 19552 uut.cpu_I.decoded_imm_j[15]
.sym 19553 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9501[1]_new_inv_
.sym 19554 $abc$24495$new_n2702_
.sym 19555 uut.mem_addr[10]
.sym 19556 uut.cpu_I.instr_jalr
.sym 19561 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20368
.sym 19562 uut.cpu_I.mem_rdata_latched[5]
.sym 19564 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9479[0]_new_inv_
.sym 19566 uut.cpu_I.instr_lui
.sym 19567 uut.cpu_I.mem_rdata_q[5]
.sym 19568 uut.mem_addr[7]
.sym 19569 uut.mem_wdata[7]
.sym 19570 $abc$24495$uut.cpu_I.mem_rdata[1]_new_inv_
.sym 19571 uut.cpu_I.mem_rdata_q[16]
.sym 19572 uut.cpu_I.mem_rdata_q[22]
.sym 19574 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$22855
.sym 19575 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 19576 $abc$24495$new_n2358_
.sym 19577 uut.cpu_I.instr_jalr
.sym 19579 uut.cpu_I.is_sb_sh_sw
.sym 19581 uut.mem_rdy
.sym 19582 uut.cpu_I.is_lb_lh_lw_lbu_lhu
.sym 19593 uut.cpu_I.instr_jalr
.sym 19605 uut.cpu_I.mem_rdata_latched[23]
.sym 19610 uut.cpu_I.mem_rdata_latched[20]
.sym 19612 uut.cpu_I.is_alu_reg_imm
.sym 19613 uut.cpu_I.is_lb_lh_lw_lbu_lhu
.sym 19616 uut.cpu_I.mem_rdata_latched[15]
.sym 19619 uut.cpu_I.mem_rdata_latched[16]
.sym 19641 uut.cpu_I.mem_rdata_latched[15]
.sym 19645 uut.cpu_I.mem_rdata_latched[16]
.sym 19652 uut.cpu_I.mem_rdata_latched[20]
.sym 19658 uut.cpu_I.is_alu_reg_imm
.sym 19659 uut.cpu_I.is_lb_lh_lw_lbu_lhu
.sym 19660 uut.cpu_I.instr_jalr
.sym 19665 uut.cpu_I.mem_rdata_latched[23]
.sym 19668 clk24_$glb_clk
.sym 19670 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 19671 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19641_new_inv_
.sym 19672 uut.uwbb.uwbm.busy
.sym 19673 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$12182_new_inv_
.sym 19674 uut.cpu_I.mem_rdata_latched[15]
.sym 19675 uut.cpu_I.mem_rdata_latched[24]
.sym 19676 $abc$24495$uut.cpu_I.mem_la_write_new_
.sym 19677 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$12179[0]_new_
.sym 19682 uut.ram_do[15]
.sym 19683 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 19684 uut.cpu_I.mem_rdata_q[20]
.sym 19685 $abc$24495$new_n2705_
.sym 19687 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 19688 uut.cpu_I.instr_jal
.sym 19689 uut.cpu_I.mem_rdata_latched[9]
.sym 19693 uut.cpu_I.instr_auipc
.sym 19694 uut.cpu_I.instr_auipc
.sym 19695 uut.cpu_I.mem_state[1]
.sym 19696 uut.cpu_I.decoded_imm[0]
.sym 19697 uut.cpu_I.mem_state[0]
.sym 19700 uut.cpu_I.instr_lui
.sym 19702 reset
.sym 19703 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 19705 uut.cpu_I.mem_rdata_q[23]
.sym 19711 $abc$24495$new_n2707_
.sym 19713 uut.cpu_I.instr_auipc
.sym 19715 uut.cpu_I.trap
.sym 19716 uut.cpu_I.mem_rdata_q[14]
.sym 19717 $abc$24495$techmap\uut.cpu_I.$procmux$3779_CMP_new_inv_
.sym 19718 $abc$24495$new_n2702_
.sym 19719 uut.cpu_I.mem_rdata_q[24]
.sym 19720 uut.cpu_I.is_lb_lh_lw_lbu_lhu
.sym 19721 $abc$24495$new_n2330_
.sym 19722 uut.cpu_I.mem_rdata_q[15]
.sym 19724 uut.cpu_I.mem_rdata_q[20]
.sym 19725 uut.cpu_I.mem_rdata_q[13]
.sym 19726 uut.cpu_I.mem_rdata_q[12]
.sym 19727 $abc$24495$auto$simplemap.cc:168:logic_reduce$9459_new_inv_
.sym 19728 reset
.sym 19729 uut.cpu_I.mem_rdata_q[14]
.sym 19730 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1057$1311_Y_new_
.sym 19732 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 19736 uut.cpu_I.instr_lui
.sym 19738 uut.cpu_I.mem_rdata_q[14]
.sym 19739 uut.cpu_I.is_sb_sh_sw
.sym 19741 uut.cpu_I.instr_lui
.sym 19744 uut.cpu_I.instr_lui
.sym 19745 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 19746 uut.cpu_I.instr_auipc
.sym 19747 uut.cpu_I.mem_rdata_q[24]
.sym 19750 uut.cpu_I.mem_rdata_q[14]
.sym 19751 uut.cpu_I.is_lb_lh_lw_lbu_lhu
.sym 19752 uut.cpu_I.mem_rdata_q[13]
.sym 19753 uut.cpu_I.mem_rdata_q[12]
.sym 19756 uut.cpu_I.instr_auipc
.sym 19757 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 19758 uut.cpu_I.mem_rdata_q[15]
.sym 19759 uut.cpu_I.instr_lui
.sym 19762 uut.cpu_I.mem_rdata_q[13]
.sym 19763 uut.cpu_I.mem_rdata_q[12]
.sym 19764 uut.cpu_I.is_sb_sh_sw
.sym 19765 uut.cpu_I.mem_rdata_q[14]
.sym 19768 uut.cpu_I.trap
.sym 19771 reset
.sym 19775 $abc$24495$techmap\uut.cpu_I.$procmux$3779_CMP_new_inv_
.sym 19776 $abc$24495$new_n2330_
.sym 19777 uut.cpu_I.mem_rdata_q[20]
.sym 19780 $abc$24495$new_n2707_
.sym 19781 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1057$1311_Y_new_
.sym 19782 $abc$24495$auto$simplemap.cc:168:logic_reduce$9459_new_inv_
.sym 19783 $abc$24495$new_n2702_
.sym 19786 uut.cpu_I.mem_rdata_q[13]
.sym 19787 uut.cpu_I.mem_rdata_q[12]
.sym 19788 uut.cpu_I.is_sb_sh_sw
.sym 19789 uut.cpu_I.mem_rdata_q[14]
.sym 19790 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19684_$glb_ce
.sym 19791 clk24_$glb_clk
.sym 19793 $abc$24495$new_n2022_
.sym 19794 $abc$24495$auto$simplemap.cc:309:simplemap_lut$7554_new_
.sym 19795 uut.mem_valid
.sym 19796 $abc$24495$new_n2352_
.sym 19797 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[4]
.sym 19798 uut.cpu_I.mem_rdata_latched[23]
.sym 19799 $abc$24495$new_n3719_
.sym 19800 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$19659
.sym 19805 uut.uwbb.sbdato_0[2]
.sym 19806 $abc$24495$uut.cpu_I.mem_la_write_new_
.sym 19808 uut.cpu_I.mem_do_wdata
.sym 19809 uut.cpu_I.instr_lw
.sym 19810 uut.mem_addr[2]
.sym 19811 uut.cpu_I.mem_rdata_q[9]
.sym 19812 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 19813 uut.cpu_I.instr_sh
.sym 19816 uut.uwbb.uwbm.busy
.sym 19817 uut.uwbb.uwbm.busy
.sym 19818 uut.cpu_I.instr_lui
.sym 19819 uut.cpu_I.latched_rd[4]
.sym 19821 uut.cpu_I.mem_rdata_latched[15]
.sym 19824 $abc$24495$new_n3330_
.sym 19825 uut.cpu_I.decoded_rd[2]
.sym 19827 uut.cpu_I.is_sltiu_bltu_sltu
.sym 19836 uut.uwbb.uwbm.busy
.sym 19837 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10506_new_inv_
.sym 19838 uut.cpu_I.mem_do_rdata
.sym 19839 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 19840 $abc$24495$auto$simplemap.cc:309:simplemap_lut$7575_new_
.sym 19842 $abc$24495$new_n2023_
.sym 19843 $abc$24495$new_n1973_
.sym 19844 uut.cpu_I.mem_do_rinst
.sym 19845 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$23173
.sym 19846 uut.cpu_I.cpu_state[3]
.sym 19849 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3498.$and$/usr/bin/../share/yosys/techmap.v:434$7982_Y_new_
.sym 19850 $abc$24495$new_n2022_
.sym 19852 uut.mem_valid
.sym 19854 uut.cpu_I.instr_auipc
.sym 19855 $abc$24495$techmap\uut.cpu_I.$logic_not$picorv32.v:1246$1462_Y_new_inv_
.sym 19857 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3498.$and$/usr/bin/../share/yosys/techmap.v:434$7982_Y_new_
.sym 19858 uut.cpu_I.mem_state[1]
.sym 19859 uut.cpu_I.mem_state[0]
.sym 19860 uut.cpu_I.instr_lui
.sym 19862 uut.cpu_I.instr_bne
.sym 19864 uut.cpu_I.mem_do_wdata
.sym 19865 uut.cpu_I.mem_rdata_q[23]
.sym 19867 uut.mem_valid
.sym 19868 uut.cpu_I.mem_do_wdata
.sym 19869 uut.cpu_I.mem_do_rdata
.sym 19870 uut.cpu_I.mem_do_rinst
.sym 19873 uut.cpu_I.mem_do_rinst
.sym 19874 $abc$24495$new_n2022_
.sym 19875 $abc$24495$new_n2023_
.sym 19876 $abc$24495$auto$simplemap.cc:309:simplemap_lut$7575_new_
.sym 19879 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3498.$and$/usr/bin/../share/yosys/techmap.v:434$7982_Y_new_
.sym 19880 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10506_new_inv_
.sym 19881 $abc$24495$new_n1973_
.sym 19882 uut.cpu_I.cpu_state[3]
.sym 19885 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10506_new_inv_
.sym 19886 $abc$24495$new_n1973_
.sym 19887 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3498.$and$/usr/bin/../share/yosys/techmap.v:434$7982_Y_new_
.sym 19891 uut.cpu_I.instr_auipc
.sym 19892 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 19893 uut.cpu_I.mem_rdata_q[23]
.sym 19894 uut.cpu_I.instr_lui
.sym 19898 uut.uwbb.uwbm.busy
.sym 19904 uut.cpu_I.mem_state[1]
.sym 19905 uut.cpu_I.mem_state[0]
.sym 19909 uut.cpu_I.instr_bne
.sym 19911 $abc$24495$techmap\uut.cpu_I.$logic_not$picorv32.v:1246$1462_Y_new_inv_
.sym 19913 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$23173
.sym 19914 clk24_$glb_clk
.sym 19915 reset_$glb_sr
.sym 19916 uut.cpu_I.mem_state[1]
.sym 19917 uut.cpu_I.mem_state[0]
.sym 19918 $abc$24495$new_n2569_
.sym 19919 $abc$24495$new_n2554_
.sym 19920 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[1]
.sym 19921 uut.cpu_I.mem_rdata_latched[17]
.sym 19922 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6466
.sym 19923 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$6459[2]_new_inv_
.sym 19924 uut.cpu_I.latched_store
.sym 19925 uut.cpu_I.mem_rdata_latched[23]
.sym 19926 $abc$24495$techmap\uut.cpu_I.$procmux$2638_Y[4]_new_inv_
.sym 19927 uut.cpu_I.latched_rd[2]
.sym 19928 uut.uwbb.sbdato_0[6]
.sym 19929 uut.cpu_I.decoded_imm[17]
.sym 19930 uut.cpu_I.mem_rdata_latched[16]
.sym 19931 uut.cpu_I.pcpi_rs1[0]
.sym 19932 uut.cpu_I.mem_rdata_latched[16]
.sym 19933 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20368
.sym 19934 $abc$24495$new_n1972_
.sym 19935 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 19936 $abc$24495$uut.cpu_I.alu_out_0_new_inv_
.sym 19937 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3191.$ternary$/usr/bin/../share/yosys/techmap.v:445$8474_Y[0]_new_inv_
.sym 19938 uut.mem_addr[15]
.sym 19939 uut.mem_valid
.sym 19940 $abc$24495$techmap\uut.cpu_I.$logic_and$picorv32.v:375$1088_Y_new_
.sym 19941 $abc$24495$techmap\uut.cpu_I.$logic_not$picorv32.v:1246$1462_Y_new_inv_
.sym 19943 uut.cpu_I.mem_do_wdata
.sym 19944 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6372
.sym 19945 $abc$24495$new_n2364_
.sym 19946 $abc$24495$new_n2351_
.sym 19947 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18667
.sym 19948 uut.cpu_I.latched_rd[1]
.sym 19949 $abc$24495$new_n2344_
.sym 19950 uut.cpu_I.instr_jal
.sym 19951 $abc$24495$auto$alumacc.cc:491:replace_alu$5163[31]
.sym 19957 $abc$24495$techmap\uut.cpu_I.$logic_not$picorv32.v:1246$1462_Y_new_inv_
.sym 19959 uut.cpu_I.decoded_rs1[1]
.sym 19960 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8704[3]_new_inv_
.sym 19961 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20497[3]
.sym 19962 uut.cpu_I.decoded_rs2[0]
.sym 19967 uut.cpu_I.mem_do_rinst
.sym 19968 uut.cpu_I.latched_rd[3]
.sym 19969 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 19970 uut.cpu_I.mem_rdata_latched[23]
.sym 19972 uut.cpu_I.mem_rdata_latched[20]
.sym 19974 $abc$24495$new_n2007_
.sym 19975 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20521
.sym 19977 $abc$24495$new_n2011_
.sym 19978 $abc$24495$techmap\uut.cpu_I.$logic_not$picorv32.v:1248$1463_Y_new_inv_
.sym 19979 uut.cpu_I.is_slti_blt_slt
.sym 19980 uut.cpu_I.instr_bge
.sym 19981 uut.cpu_I.decoded_rs2[3]
.sym 19982 uut.cpu_I.mem_rdata_latched[16]
.sym 19983 $abc$24495$new_n3332_
.sym 19984 $abc$24495$new_n3330_
.sym 19985 uut.cpu_I.cpu_state[2]
.sym 19987 uut.cpu_I.is_sltiu_bltu_sltu
.sym 19988 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20479[0]
.sym 19990 uut.cpu_I.latched_rd[3]
.sym 19991 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 19992 uut.cpu_I.mem_rdata_latched[23]
.sym 19993 uut.cpu_I.decoded_rs2[3]
.sym 19996 $abc$24495$new_n2007_
.sym 19997 $abc$24495$techmap\uut.cpu_I.$logic_not$picorv32.v:1246$1462_Y_new_inv_
.sym 19998 uut.cpu_I.is_sltiu_bltu_sltu
.sym 19999 uut.cpu_I.is_slti_blt_slt
.sym 20002 $abc$24495$new_n3330_
.sym 20003 uut.cpu_I.cpu_state[2]
.sym 20004 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20479[0]
.sym 20005 $abc$24495$new_n3332_
.sym 20008 uut.cpu_I.instr_bge
.sym 20009 uut.cpu_I.is_slti_blt_slt
.sym 20010 $abc$24495$techmap\uut.cpu_I.$logic_not$picorv32.v:1248$1463_Y_new_inv_
.sym 20011 $abc$24495$new_n2011_
.sym 20015 uut.cpu_I.mem_do_rinst
.sym 20017 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8704[3]_new_inv_
.sym 20020 uut.cpu_I.decoded_rs2[0]
.sym 20022 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 20023 uut.cpu_I.mem_rdata_latched[20]
.sym 20026 uut.cpu_I.mem_rdata_latched[16]
.sym 20027 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 20028 uut.cpu_I.decoded_rs1[1]
.sym 20032 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 20034 uut.cpu_I.decoded_rs2[3]
.sym 20035 uut.cpu_I.mem_rdata_latched[23]
.sym 20036 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20521
.sym 20037 clk24_$glb_clk
.sym 20038 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20497[3]
.sym 20039 $abc$24495$new_n2515_
.sym 20040 $abc$24495$new_n2692_
.sym 20041 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[2]
.sym 20042 uut.uwbb.sbdati[0]
.sym 20043 $abc$24495$new_n2011_
.sym 20044 $abc$24495$techmap\uut.cpu_I.$logic_not$picorv32.v:1248$1463_Y_new_inv_
.sym 20045 uut.cpu_I.mem_rdata_latched[22]
.sym 20046 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[4]
.sym 20047 uut.mem_wdata[2]
.sym 20048 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 20051 uut.cpu_I.mem_rdata_latched[21]
.sym 20053 uut.cpu_I.cpu_state[6]
.sym 20054 uut.cpu_I.mem_rdata_latched[20]
.sym 20055 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 20057 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20368
.sym 20058 uut.cpu_I.mem_state[1]
.sym 20059 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18641
.sym 20060 uut.uwbb.sbdato_0[7]
.sym 20061 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 20062 uut.cpu_I.cpu_state[5]
.sym 20063 $abc$24495$uut.cpu_I.cpuregs_rs2[4]_new_
.sym 20064 uut.cpu_I.mem_do_rinst
.sym 20065 uut.cpu_I.latched_store
.sym 20066 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 20067 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[1]
.sym 20068 $abc$24495$new_n2358_
.sym 20070 uut.cpu_I.decoded_imm[19]
.sym 20071 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6466
.sym 20072 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 20073 uut.cpu_I.decoded_imm[4]
.sym 20074 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$22855
.sym 20083 uut.cpu_I.latched_rd[3]
.sym 20084 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 20085 uut.cpu_I.mem_rdata_latched[17]
.sym 20086 uut.cpu_I.decoded_rd[3]
.sym 20087 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[0]
.sym 20088 uut.cpu_I.mem_rdata_latched[18]
.sym 20090 uut.cpu_I.latched_rd[2]
.sym 20092 uut.cpu_I.decoded_rs1[0]
.sym 20093 uut.cpu_I.decoded_rs1[3]
.sym 20095 uut.cpu_I.decoded_rs1[2]
.sym 20097 uut.cpu_I.decoded_rd[2]
.sym 20098 uut.cpu_I.latched_rd[2]
.sym 20100 $abc$24495$new_n2531_
.sym 20103 uut.cpu_I.mem_rdata_latched[15]
.sym 20104 uut.cpu_I.latched_rd[0]
.sym 20105 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$6365[2]_new_inv_
.sym 20106 uut.cpu_I.cpu_state[1]
.sym 20107 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20368
.sym 20111 $abc$24495$new_n1966_
.sym 20113 $abc$24495$new_n2531_
.sym 20114 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[0]
.sym 20115 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$6365[2]_new_inv_
.sym 20116 uut.cpu_I.latched_rd[0]
.sym 20119 uut.cpu_I.latched_rd[2]
.sym 20120 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 20121 uut.cpu_I.mem_rdata_latched[17]
.sym 20122 uut.cpu_I.decoded_rs1[2]
.sym 20125 uut.cpu_I.latched_rd[2]
.sym 20126 uut.cpu_I.cpu_state[1]
.sym 20127 $abc$24495$new_n1966_
.sym 20128 uut.cpu_I.decoded_rd[2]
.sym 20131 uut.cpu_I.cpu_state[1]
.sym 20132 uut.cpu_I.decoded_rd[3]
.sym 20133 uut.cpu_I.latched_rd[3]
.sym 20134 $abc$24495$new_n1966_
.sym 20137 uut.cpu_I.decoded_rs1[3]
.sym 20138 uut.cpu_I.latched_rd[3]
.sym 20139 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 20140 uut.cpu_I.mem_rdata_latched[18]
.sym 20144 uut.cpu_I.decoded_rs1[3]
.sym 20145 uut.cpu_I.mem_rdata_latched[18]
.sym 20146 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 20149 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 20150 uut.cpu_I.mem_rdata_latched[17]
.sym 20151 uut.cpu_I.decoded_rs1[2]
.sym 20155 uut.cpu_I.decoded_rs1[0]
.sym 20157 uut.cpu_I.mem_rdata_latched[15]
.sym 20158 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 20159 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20368
.sym 20160 clk24_$glb_clk
.sym 20161 reset_$glb_sr
.sym 20162 $abc$24495$auto$memory_bram.cc:837:replace_cell$5320[15]
.sym 20163 $abc$24495$techmap\uut.cpu_I.$logic_and$picorv32.v:1328$1505_Y_new_
.sym 20164 uut.cpu_I.decoded_imm[15]
.sym 20165 uut.cpu_I.decoded_imm[4]
.sym 20166 $abc$24495$new_n2097_
.sym 20167 uut.cpu_I.decoded_imm[2]
.sym 20168 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[6]_new_
.sym 20169 uut.cpu_I.decoded_imm[1]
.sym 20171 uut.cpu_I.decoded_imm[25]
.sym 20172 uut.cpu_I.decoded_imm[25]
.sym 20174 uut.cpu_I.mem_rdata_latched[18]
.sym 20175 uut.cpu_I.mem_rdata_latched[22]
.sym 20176 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 20177 uut.cpu_I.mem_do_prefetch
.sym 20178 uut.cpu_I.mem_do_prefetch
.sym 20180 $auto$alumacc.cc:474:replace_alu$5161.C[31]
.sym 20182 uut.cpu_I.decoded_rd[3]
.sym 20183 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 20184 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 20185 uut.ram_do[19]
.sym 20186 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[2]
.sym 20187 $abc$24495$uut.cpu_I.cpuregs_rs2[2]_new_
.sym 20188 uut.uwbb.sbdati[0]
.sym 20189 uut.cpu_I.decoded_imm[2]
.sym 20191 uut.cpu_I.instr_auipc
.sym 20192 uut.cpu_I.instr_lui
.sym 20193 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[3]
.sym 20194 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 20195 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[2]
.sym 20197 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[0]
.sym 20203 $abc$24495$new_n2515_
.sym 20206 uut.cpu_I.decoded_rs2[0]
.sym 20207 $abc$24495$new_n3266_
.sym 20208 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[3]
.sym 20211 $abc$24495$new_n2530_
.sym 20214 uut.cpu_I.latched_rd[3]
.sym 20215 uut.cpu_I.is_slli_srli_srai
.sym 20216 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6372
.sym 20218 reset
.sym 20219 uut.cpu_I.decoded_rs2[3]
.sym 20220 uut.cpu_I.decoded_rs2[1]
.sym 20221 $abc$24495$uut.cpu_I.cpuregs_rs2[0]_new_
.sym 20223 $abc$24495$uut.cpu_I.cpuregs_rs2[4]_new_
.sym 20224 uut.cpu_I.pcpi_rs1[0]
.sym 20226 uut.cpu_I.cpu_state[1]
.sym 20227 $abc$24495$auto$memory_bram.cc:837:replace_cell$5320[15]
.sym 20229 uut.cpu_I.decoded_imm[0]
.sym 20231 uut.cpu_I.decoded_rs2[2]
.sym 20234 uut.cpu_I.decoded_rs2[4]
.sym 20237 uut.cpu_I.decoded_rs2[0]
.sym 20238 $abc$24495$new_n3266_
.sym 20239 uut.cpu_I.decoded_rs2[1]
.sym 20242 uut.cpu_I.is_slli_srli_srai
.sym 20243 uut.cpu_I.decoded_rs2[4]
.sym 20245 $abc$24495$uut.cpu_I.cpuregs_rs2[4]_new_
.sym 20248 reset
.sym 20249 uut.cpu_I.cpu_state[1]
.sym 20254 uut.cpu_I.pcpi_rs1[0]
.sym 20256 uut.cpu_I.decoded_imm[0]
.sym 20260 uut.cpu_I.decoded_rs2[4]
.sym 20261 uut.cpu_I.decoded_rs2[2]
.sym 20262 uut.cpu_I.decoded_rs2[3]
.sym 20268 $abc$24495$auto$memory_bram.cc:837:replace_cell$5320[15]
.sym 20273 uut.cpu_I.is_slli_srli_srai
.sym 20274 $abc$24495$uut.cpu_I.cpuregs_rs2[0]_new_
.sym 20275 uut.cpu_I.decoded_rs2[0]
.sym 20278 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[3]
.sym 20279 $abc$24495$new_n2515_
.sym 20280 $abc$24495$new_n2530_
.sym 20281 uut.cpu_I.latched_rd[3]
.sym 20283 clk24_$glb_clk
.sym 20284 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6372
.sym 20285 $abc$24495$new_n2368_
.sym 20286 uut.cpu_I.decoded_rs2[1]
.sym 20287 $abc$24495$uut.cpu_I.cpuregs_rs2[0]_new_
.sym 20288 $abc$24495$uut.cpu_I.cpuregs_rs2[5]_new_
.sym 20289 uut.cpu_I.decoded_rs2[2]
.sym 20290 $abc$24495$new_n2366_
.sym 20291 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[5]
.sym 20292 uut.cpu_I.decoded_rs2[4]
.sym 20293 uut.uwbb.sbdati[3]
.sym 20297 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 20298 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 20300 uut.cpu_I.decoded_imm[4]
.sym 20301 uut.cpu_I.mem_rdata_q[8]
.sym 20303 uut.cpu_I.trap
.sym 20304 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 20305 uut.cpu_I.pcpi_rs1[0]
.sym 20306 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[5]_new_
.sym 20307 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 20308 uut.cpu_I.decoded_imm[15]
.sym 20309 uut.cpu_I.latched_compr
.sym 20310 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[2]
.sym 20311 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[1]
.sym 20312 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[5]
.sym 20313 $abc$24495$new_n2097_
.sym 20314 uut.cpu_I.reg_pc[15]
.sym 20315 uut.cpu_I.decoded_imm[2]
.sym 20316 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 20317 uut.cpu_I.decoded_imm[3]
.sym 20318 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[3]_new_
.sym 20319 uut.cpu_I.decoded_imm[1]
.sym 20320 uut.cpu_I.decoded_rs2[1]
.sym 20328 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20446
.sym 20329 uut.cpu_I.mem_rdata_q[29]
.sym 20330 uut.cpu_I.is_slli_srli_srai
.sym 20331 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 20332 uut.cpu_I.pcpi_rs1[7]
.sym 20333 uut.cpu_I.cpu_state[6]
.sym 20335 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[0]
.sym 20336 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[5]
.sym 20339 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[8]_new_
.sym 20340 uut.cpu_I.mem_rdata_q[31]
.sym 20342 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 20343 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[0]
.sym 20345 $abc$24495$new_n2058_
.sym 20346 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 20348 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[5]
.sym 20349 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[7]
.sym 20350 $abc$24495$uut.cpu_I.cpuregs_rs2[2]_new_
.sym 20351 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9365[0]_new_inv_
.sym 20352 $PACKER_GND_NET
.sym 20353 $abc$24495$new_n2034_
.sym 20354 uut.cpu_I.decoded_rs2[2]
.sym 20355 uut.cpu_I.mem_rdata_q[30]
.sym 20356 uut.cpu_I.reg_pc[8]
.sym 20359 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[8]_new_
.sym 20360 uut.cpu_I.reg_pc[8]
.sym 20361 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 20362 $abc$24495$new_n2058_
.sym 20365 uut.cpu_I.mem_rdata_q[31]
.sym 20366 uut.cpu_I.mem_rdata_q[30]
.sym 20367 uut.cpu_I.mem_rdata_q[29]
.sym 20368 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9365[0]_new_inv_
.sym 20372 $abc$24495$uut.cpu_I.cpuregs_rs2[2]_new_
.sym 20373 uut.cpu_I.is_slli_srli_srai
.sym 20374 uut.cpu_I.decoded_rs2[2]
.sym 20377 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 20378 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[5]
.sym 20379 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[5]
.sym 20380 $abc$24495$new_n2034_
.sym 20384 $PACKER_GND_NET
.sym 20389 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 20390 $abc$24495$new_n2034_
.sym 20391 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[0]
.sym 20392 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[0]
.sym 20395 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 20396 uut.cpu_I.cpu_state[6]
.sym 20397 uut.cpu_I.pcpi_rs1[7]
.sym 20398 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[7]
.sym 20401 uut.cpu_I.mem_rdata_q[31]
.sym 20402 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9365[0]_new_inv_
.sym 20403 uut.cpu_I.mem_rdata_q[29]
.sym 20404 uut.cpu_I.mem_rdata_q[30]
.sym 20405 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20446
.sym 20406 clk24_$glb_clk
.sym 20408 $abc$24495$uut.cpu_I.cpuregs_rs2[2]_new_
.sym 20409 $abc$24495$auto$alumacc.cc:474:replace_alu$5146.BB[2]
.sym 20410 $abc$24495$new_n2162_
.sym 20411 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[13]_new_
.sym 20412 $abc$24495$new_n2181_
.sym 20413 uut.cpu_I.mem_la_wdata[3]
.sym 20414 $abc$24495$new_n2142_
.sym 20415 uut.cpu_I.cpuregs_wrdata[1]
.sym 20416 $abc$24495$techmap\uut.cpu_I.$procmux$3779_CMP_new_inv_
.sym 20417 uut.cpu_I.decoded_imm[8]
.sym 20418 uut.cpu_I.decoded_imm[8]
.sym 20420 uut.cpu_I.pcpi_rs1[8]
.sym 20421 uut.cpu_I.decoded_imm[9]
.sym 20422 uut.cpu_I.pcpi_rs1[9]
.sym 20424 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[0]
.sym 20425 uut.cpu_I.pcpi_rs1[14]
.sym 20426 uut.cpu_I.pcpi_rs1[1]
.sym 20427 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[8]_new_
.sym 20429 uut.cpu_I.pcpi_rs1[6]
.sym 20430 uut.cpu_I.decoded_imm[11]
.sym 20431 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[0]
.sym 20433 $abc$24495$new_n2364_
.sym 20435 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[7]
.sym 20436 uut.cpu_I.pcpi_rs1[3]
.sym 20437 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9365[0]_new_inv_
.sym 20438 uut.cpu_I.instr_jal
.sym 20439 $abc$24495$new_n2034_
.sym 20440 uut.cpu_I.reg_pc[10]
.sym 20441 uut.cpu_I.mem_rdata_q[30]
.sym 20442 uut.cpu_I.reg_pc[8]
.sym 20443 $abc$24495$auto$alumacc.cc:491:replace_alu$5163[31]
.sym 20449 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 20450 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[7]_new_
.sym 20451 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 20452 uut.cpu_I.pcpi_rs1[6]
.sym 20454 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[6]_new_
.sym 20455 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[6]
.sym 20456 uut.cpu_I.cpu_state[6]
.sym 20458 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[15]
.sym 20460 uut.cpu_I.cpu_state[5]
.sym 20463 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[7]_new_
.sym 20464 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[7]
.sym 20467 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[15]_new_
.sym 20468 uut.cpu_I.pcpi_rs1[15]
.sym 20469 $abc$24495$new_n2099_
.sym 20470 $abc$24495$new_n2181_
.sym 20473 $abc$24495$new_n2097_
.sym 20474 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11413[1]_new_inv_
.sym 20475 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 20476 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[15]_new_
.sym 20477 $abc$24495$new_n2183_
.sym 20479 uut.cpu_I.pcpi_rs1[7]
.sym 20480 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[6]_new_
.sym 20482 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[6]_new_
.sym 20483 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[6]_new_
.sym 20484 $abc$24495$new_n2099_
.sym 20485 $abc$24495$new_n2097_
.sym 20488 uut.cpu_I.pcpi_rs1[7]
.sym 20489 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[7]
.sym 20490 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 20491 uut.cpu_I.cpu_state[5]
.sym 20494 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[15]
.sym 20495 uut.cpu_I.cpu_state[6]
.sym 20496 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 20497 uut.cpu_I.pcpi_rs1[15]
.sym 20500 uut.cpu_I.pcpi_rs1[15]
.sym 20501 uut.cpu_I.cpu_state[5]
.sym 20502 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 20503 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[15]
.sym 20506 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[15]_new_
.sym 20507 $abc$24495$new_n2181_
.sym 20508 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[15]_new_
.sym 20509 $abc$24495$new_n2183_
.sym 20512 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 20513 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[6]
.sym 20514 uut.cpu_I.pcpi_rs1[6]
.sym 20515 uut.cpu_I.cpu_state[5]
.sym 20518 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11413[1]_new_inv_
.sym 20519 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[7]_new_
.sym 20521 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[7]_new_
.sym 20524 uut.cpu_I.cpu_state[6]
.sym 20525 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 20526 uut.cpu_I.pcpi_rs1[6]
.sym 20527 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[6]
.sym 20528 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 20529 clk24_$glb_clk
.sym 20531 uut.cpu_I.pcpi_rs1[3]
.sym 20532 $abc$24495$new_n2140_
.sym 20533 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[11]_new_
.sym 20534 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[3]_new_
.sym 20535 $abc$24495$new_n2061_
.sym 20536 uut.cpu_I.pcpi_rs1[11]
.sym 20537 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[11]_new_
.sym 20538 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[3]_new_
.sym 20543 uut.cpu_I.pcpi_rs1[8]
.sym 20544 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 20545 uut.cpu_I.pcpi_rs1[17]
.sym 20546 uut.mem_addr[12]
.sym 20547 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 20548 uut.cpu_I.pcpi_rs1[2]
.sym 20549 uut.cpu_I.pcpi_rs1[5]
.sym 20550 uut.cpu_I.decoded_imm[21]
.sym 20552 $abc$24495$auto$alumacc.cc:474:replace_alu$5146.BB[2]
.sym 20553 uut.cpu_I.reg_pc[7]
.sym 20555 $abc$24495$new_n2099_
.sym 20556 uut.cpu_I.decoded_imm[13]
.sym 20557 uut.cpu_I.decoded_imm[20]
.sym 20558 uut.cpu_I.decoded_imm[4]
.sym 20559 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6466
.sym 20560 $abc$24495$new_n2358_
.sym 20561 uut.cpu_I.decoded_imm[18]
.sym 20562 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 20563 uut.cpu_I.decoded_imm[19]
.sym 20564 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11393[1]_new_inv_
.sym 20565 $abc$24495$new_n2034_
.sym 20566 $abc$24495$uut.cpu_I.cpuregs_rs2[4]_new_
.sym 20572 uut.cpu_I.decoded_imm[7]
.sym 20575 uut.cpu_I.decoded_imm[0]
.sym 20578 uut.cpu_I.decoded_imm[5]
.sym 20579 uut.cpu_I.pcpi_rs1[5]
.sym 20582 uut.cpu_I.decoded_imm[4]
.sym 20583 uut.cpu_I.pcpi_rs1[0]
.sym 20586 uut.cpu_I.pcpi_rs1[7]
.sym 20587 uut.cpu_I.decoded_imm[2]
.sym 20588 uut.cpu_I.pcpi_rs1[3]
.sym 20589 uut.cpu_I.decoded_imm[3]
.sym 20591 uut.cpu_I.decoded_imm[1]
.sym 20592 uut.cpu_I.pcpi_rs1[1]
.sym 20593 uut.cpu_I.pcpi_rs1[2]
.sym 20594 uut.cpu_I.pcpi_rs1[4]
.sym 20596 uut.cpu_I.decoded_imm[6]
.sym 20599 uut.cpu_I.pcpi_rs1[6]
.sym 20604 $auto$alumacc.cc:474:replace_alu$5158.C[1]
.sym 20606 uut.cpu_I.decoded_imm[0]
.sym 20607 uut.cpu_I.pcpi_rs1[0]
.sym 20610 $auto$alumacc.cc:474:replace_alu$5158.C[2]
.sym 20612 uut.cpu_I.pcpi_rs1[1]
.sym 20613 uut.cpu_I.decoded_imm[1]
.sym 20614 $auto$alumacc.cc:474:replace_alu$5158.C[1]
.sym 20616 $auto$alumacc.cc:474:replace_alu$5158.C[3]
.sym 20618 uut.cpu_I.pcpi_rs1[2]
.sym 20619 uut.cpu_I.decoded_imm[2]
.sym 20620 $auto$alumacc.cc:474:replace_alu$5158.C[2]
.sym 20622 $auto$alumacc.cc:474:replace_alu$5158.C[4]
.sym 20624 uut.cpu_I.pcpi_rs1[3]
.sym 20625 uut.cpu_I.decoded_imm[3]
.sym 20626 $auto$alumacc.cc:474:replace_alu$5158.C[3]
.sym 20628 $auto$alumacc.cc:474:replace_alu$5158.C[5]
.sym 20630 uut.cpu_I.decoded_imm[4]
.sym 20631 uut.cpu_I.pcpi_rs1[4]
.sym 20632 $auto$alumacc.cc:474:replace_alu$5158.C[4]
.sym 20634 $auto$alumacc.cc:474:replace_alu$5158.C[6]
.sym 20636 uut.cpu_I.decoded_imm[5]
.sym 20637 uut.cpu_I.pcpi_rs1[5]
.sym 20638 $auto$alumacc.cc:474:replace_alu$5158.C[5]
.sym 20640 $auto$alumacc.cc:474:replace_alu$5158.C[7]
.sym 20642 uut.cpu_I.decoded_imm[6]
.sym 20643 uut.cpu_I.pcpi_rs1[6]
.sym 20644 $auto$alumacc.cc:474:replace_alu$5158.C[6]
.sym 20646 $auto$alumacc.cc:474:replace_alu$5158.C[8]
.sym 20648 uut.cpu_I.decoded_imm[7]
.sym 20649 uut.cpu_I.pcpi_rs1[7]
.sym 20650 $auto$alumacc.cc:474:replace_alu$5158.C[7]
.sym 20654 $abc$24495$new_n2134_
.sym 20655 uut.cpu_I.decoded_imm[24]
.sym 20656 uut.cpu_I.decoded_imm[23]
.sym 20657 $abc$24495$new_n2034_
.sym 20658 uut.cpu_I.decoded_imm[30]
.sym 20659 $abc$24495$new_n2141_
.sym 20660 uut.cpu_I.decoded_imm[29]
.sym 20661 $abc$24495$new_n2125_
.sym 20663 uut.cpu_I.pcpi_rs1[11]
.sym 20666 uut.rom_do[18]
.sym 20667 uut.cpu_I.pcpi_rs1[7]
.sym 20669 $auto$alumacc.cc:474:replace_alu$5161.C[31]
.sym 20670 uut.cpu_I.pcpi_rs1[16]
.sym 20671 uut.cpu_I.pcpi_rs1[29]
.sym 20672 uut.cpu_I.pcpi_rs1[23]
.sym 20673 uut.cpu_I.pcpi_rs1[3]
.sym 20674 uut.cpu_I.reg_pc[3]
.sym 20676 uut.cpu_I.pcpi_rs1[18]
.sym 20677 $abc$24495$new_n2143_
.sym 20678 $abc$24495$new_n2183_
.sym 20681 uut.cpu_I.decoded_imm[16]
.sym 20682 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 20683 uut.cpu_I.decoded_imm[29]
.sym 20684 uut.cpu_I.decoded_imm[28]
.sym 20685 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[3]
.sym 20686 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 20687 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 20688 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[2]
.sym 20689 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[0]
.sym 20690 $auto$alumacc.cc:474:replace_alu$5158.C[8]
.sym 20695 uut.cpu_I.pcpi_rs1[8]
.sym 20696 uut.cpu_I.decoded_imm[12]
.sym 20700 uut.cpu_I.pcpi_rs1[11]
.sym 20707 uut.cpu_I.decoded_imm[9]
.sym 20708 uut.cpu_I.decoded_imm[11]
.sym 20710 uut.cpu_I.decoded_imm[14]
.sym 20712 uut.cpu_I.decoded_imm[15]
.sym 20715 uut.cpu_I.pcpi_rs1[12]
.sym 20716 uut.cpu_I.decoded_imm[13]
.sym 20717 uut.cpu_I.pcpi_rs1[9]
.sym 20718 uut.cpu_I.pcpi_rs1[10]
.sym 20721 uut.cpu_I.decoded_imm[8]
.sym 20722 uut.cpu_I.pcpi_rs1[15]
.sym 20723 uut.cpu_I.pcpi_rs1[14]
.sym 20724 uut.cpu_I.decoded_imm[10]
.sym 20726 uut.cpu_I.pcpi_rs1[13]
.sym 20727 $auto$alumacc.cc:474:replace_alu$5158.C[9]
.sym 20729 uut.cpu_I.decoded_imm[8]
.sym 20730 uut.cpu_I.pcpi_rs1[8]
.sym 20731 $auto$alumacc.cc:474:replace_alu$5158.C[8]
.sym 20733 $auto$alumacc.cc:474:replace_alu$5158.C[10]
.sym 20735 uut.cpu_I.pcpi_rs1[9]
.sym 20736 uut.cpu_I.decoded_imm[9]
.sym 20737 $auto$alumacc.cc:474:replace_alu$5158.C[9]
.sym 20739 $auto$alumacc.cc:474:replace_alu$5158.C[11]
.sym 20741 uut.cpu_I.pcpi_rs1[10]
.sym 20742 uut.cpu_I.decoded_imm[10]
.sym 20743 $auto$alumacc.cc:474:replace_alu$5158.C[10]
.sym 20745 $auto$alumacc.cc:474:replace_alu$5158.C[12]
.sym 20747 uut.cpu_I.decoded_imm[11]
.sym 20748 uut.cpu_I.pcpi_rs1[11]
.sym 20749 $auto$alumacc.cc:474:replace_alu$5158.C[11]
.sym 20751 $auto$alumacc.cc:474:replace_alu$5158.C[13]
.sym 20753 uut.cpu_I.decoded_imm[12]
.sym 20754 uut.cpu_I.pcpi_rs1[12]
.sym 20755 $auto$alumacc.cc:474:replace_alu$5158.C[12]
.sym 20757 $auto$alumacc.cc:474:replace_alu$5158.C[14]
.sym 20759 uut.cpu_I.pcpi_rs1[13]
.sym 20760 uut.cpu_I.decoded_imm[13]
.sym 20761 $auto$alumacc.cc:474:replace_alu$5158.C[13]
.sym 20763 $auto$alumacc.cc:474:replace_alu$5158.C[15]
.sym 20765 uut.cpu_I.pcpi_rs1[14]
.sym 20766 uut.cpu_I.decoded_imm[14]
.sym 20767 $auto$alumacc.cc:474:replace_alu$5158.C[14]
.sym 20769 $auto$alumacc.cc:474:replace_alu$5158.C[16]
.sym 20771 uut.cpu_I.pcpi_rs1[15]
.sym 20772 uut.cpu_I.decoded_imm[15]
.sym 20773 $auto$alumacc.cc:474:replace_alu$5158.C[15]
.sym 20777 $abc$24495$new_n2118_
.sym 20778 $abc$24495$new_n2106_
.sym 20779 $abc$24495$new_n2152_
.sym 20780 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 20781 $abc$24495$new_n2075_
.sym 20782 $abc$24495$uut.cpu_I.cpuregs_rs2[4]_new_
.sym 20783 $abc$24495$new_n2183_
.sym 20784 $abc$24495$uut.cpu_I.cpuregs_rs2[3]_new_
.sym 20785 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[26]
.sym 20786 uut.cpu_I.mem_rdata_q[27]
.sym 20790 uut.cpu_I.decoded_imm[26]
.sym 20792 uut.cpu_I.decoded_imm_j[23]
.sym 20793 uut.cpu_I.pcpi_rs1[8]
.sym 20794 uut.cpu_I.decoded_imm[27]
.sym 20795 $abc$24495$new_n2035_
.sym 20796 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[9]
.sym 20797 uut.mem_addr[2]
.sym 20798 uut.cpu_I.decoder_trigger
.sym 20799 uut.mem_addr[7]
.sym 20800 uut.cpu_I.decoded_imm[23]
.sym 20801 uut.cpu_I.decoded_rs2[1]
.sym 20802 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[13]
.sym 20803 uut.cpu_I.pcpi_rs1[16]
.sym 20804 uut.cpu_I.decoded_imm_j[24]
.sym 20805 uut.cpu_I.decoded_imm[30]
.sym 20806 uut.cpu_I.reg_pc[15]
.sym 20807 uut.cpu_I.pcpi_rs1[20]
.sym 20808 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 20809 uut.cpu_I.pcpi_rs1[9]
.sym 20810 uut.cpu_I.decoded_imm[10]
.sym 20811 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[5]
.sym 20812 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[11]
.sym 20813 $auto$alumacc.cc:474:replace_alu$5158.C[16]
.sym 20820 uut.cpu_I.decoded_imm[17]
.sym 20825 uut.cpu_I.pcpi_rs1[20]
.sym 20827 uut.cpu_I.pcpi_rs1[22]
.sym 20828 uut.cpu_I.decoded_imm[23]
.sym 20829 uut.cpu_I.decoded_imm[20]
.sym 20832 uut.cpu_I.decoded_imm[21]
.sym 20833 uut.cpu_I.decoded_imm[18]
.sym 20835 uut.cpu_I.decoded_imm[19]
.sym 20836 uut.cpu_I.pcpi_rs1[16]
.sym 20837 uut.cpu_I.pcpi_rs1[17]
.sym 20838 uut.cpu_I.pcpi_rs1[21]
.sym 20839 uut.cpu_I.decoded_imm[22]
.sym 20841 uut.cpu_I.decoded_imm[16]
.sym 20842 uut.cpu_I.pcpi_rs1[18]
.sym 20843 uut.cpu_I.pcpi_rs1[19]
.sym 20845 uut.cpu_I.pcpi_rs1[23]
.sym 20850 $auto$alumacc.cc:474:replace_alu$5158.C[17]
.sym 20852 uut.cpu_I.decoded_imm[16]
.sym 20853 uut.cpu_I.pcpi_rs1[16]
.sym 20854 $auto$alumacc.cc:474:replace_alu$5158.C[16]
.sym 20856 $auto$alumacc.cc:474:replace_alu$5158.C[18]
.sym 20858 uut.cpu_I.decoded_imm[17]
.sym 20859 uut.cpu_I.pcpi_rs1[17]
.sym 20860 $auto$alumacc.cc:474:replace_alu$5158.C[17]
.sym 20862 $auto$alumacc.cc:474:replace_alu$5158.C[19]
.sym 20864 uut.cpu_I.pcpi_rs1[18]
.sym 20865 uut.cpu_I.decoded_imm[18]
.sym 20866 $auto$alumacc.cc:474:replace_alu$5158.C[18]
.sym 20868 $auto$alumacc.cc:474:replace_alu$5158.C[20]
.sym 20870 uut.cpu_I.pcpi_rs1[19]
.sym 20871 uut.cpu_I.decoded_imm[19]
.sym 20872 $auto$alumacc.cc:474:replace_alu$5158.C[19]
.sym 20874 $auto$alumacc.cc:474:replace_alu$5158.C[21]
.sym 20876 uut.cpu_I.pcpi_rs1[20]
.sym 20877 uut.cpu_I.decoded_imm[20]
.sym 20878 $auto$alumacc.cc:474:replace_alu$5158.C[20]
.sym 20880 $auto$alumacc.cc:474:replace_alu$5158.C[22]
.sym 20882 uut.cpu_I.pcpi_rs1[21]
.sym 20883 uut.cpu_I.decoded_imm[21]
.sym 20884 $auto$alumacc.cc:474:replace_alu$5158.C[21]
.sym 20886 $auto$alumacc.cc:474:replace_alu$5158.C[23]
.sym 20888 uut.cpu_I.decoded_imm[22]
.sym 20889 uut.cpu_I.pcpi_rs1[22]
.sym 20890 $auto$alumacc.cc:474:replace_alu$5158.C[22]
.sym 20892 $auto$alumacc.cc:474:replace_alu$5158.C[24]
.sym 20894 uut.cpu_I.pcpi_rs1[23]
.sym 20895 uut.cpu_I.decoded_imm[23]
.sym 20896 $auto$alumacc.cc:474:replace_alu$5158.C[23]
.sym 20900 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[30]_new_
.sym 20901 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[30]_new_
.sym 20902 uut.cpu_I.pcpi_rs1[30]
.sym 20903 $abc$24495$new_n3714_
.sym 20904 $abc$24495$new_n2099_
.sym 20905 $abc$24495$new_n2164_
.sym 20906 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7989_Y[1]_new_
.sym 20907 $abc$24495$new_n2169_
.sym 20912 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[16]
.sym 20913 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[12]
.sym 20915 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 20917 uut.cpu_I.pcpi_rs1[14]
.sym 20918 uut.cpu_I.pcpi_rs1[1]
.sym 20919 uut.cpu_I.pcpi_rs1[29]
.sym 20921 $abc$24495$new_n2106_
.sym 20922 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[20]
.sym 20923 uut.cpu_I.pcpi_rs1[22]
.sym 20924 uut.cpu_I.pcpi_rs1[21]
.sym 20925 $abc$24495$techmap\uut.cpu_I.$procmux$2638_Y[1]_new_inv_
.sym 20926 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 20927 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[19]
.sym 20928 uut.cpu_I.pcpi_rs1[19]
.sym 20930 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[7]
.sym 20931 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[21]
.sym 20932 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[4]
.sym 20933 uut.cpu_I.decoded_imm[24]
.sym 20934 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[10]
.sym 20935 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[8]
.sym 20936 $auto$alumacc.cc:474:replace_alu$5158.C[24]
.sym 20945 uut.cpu_I.pcpi_rs1[26]
.sym 20946 uut.cpu_I.pcpi_rs1[24]
.sym 20949 uut.cpu_I.decoded_imm[31]
.sym 20951 uut.cpu_I.pcpi_rs1[28]
.sym 20953 uut.cpu_I.decoded_imm[29]
.sym 20956 uut.cpu_I.decoded_imm[28]
.sym 20957 uut.cpu_I.decoded_imm[24]
.sym 20959 uut.cpu_I.pcpi_rs1[30]
.sym 20960 uut.cpu_I.decoded_imm[27]
.sym 20963 uut.cpu_I.pcpi_rs1[29]
.sym 20964 uut.cpu_I.decoded_imm[26]
.sym 20965 uut.cpu_I.decoded_imm[30]
.sym 20966 uut.cpu_I.pcpi_rs1[27]
.sym 20967 uut.cpu_I.decoded_imm[25]
.sym 20968 uut.cpu_I.pcpi_rs1[25]
.sym 20970 uut.cpu_I.pcpi_rs1[31]
.sym 20973 $auto$alumacc.cc:474:replace_alu$5158.C[25]
.sym 20975 uut.cpu_I.pcpi_rs1[24]
.sym 20976 uut.cpu_I.decoded_imm[24]
.sym 20977 $auto$alumacc.cc:474:replace_alu$5158.C[24]
.sym 20979 $auto$alumacc.cc:474:replace_alu$5158.C[26]
.sym 20981 uut.cpu_I.pcpi_rs1[25]
.sym 20982 uut.cpu_I.decoded_imm[25]
.sym 20983 $auto$alumacc.cc:474:replace_alu$5158.C[25]
.sym 20985 $auto$alumacc.cc:474:replace_alu$5158.C[27]
.sym 20987 uut.cpu_I.decoded_imm[26]
.sym 20988 uut.cpu_I.pcpi_rs1[26]
.sym 20989 $auto$alumacc.cc:474:replace_alu$5158.C[26]
.sym 20991 $auto$alumacc.cc:474:replace_alu$5158.C[28]
.sym 20993 uut.cpu_I.pcpi_rs1[27]
.sym 20994 uut.cpu_I.decoded_imm[27]
.sym 20995 $auto$alumacc.cc:474:replace_alu$5158.C[27]
.sym 20997 $auto$alumacc.cc:474:replace_alu$5158.C[29]
.sym 20999 uut.cpu_I.pcpi_rs1[28]
.sym 21000 uut.cpu_I.decoded_imm[28]
.sym 21001 $auto$alumacc.cc:474:replace_alu$5158.C[28]
.sym 21003 $auto$alumacc.cc:474:replace_alu$5158.C[30]
.sym 21005 uut.cpu_I.pcpi_rs1[29]
.sym 21006 uut.cpu_I.decoded_imm[29]
.sym 21007 $auto$alumacc.cc:474:replace_alu$5158.C[29]
.sym 21009 $auto$alumacc.cc:474:replace_alu$5158.C[31]
.sym 21011 uut.cpu_I.decoded_imm[30]
.sym 21012 uut.cpu_I.pcpi_rs1[30]
.sym 21013 $auto$alumacc.cc:474:replace_alu$5158.C[30]
.sym 21016 uut.cpu_I.decoded_imm[31]
.sym 21017 uut.cpu_I.pcpi_rs1[31]
.sym 21019 $auto$alumacc.cc:474:replace_alu$5158.C[31]
.sym 21023 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[13]
.sym 21024 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[7]
.sym 21025 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[4]
.sym 21026 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[10]
.sym 21027 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[15]
.sym 21028 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[11]
.sym 21029 $abc$24495$uut.cpu_I.cpuregs_rs2[13]_new_
.sym 21030 $abc$24495$uut.cpu_I.cpuregs_rs2[7]_new_
.sym 21031 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[6]_new_inv_
.sym 21035 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[24]
.sym 21036 uut.cpu_I.cpuregs_wrdata[10]
.sym 21037 uut.cpu_I.pcpi_rs1[5]
.sym 21038 uut.cpu_I.cpuregs_wrdata[14]
.sym 21039 uut.cpu_I.pcpi_rs1[15]
.sym 21040 uut.cpu_I.decoded_imm[22]
.sym 21041 uut.cpu_I.pcpi_rs1[26]
.sym 21042 uut.cpu_I.pcpi_rs1[24]
.sym 21044 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 21045 uut.cpu_I.decoded_imm[31]
.sym 21046 uut.cpu_I.cpu_state[5]
.sym 21047 uut.cpu_I.pcpi_rs1[30]
.sym 21048 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[15]
.sym 21049 uut.cpu_I.reg_pc[18]
.sym 21050 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[27]
.sym 21051 $abc$24495$new_n2099_
.sym 21052 uut.cpu_I.pcpi_rs1[27]
.sym 21053 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[6]
.sym 21054 uut.cpu_I.pcpi_rs1[25]
.sym 21056 uut.cpu_I.pcpi_rs1[19]
.sym 21057 $abc$24495$new_n2192_
.sym 21064 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[18]_new_
.sym 21066 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 21067 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[16]_new_
.sym 21068 uut.cpu_I.pcpi_rs1[18]
.sym 21069 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 21071 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[18]_new_
.sym 21073 uut.cpu_I.decoded_rs2[1]
.sym 21074 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[18]_new_inv_
.sym 21075 uut.cpu_I.reg_pc[18]
.sym 21076 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[18]
.sym 21078 $abc$24495$new_n2058_
.sym 21079 $abc$24495$new_n3683_
.sym 21080 uut.cpu_I.cpu_state[5]
.sym 21081 uut.cpu_I.pcpi_rs1[16]
.sym 21082 $abc$24495$new_n3687_
.sym 21083 $abc$24495$new_n2192_
.sym 21086 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 21087 $abc$24495$new_n2210_
.sym 21088 $abc$24495$uut.cpu_I.cpuregs_rs2[1]_new_
.sym 21089 uut.cpu_I.pcpi_rs1[16]
.sym 21090 uut.cpu_I.is_slli_srli_srai
.sym 21092 uut.cpu_I.pcpi_rs1[18]
.sym 21093 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[16]_new_
.sym 21094 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[16]
.sym 21095 uut.cpu_I.cpu_state[6]
.sym 21097 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 21098 uut.cpu_I.pcpi_rs1[18]
.sym 21099 uut.cpu_I.cpu_state[5]
.sym 21100 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[18]
.sym 21103 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[16]_new_
.sym 21104 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[16]_new_
.sym 21105 $abc$24495$new_n2192_
.sym 21106 $abc$24495$new_n3683_
.sym 21109 uut.cpu_I.reg_pc[18]
.sym 21110 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[18]_new_inv_
.sym 21112 $abc$24495$new_n2058_
.sym 21115 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 21116 uut.cpu_I.pcpi_rs1[16]
.sym 21117 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[16]
.sym 21118 uut.cpu_I.cpu_state[6]
.sym 21121 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[18]_new_
.sym 21122 $abc$24495$new_n2210_
.sym 21123 $abc$24495$new_n3687_
.sym 21124 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[18]_new_
.sym 21127 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[16]
.sym 21128 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 21129 uut.cpu_I.pcpi_rs1[16]
.sym 21130 uut.cpu_I.cpu_state[5]
.sym 21133 uut.cpu_I.decoded_rs2[1]
.sym 21134 $abc$24495$uut.cpu_I.cpuregs_rs2[1]_new_
.sym 21136 uut.cpu_I.is_slli_srli_srai
.sym 21139 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[18]
.sym 21140 uut.cpu_I.cpu_state[6]
.sym 21141 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 21142 uut.cpu_I.pcpi_rs1[18]
.sym 21143 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 21144 clk24_$glb_clk
.sym 21146 $abc$24495$uut.cpu_I.cpuregs_rs2[1]_new_
.sym 21147 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[6]
.sym 21148 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[1]
.sym 21150 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11503[1]_new_inv_
.sym 21151 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[19]_new_
.sym 21153 $abc$24495$new_n2267_
.sym 21155 uut.cpu_I.pcpi_rs2[24]
.sym 21160 uut.cpu_I.pcpi_rs1[10]
.sym 21161 uut.cpu_I.cpuregs_wrdata[6]
.sym 21162 uut.cpu_I.pcpi_rs1[16]
.sym 21163 $abc$24495$uut.cpu_I.cpuregs_rs2[7]_new_
.sym 21165 uut.cpu_I.pcpi_rs1[29]
.sym 21166 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[0]
.sym 21167 $abc$24495$uut.cpu_I.cpuregs_rs2[24]_new_
.sym 21168 uut.cpu_I.pcpi_rs1[18]
.sym 21170 uut.cpu_I.pcpi_rs1[24]
.sym 21171 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 21172 uut.cpu_I.cpuregs_wrdata[6]
.sym 21173 $abc$24495$new_n2210_
.sym 21174 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 21176 $abc$24495$new_n2034_
.sym 21177 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[3]
.sym 21178 $abc$24495$new_n2268_
.sym 21179 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 21180 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[2]
.sym 21181 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[0]
.sym 21187 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 21188 uut.cpu_I.cpu_state[5]
.sym 21189 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[25]
.sym 21190 uut.cpu_I.cpu_state[6]
.sym 21191 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[21]_new_
.sym 21192 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[25]_new_
.sym 21193 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 21194 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[25]_new_
.sym 21196 $abc$24495$new_n3691_
.sym 21199 $abc$24495$new_n3695_
.sym 21201 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[21]
.sym 21202 $abc$24495$new_n2237_
.sym 21203 uut.cpu_I.pcpi_rs1[21]
.sym 21204 uut.cpu_I.pcpi_rs1[25]
.sym 21205 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 21206 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[21]_new_
.sym 21207 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11503[1]_new_inv_
.sym 21208 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[19]_new_
.sym 21212 $abc$24495$new_n2219_
.sym 21213 uut.cpu_I.pcpi_rs1[19]
.sym 21214 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 21217 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[19]_new_
.sym 21218 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[19]
.sym 21220 $abc$24495$new_n2237_
.sym 21221 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[21]_new_
.sym 21222 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[21]_new_
.sym 21223 $abc$24495$new_n3695_
.sym 21226 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[25]_new_
.sym 21227 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11503[1]_new_inv_
.sym 21228 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[25]_new_
.sym 21232 $abc$24495$new_n3691_
.sym 21233 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[19]_new_
.sym 21234 $abc$24495$new_n2219_
.sym 21235 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[19]_new_
.sym 21238 uut.cpu_I.cpu_state[5]
.sym 21239 uut.cpu_I.pcpi_rs1[21]
.sym 21240 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[21]
.sym 21241 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 21244 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 21245 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[21]
.sym 21246 uut.cpu_I.pcpi_rs1[21]
.sym 21247 uut.cpu_I.cpu_state[6]
.sym 21250 uut.cpu_I.cpu_state[5]
.sym 21251 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[25]
.sym 21252 uut.cpu_I.pcpi_rs1[25]
.sym 21253 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 21256 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 21257 uut.cpu_I.cpu_state[6]
.sym 21258 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[19]
.sym 21259 uut.cpu_I.pcpi_rs1[19]
.sym 21262 uut.cpu_I.pcpi_rs1[25]
.sym 21263 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 21264 uut.cpu_I.cpu_state[6]
.sym 21265 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[25]
.sym 21266 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 21267 clk24_$glb_clk
.sym 21269 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[27]_new_
.sym 21270 $abc$24495$new_n2219_
.sym 21271 uut.cpu_I.pcpi_rs1[27]
.sym 21272 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 21273 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[27]_new_
.sym 21275 $abc$24495$new_n2197_
.sym 21276 $abc$24495$new_n2271_
.sym 21277 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[22]_new_inv_
.sym 21281 uut.cpu_I.pcpi_rs1[21]
.sym 21282 $PACKER_GND_NET
.sym 21283 uut.cpu_I.pcpi_rs1[17]
.sym 21285 uut.cpu_I.pcpi_rs1[25]
.sym 21287 uut.cpu_I.pcpi_rs1[19]
.sym 21288 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[0]
.sym 21289 uut.cpu_I.pcpi_rs1[23]
.sym 21291 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[3]
.sym 21292 uut.cpu_I.cpuregs_wrdata[10]
.sym 21293 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[15]
.sym 21295 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[13]
.sym 21296 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 21299 uut.cpu_I.pcpi_rs1[20]
.sym 21301 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 21304 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 21310 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[20]
.sym 21311 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 21312 $abc$24495$new_n2058_
.sym 21313 uut.cpu_I.cpu_state[4]
.sym 21314 uut.cpu_I.reg_pc[17]
.sym 21316 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 21318 $abc$24495$new_n2252_
.sym 21320 uut.cpu_I.cpu_state[5]
.sym 21321 uut.cpu_I.reg_pc[23]
.sym 21322 $abc$24495$new_n2223_
.sym 21323 uut.cpu_I.pcpi_rs1[23]
.sym 21324 uut.cpu_I.cpu_state[6]
.sym 21325 uut.cpu_I.pcpi_rs1[17]
.sym 21326 $abc$24495$new_n2251_
.sym 21327 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[20]_new_
.sym 21328 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 21331 $abc$24495$new_n2058_
.sym 21332 $abc$24495$new_n2226_
.sym 21333 uut.cpu_I.pcpi_rs1[20]
.sym 21334 uut.cpu_I.reg_pc[27]
.sym 21335 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 21337 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[20]_new_
.sym 21338 $abc$24495$new_n2198_
.sym 21339 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 21340 $abc$24495$new_n2197_
.sym 21341 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[27]_new_inv_
.sym 21343 uut.cpu_I.pcpi_rs1[23]
.sym 21344 uut.cpu_I.cpu_state[4]
.sym 21345 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 21349 uut.cpu_I.pcpi_rs1[20]
.sym 21350 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[20]
.sym 21351 uut.cpu_I.cpu_state[6]
.sym 21352 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 21355 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[27]_new_inv_
.sym 21357 $abc$24495$new_n2058_
.sym 21358 uut.cpu_I.reg_pc[27]
.sym 21361 uut.cpu_I.pcpi_rs1[20]
.sym 21362 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[20]
.sym 21363 uut.cpu_I.cpu_state[5]
.sym 21364 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 21368 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 21369 uut.cpu_I.pcpi_rs1[17]
.sym 21370 uut.cpu_I.cpu_state[4]
.sym 21373 $abc$24495$new_n2197_
.sym 21374 uut.cpu_I.reg_pc[17]
.sym 21375 $abc$24495$new_n2198_
.sym 21376 $abc$24495$new_n2058_
.sym 21379 $abc$24495$new_n2251_
.sym 21380 $abc$24495$new_n2252_
.sym 21381 uut.cpu_I.reg_pc[23]
.sym 21382 $abc$24495$new_n2058_
.sym 21385 $abc$24495$new_n2223_
.sym 21386 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[20]_new_
.sym 21387 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[20]_new_
.sym 21388 $abc$24495$new_n2226_
.sym 21389 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 21390 clk24_$glb_clk
.sym 21392 $abc$24495$new_n2251_
.sym 21393 $abc$24495$new_n2323_
.sym 21394 $abc$24495$new_n2278_
.sym 21395 $abc$24495$new_n2291_
.sym 21396 $abc$24495$new_n2318_
.sym 21397 $abc$24495$new_n2309_
.sym 21398 $abc$24495$new_n2300_
.sym 21399 $abc$24495$new_n2192_
.sym 21404 uut.cpu_I.latched_rd[2]
.sym 21406 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[6]
.sym 21407 uut.cpu_I.reg_pc[23]
.sym 21408 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[1]
.sym 21409 uut.cpu_I.cpuregs_wrdata[6]
.sym 21410 uut.cpu_I.pcpi_rs1[22]
.sym 21411 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 21413 uut.cpu_I.reg_pc[24]
.sym 21415 uut.cpu_I.pcpi_rs1[27]
.sym 21416 uut.cpu_I.pcpi_rs1[27]
.sym 21423 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 21427 uut.cpu_I.pcpi_rs1[20]
.sym 21433 uut.cpu_I.pcpi_rs1[24]
.sym 21435 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 21436 $abc$24495$new_n2225_
.sym 21437 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 21438 uut.cpu_I.cpu_state[5]
.sym 21440 uut.cpu_I.pcpi_rs1[20]
.sym 21441 uut.cpu_I.pcpi_rs1[24]
.sym 21442 $abc$24495$new_n2259_
.sym 21445 uut.cpu_I.reg_pc[20]
.sym 21446 $abc$24495$new_n2058_
.sym 21447 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[24]
.sym 21449 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 21451 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[24]_new_
.sym 21452 uut.cpu_I.cpu_state[6]
.sym 21453 $abc$24495$new_n2224_
.sym 21454 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[24]_new_
.sym 21455 $abc$24495$new_n2260_
.sym 21456 $abc$24495$new_n2261_
.sym 21457 $abc$24495$new_n2262_
.sym 21458 uut.cpu_I.cpu_state[4]
.sym 21459 uut.cpu_I.reg_pc[24]
.sym 21464 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 21466 $abc$24495$new_n2259_
.sym 21467 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[24]_new_
.sym 21468 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[24]_new_
.sym 21469 $abc$24495$new_n2262_
.sym 21472 $abc$24495$new_n2261_
.sym 21473 $abc$24495$new_n2058_
.sym 21474 uut.cpu_I.reg_pc[24]
.sym 21475 $abc$24495$new_n2260_
.sym 21478 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 21479 uut.cpu_I.cpu_state[5]
.sym 21480 uut.cpu_I.pcpi_rs1[24]
.sym 21481 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[24]
.sym 21484 uut.cpu_I.pcpi_rs1[20]
.sym 21485 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 21487 uut.cpu_I.cpu_state[4]
.sym 21490 $abc$24495$new_n2224_
.sym 21491 $abc$24495$new_n2225_
.sym 21492 $abc$24495$new_n2058_
.sym 21493 uut.cpu_I.reg_pc[20]
.sym 21496 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[24]
.sym 21497 uut.cpu_I.pcpi_rs1[24]
.sym 21498 uut.cpu_I.cpu_state[6]
.sym 21499 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 21508 uut.cpu_I.pcpi_rs1[24]
.sym 21509 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 21511 uut.cpu_I.cpu_state[4]
.sym 21512 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 21513 clk24_$glb_clk
.sym 21519 $abc$24495$new_n2224_
.sym 21521 $abc$24495$new_n2260_
.sym 21523 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[19]_new_inv_
.sym 21527 uut.cpu_I.pcpi_rs1[24]
.sym 21528 uut.cpu_I.reg_pc[17]
.sym 21530 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[11]
.sym 21531 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 21533 uut.cpu_I.reg_pc[20]
.sym 21536 $abc$24495$new_n2323_
.sym 21537 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[10]
.sym 21546 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[1]
.sym 21549 $abc$24495$new_n2192_
.sym 21655 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[4]
.sym 21661 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[8]
.sym 21773 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[11]
.sym 21774 uut.cpu_I.cpuregs_wrdata[30]
.sym 21776 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[0]
.sym 21778 uut.cpu_I.cpuregs_wrdata[24]
.sym 21780 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[3]
.sym 21784 clk24
.sym 21898 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[6]
.sym 21902 uut.cpu_I.cpuregs_wrdata[23]
.sym 21904 uut.cpu_I.latched_rd[2]
.sym 21906 uut.cpu_I.cpuregs_wrdata[17]
.sym 21917 $PACKER_GND_NET
.sym 22405 $PACKER_GND_NET
.sym 22512 reset
.sym 22666 $PACKER_GND_NET
.sym 22667 lcd_bl$SB_IO_OUT
.sym 22678 lcd_bl$SB_IO_OUT
.sym 22683 $PACKER_GND_NET
.sym 22726 uut.rom_do[7]
.sym 22730 uut.mem_addr[6]
.sym 22743 uut.cpu_I.is_sb_sh_sw
.sym 22744 uut.cpu_I.decoded_imm_j[15]
.sym 22745 uut.mem_wdata[19]
.sym 22746 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[4]
.sym 22766 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$22577
.sym 22775 uut.mem_addr[2]
.sym 22787 uut.mem_addr[4]
.sym 22788 uut.mem_addr[6]
.sym 22791 uut.mem_addr[3]
.sym 22812 uut.mem_addr[6]
.sym 22818 uut.mem_addr[2]
.sym 22822 uut.mem_addr[4]
.sym 22828 uut.mem_addr[3]
.sym 22843 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$22577
.sym 22844 clk24_$glb_clk
.sym 22845 reset_$glb_sr
.sym 22854 uut.rom_do[6]
.sym 22858 uut.mem_wdata[26]
.sym 22860 uut.mem_wdata[28]
.sym 22861 uut.mem_addr[6]
.sym 22862 rx$SB_IO_IN
.sym 22863 uut.uwbb.sbadri[6]
.sym 22864 uut.uwbb.sbadri[7]
.sym 22865 uut.uwbb.sbadri[5]
.sym 22866 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$23248
.sym 22867 uut.mem_wdata[6]
.sym 22868 uut.mem_addr[12]
.sym 22870 uut.uwbb.sbadri[0]
.sym 22871 uut.mem_wdata[5]
.sym 22872 uut.uwbb.sbadri[2]
.sym 22873 uut.ram_do[0]
.sym 22880 uut.mem_addr[3]
.sym 22885 uut.mem_addr[3]
.sym 22897 uut.mem_addr[2]
.sym 22901 uut.ser_do[3]
.sym 22905 uut.uwbb.sbadri[4]
.sym 22912 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$22460
.sym 22927 uut.uwbb.sbdato_0[0]
.sym 22932 uut.uwbb.sbdato_1[0]
.sym 22938 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$23248
.sym 22940 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$22577
.sym 22943 uut.mem_wstrb[0]
.sym 22950 reset
.sym 22972 uut.uwbb.sbdato_0[0]
.sym 22973 uut.uwbb.sbdato_1[0]
.sym 23002 reset
.sym 23003 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$22577
.sym 23005 uut.mem_wstrb[0]
.sym 23006 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$23248
.sym 23007 clk24_$glb_clk
.sym 23008 reset_$glb_sr
.sym 23013 uut.rom_do[3]
.sym 23019 uut.mem_addr[12]
.sym 23020 uut.mem_addr[7]
.sym 23021 uut.ram_do[30]
.sym 23022 $PACKER_VCC_NET
.sym 23023 uut.ram_do[29]
.sym 23024 uut.ram_do[6]
.sym 23025 uut.ram_do[18]
.sym 23026 uut.ram_do[2]
.sym 23027 uut.wbb_do[0]
.sym 23029 uut.ram_do[7]
.sym 23032 uut.uwbb.sbacko_1
.sym 23036 uut.uacia.status[1]
.sym 23037 uut.mem_addr[2]
.sym 23038 uut.uacia.rx_err
.sym 23039 $abc$24495$uut.cpu_I.mem_rdata[3]_new_inv_
.sym 23041 uut.mem_wdata[30]
.sym 23042 uut.cpu_I.mem_rdata_latched[5]
.sym 23056 uut.uacia.rx_dat[6]
.sym 23066 uut.uacia.rx_err
.sym 23069 uut.mem_addr[2]
.sym 23076 uut.uacia.rx_dat[4]
.sym 23077 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$22460
.sym 23079 uut.uacia.rx_dat[3]
.sym 23096 uut.mem_addr[2]
.sym 23097 uut.uacia.rx_dat[6]
.sym 23101 uut.mem_addr[2]
.sym 23103 uut.uacia.rx_dat[4]
.sym 23104 uut.uacia.rx_err
.sym 23109 uut.uacia.rx_dat[3]
.sym 23110 uut.mem_addr[2]
.sym 23129 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$22460
.sym 23130 clk24_$glb_clk
.sym 23131 reset_$glb_sr
.sym 23136 uut.rom_do[2]
.sym 23143 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 23144 $abc$24495$uut.cpu_I.mem_rdata[2]_new_inv_
.sym 23145 uut.mem_addr[13]
.sym 23147 uut.mem_wdata[27]
.sym 23148 uut.mem_addr[4]
.sym 23149 uut.uwbb.sbdato_1[0]
.sym 23150 uut.mem_wdata[29]
.sym 23151 uut.mem_wdata[11]
.sym 23152 uut.ser_do[4]
.sym 23154 uut.uwbb.sbadri[1]
.sym 23155 uut.mem_addr[12]
.sym 23157 uut.mem_addr[3]
.sym 23158 uut.mem_addr[3]
.sym 23160 uut.mem_addr[7]
.sym 23161 $abc$24495$uut.cpu_I.mem_rdata[0]_new_inv_
.sym 23164 uut.mem_addr[8]
.sym 23165 uut.mem_addr[12]
.sym 23173 uut.uacia.rx_dat[1]
.sym 23174 uut.cpu_I.mem_rdata_latched[4]
.sym 23177 $abc$24495$uut.cpu_I.mem_rdata[0]_new_inv_
.sym 23182 uut.uacia.rx_dat[2]
.sym 23183 $abc$24495$uut.cpu_I.mem_rdata[6]_new_inv_
.sym 23184 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$22460
.sym 23186 uut.cpu_I.mem_rdata_latched[6]
.sym 23191 uut.cpu_I.mem_rdata_q[6]
.sym 23192 $abc$24495$uut.cpu_I.mem_rdata[2]_new_inv_
.sym 23193 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 23194 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 23195 uut.uacia.rx_dat[5]
.sym 23196 uut.uacia.status[1]
.sym 23197 uut.mem_addr[2]
.sym 23198 uut.uacia.rx_err
.sym 23199 $abc$24495$uut.cpu_I.mem_rdata[3]_new_inv_
.sym 23200 uut.cpu_I.mem_rdata_q[2]
.sym 23201 uut.cpu_I.mem_rdata_q[0]
.sym 23202 uut.cpu_I.mem_rdata_latched[5]
.sym 23204 uut.cpu_I.mem_rdata_q[3]
.sym 23207 uut.mem_addr[2]
.sym 23208 uut.uacia.rx_dat[2]
.sym 23213 $abc$24495$uut.cpu_I.mem_rdata[0]_new_inv_
.sym 23214 uut.cpu_I.mem_rdata_q[0]
.sym 23215 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 23218 uut.cpu_I.mem_rdata_q[3]
.sym 23219 $abc$24495$uut.cpu_I.mem_rdata[3]_new_inv_
.sym 23221 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 23225 uut.cpu_I.mem_rdata_q[2]
.sym 23226 $abc$24495$uut.cpu_I.mem_rdata[2]_new_inv_
.sym 23227 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 23230 uut.cpu_I.mem_rdata_latched[6]
.sym 23231 uut.cpu_I.mem_rdata_latched[4]
.sym 23232 uut.cpu_I.mem_rdata_latched[5]
.sym 23237 uut.cpu_I.mem_rdata_q[6]
.sym 23238 $abc$24495$uut.cpu_I.mem_rdata[6]_new_inv_
.sym 23239 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 23242 uut.uacia.rx_dat[1]
.sym 23243 uut.mem_addr[2]
.sym 23245 uut.uacia.status[1]
.sym 23248 uut.mem_addr[2]
.sym 23249 uut.uacia.rx_err
.sym 23251 uut.uacia.rx_dat[5]
.sym 23252 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$22460
.sym 23253 clk24_$glb_clk
.sym 23254 reset_$glb_sr
.sym 23259 uut.rom_do[5]
.sym 23263 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9567[1]_new_inv_
.sym 23267 uut.ser_do[2]
.sym 23269 uut.ram_do[31]
.sym 23270 uut.mem_rdy
.sym 23271 uut.uwbb.sbdati[2]
.sym 23272 uut.ram_do[24]
.sym 23273 uut.uwbb.sbdati[7]
.sym 23276 $abc$24495$uut.ser_sel_new_
.sym 23277 uut.mem_wstrb[0]
.sym 23278 uut.uacia.rx_dat[2]
.sym 23279 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 23281 uut.mem_addr[11]
.sym 23283 $PACKER_VCC_NET
.sym 23288 uut.cpu_I.instr_auipc
.sym 23290 $abc$24495$uut.cpu_I.mem_rdata[6]_new_inv_
.sym 23296 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:863$1201_Y_new_
.sym 23297 uut.cpu_I.mem_rdata_q[4]
.sym 23298 uut.cpu_I.mem_rdata_q[6]
.sym 23299 uut.cpu_I.mem_rdata_q[2]
.sym 23300 $abc$24495$uut.cpu_I.mem_rdata[1]_new_inv_
.sym 23302 uut.cpu_I.mem_rdata_q[1]
.sym 23305 uut.cpu_I.mem_rdata_latched[0]
.sym 23306 uut.cpu_I.mem_rdata_latched[3]
.sym 23307 uut.cpu_I.mem_rdata_latched[2]
.sym 23308 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9567[1]_new_inv_
.sym 23309 uut.cpu_I.mem_rdata_latched[6]
.sym 23310 uut.cpu_I.mem_rdata_latched[5]
.sym 23311 uut.cpu_I.mem_rdata_q[3]
.sym 23312 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 23313 uut.cpu_I.mem_rdata_latched[4]
.sym 23314 $abc$24495$uut.cpu_I.mem_rdata[6]_new_inv_
.sym 23315 uut.cpu_I.mem_rdata_latched[1]
.sym 23316 $abc$24495$uut.cpu_I.mem_rdata[4]_new_inv_
.sym 23320 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 23322 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9595[0]_new_inv_
.sym 23325 $abc$24495$auto$simplemap.cc:168:logic_reduce$9286[0]_new_inv_
.sym 23327 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9479[0]_new_inv_
.sym 23329 uut.cpu_I.mem_rdata_q[3]
.sym 23331 $abc$24495$auto$simplemap.cc:168:logic_reduce$9286[0]_new_inv_
.sym 23332 uut.cpu_I.mem_rdata_q[2]
.sym 23335 uut.cpu_I.mem_rdata_q[4]
.sym 23336 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 23338 $abc$24495$uut.cpu_I.mem_rdata[4]_new_inv_
.sym 23341 uut.cpu_I.mem_rdata_latched[2]
.sym 23342 uut.cpu_I.mem_rdata_latched[1]
.sym 23343 uut.cpu_I.mem_rdata_latched[0]
.sym 23344 uut.cpu_I.mem_rdata_latched[3]
.sym 23347 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 23348 $abc$24495$uut.cpu_I.mem_rdata[1]_new_inv_
.sym 23350 uut.cpu_I.mem_rdata_q[1]
.sym 23353 uut.cpu_I.mem_rdata_q[6]
.sym 23354 uut.cpu_I.mem_rdata_latched[5]
.sym 23355 $abc$24495$uut.cpu_I.mem_rdata[6]_new_inv_
.sym 23356 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 23359 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9595[0]_new_inv_
.sym 23360 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:863$1201_Y_new_
.sym 23361 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9567[1]_new_inv_
.sym 23365 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9479[0]_new_inv_
.sym 23366 uut.cpu_I.mem_rdata_latched[4]
.sym 23367 uut.cpu_I.mem_rdata_latched[6]
.sym 23368 uut.cpu_I.mem_rdata_latched[5]
.sym 23371 uut.cpu_I.mem_rdata_latched[1]
.sym 23372 uut.cpu_I.mem_rdata_latched[0]
.sym 23373 uut.cpu_I.mem_rdata_latched[3]
.sym 23374 uut.cpu_I.mem_rdata_latched[2]
.sym 23375 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663_$glb_ce
.sym 23376 clk24_$glb_clk
.sym 23382 uut.rom_do[4]
.sym 23391 uut.mem_wdata[5]
.sym 23392 uut.ram_do[28]
.sym 23394 uut.mem_wdata[6]
.sym 23395 uut.cpu_I.decoded_imm[0]
.sym 23396 uut.mem_wdata[14]
.sym 23397 uut.mem_wstrb[3]
.sym 23398 $PACKER_VCC_NET
.sym 23399 uut.mem_wdata[9]
.sym 23400 uut.ram_do[27]
.sym 23401 uut.ram_do[26]
.sym 23402 $abc$24495$uut.cpu_I.mem_rdata[4]_new_inv_
.sym 23406 uut.mem_valid
.sym 23410 uut.cpu_I.is_alu_reg_imm
.sym 23411 uut.cpu_I.is_sb_sh_sw
.sym 23412 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 23419 $abc$24495$new_n2703_
.sym 23420 uut.cpu_I.mem_rdata_latched[4]
.sym 23421 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9595[0]_new_inv_
.sym 23423 uut.cpu_I.mem_rdata_latched[15]
.sym 23425 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9501[1]_new_inv_
.sym 23427 uut.cpu_I.mem_rdata_latched[9]
.sym 23428 uut.cpu_I.mem_rdata_latched[4]
.sym 23430 uut.cpu_I.mem_rdata_q[15]
.sym 23431 $abc$24495$new_n2680_
.sym 23433 $abc$24495$new_n2705_
.sym 23434 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9479[0]_new_inv_
.sym 23435 uut.cpu_I.mem_rdata_q[17]
.sym 23436 uut.cpu_I.mem_rdata_q[16]
.sym 23442 uut.cpu_I.mem_rdata_q[11]
.sym 23447 $abc$24495$new_n2706_
.sym 23452 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9479[0]_new_inv_
.sym 23454 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9501[1]_new_inv_
.sym 23458 $abc$24495$new_n2680_
.sym 23460 uut.cpu_I.mem_rdata_latched[4]
.sym 23461 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9479[0]_new_inv_
.sym 23464 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9595[0]_new_inv_
.sym 23466 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9501[1]_new_inv_
.sym 23470 uut.cpu_I.mem_rdata_latched[9]
.sym 23476 uut.cpu_I.mem_rdata_q[17]
.sym 23477 uut.cpu_I.mem_rdata_q[11]
.sym 23478 uut.cpu_I.mem_rdata_q[15]
.sym 23479 uut.cpu_I.mem_rdata_q[16]
.sym 23485 uut.cpu_I.mem_rdata_latched[15]
.sym 23490 uut.cpu_I.mem_rdata_latched[4]
.sym 23491 $abc$24495$new_n2680_
.sym 23494 $abc$24495$new_n2705_
.sym 23495 $abc$24495$new_n2703_
.sym 23496 $abc$24495$new_n2706_
.sym 23498 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663_$glb_ce
.sym 23499 clk24_$glb_clk
.sym 23505 uut.rom_do[15]
.sym 23510 uut.cnt[13]
.sym 23511 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$12182_new_inv_
.sym 23514 uut.cpu_I.is_sb_sh_sw
.sym 23517 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$12189_new_inv_
.sym 23518 uut.cpu_I.latched_rd[4]
.sym 23519 uut.cpu_I.instr_auipc
.sym 23520 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:863$1201_Y_new_
.sym 23521 uut.ram_do[13]
.sym 23522 uut.cpu_I.mem_rdata_q[20]
.sym 23523 $PACKER_VCC_NET
.sym 23524 uut.cpu_I.instr_lui
.sym 23526 uut.cpu_I.instr_auipc
.sym 23529 $abc$24495$uut.cpu_I.mem_rdata[23]_new_inv_
.sym 23530 uut.cpu_I.cpu_state[6]
.sym 23532 uut.cpu_I.decoded_imm_j[15]
.sym 23533 uut.cpu_I.latched_rd[1]
.sym 23534 uut.mem_valid
.sym 23535 uut.cpu_I.latched_rd[4]
.sym 23542 uut.cpu_I.mem_rdata_q[24]
.sym 23544 uut.uwbb.uwbm.busy
.sym 23545 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6652[0]_new_
.sym 23546 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18641
.sym 23548 uut.mem_rdy
.sym 23550 $abc$24495$uut.cpu_I.mem_rdata[15]_new_inv_
.sym 23551 uut.cpu_I.mem_rdata_q[9]
.sym 23552 uut.mem_valid
.sym 23554 $abc$24495$uut.cpu_I.mem_rdata[24]_new_inv_
.sym 23555 uut.cpu_I.mem_rdata_q[22]
.sym 23556 uut.cpu_I.mem_do_wdata
.sym 23558 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 23560 uut.cpu_I.mem_state[0]
.sym 23561 uut.cpu_I.mem_rdata_q[15]
.sym 23563 uut.wbb_rdy
.sym 23564 $abc$24495$techmap\uut.cpu_I.$procmux$3779_CMP_new_inv_
.sym 23565 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$12179[0]_new_
.sym 23566 uut.cpu_I.mem_state[1]
.sym 23567 reset
.sym 23569 $abc$24495$techmap\uut.uwbb.uwbm.$procmux$4661_Y_new_
.sym 23571 uut.cpu_I.is_sb_sh_sw
.sym 23572 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 23576 uut.mem_valid
.sym 23577 uut.mem_rdy
.sym 23578 uut.wbb_rdy
.sym 23581 uut.wbb_rdy
.sym 23582 uut.mem_rdy
.sym 23584 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18641
.sym 23587 $abc$24495$techmap\uut.uwbb.uwbm.$procmux$4661_Y_new_
.sym 23588 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6652[0]_new_
.sym 23589 uut.uwbb.uwbm.busy
.sym 23590 uut.wbb_rdy
.sym 23594 $abc$24495$techmap\uut.cpu_I.$procmux$3779_CMP_new_inv_
.sym 23595 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$12179[0]_new_
.sym 23596 uut.cpu_I.mem_rdata_q[22]
.sym 23599 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 23600 uut.cpu_I.mem_rdata_q[15]
.sym 23602 $abc$24495$uut.cpu_I.mem_rdata[15]_new_inv_
.sym 23606 uut.cpu_I.mem_rdata_q[24]
.sym 23607 $abc$24495$uut.cpu_I.mem_rdata[24]_new_inv_
.sym 23608 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 23611 reset
.sym 23612 uut.cpu_I.mem_do_wdata
.sym 23613 uut.cpu_I.mem_state[0]
.sym 23614 uut.cpu_I.mem_state[1]
.sym 23617 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 23618 uut.cpu_I.mem_rdata_q[9]
.sym 23620 uut.cpu_I.is_sb_sh_sw
.sym 23622 clk24_$glb_clk
.sym 23623 reset_$glb_sr
.sym 23628 uut.rom_do[14]
.sym 23632 $abc$24495$uut.cpu_I.mem_rdata[15]_new_inv_
.sym 23636 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18667
.sym 23638 uut.cpu_I.mem_rdata_latched[24]
.sym 23639 uut.cpu_I.mem_do_prefetch
.sym 23640 uut.cpu_I.instr_jal
.sym 23641 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6652[0]_new_
.sym 23642 $abc$24495$uut.cpu_I.mem_rdata[24]_new_inv_
.sym 23643 uut.mem_wstrb[2]
.sym 23644 $abc$24495$techmap\uut.cpu_I.$logic_not$picorv32.v:1246$1462_Y_new_inv_
.sym 23645 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20577
.sym 23646 uut.cpu_I.mem_rdata_q[24]
.sym 23647 uut.cpu_I.latched_rd[1]
.sym 23649 uut.mem_addr[3]
.sym 23650 uut.cpu_I.mem_rdata_latched[23]
.sym 23651 uut.cpu_I.latched_rd[0]
.sym 23652 uut.mem_addr[12]
.sym 23654 uut.cpu_I.decoded_rs2[4]
.sym 23656 uut.mem_addr[7]
.sym 23657 uut.cpu_I.latched_rd[0]
.sym 23659 uut.mem_addr[12]
.sym 23665 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 23666 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19641_new_inv_
.sym 23667 uut.mem_valid
.sym 23668 uut.mem_rdy
.sym 23670 uut.cpu_I.mem_rdata_latched[24]
.sym 23671 $abc$24495$auto$simplemap.cc:309:simplemap_lut$7575_new_
.sym 23672 uut.cpu_I.mem_rdata_q[23]
.sym 23673 uut.cpu_I.mem_state[1]
.sym 23674 uut.cpu_I.mem_state[0]
.sym 23678 uut.wbb_rdy
.sym 23679 $abc$24495$auto$simplemap.cc:309:simplemap_lut$7575_new_
.sym 23680 uut.cpu_I.decoded_rs2[4]
.sym 23681 $abc$24495$new_n2022_
.sym 23682 $abc$24495$new_n2346_
.sym 23683 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$19659
.sym 23684 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18667
.sym 23685 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 23689 $abc$24495$uut.cpu_I.mem_rdata[23]_new_inv_
.sym 23691 uut.cpu_I.mem_do_rinst
.sym 23694 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18634[0]
.sym 23696 uut.cpu_I.mem_do_wdata
.sym 23698 uut.wbb_rdy
.sym 23699 uut.mem_rdy
.sym 23700 uut.cpu_I.mem_state[0]
.sym 23701 uut.cpu_I.mem_state[1]
.sym 23705 uut.cpu_I.mem_state[0]
.sym 23706 uut.cpu_I.mem_state[1]
.sym 23710 uut.mem_valid
.sym 23711 $abc$24495$auto$simplemap.cc:309:simplemap_lut$7575_new_
.sym 23712 $abc$24495$new_n2022_
.sym 23713 $abc$24495$new_n2346_
.sym 23716 uut.cpu_I.mem_state[1]
.sym 23717 uut.cpu_I.mem_do_wdata
.sym 23718 uut.cpu_I.mem_do_rinst
.sym 23719 uut.cpu_I.mem_state[0]
.sym 23722 uut.cpu_I.decoded_rs2[4]
.sym 23724 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 23725 uut.cpu_I.mem_rdata_latched[24]
.sym 23728 $abc$24495$uut.cpu_I.mem_rdata[23]_new_inv_
.sym 23729 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 23730 uut.cpu_I.mem_rdata_q[23]
.sym 23734 uut.cpu_I.mem_state[0]
.sym 23735 uut.cpu_I.mem_do_rinst
.sym 23736 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 23737 uut.cpu_I.mem_state[1]
.sym 23740 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18667
.sym 23741 $abc$24495$auto$simplemap.cc:309:simplemap_lut$7575_new_
.sym 23742 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19641_new_inv_
.sym 23744 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$19659
.sym 23745 clk24_$glb_clk
.sym 23746 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18634[0]
.sym 23751 uut.rom_do[21]
.sym 23757 uut.cpu_I.cpuregs_wrdata[1]
.sym 23759 uut.cpu_I.mem_rdata_q[22]
.sym 23760 uut.cpu_I.instr_sub
.sym 23761 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 23762 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 23763 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20479[0]
.sym 23764 uut.cpu_I.latched_store
.sym 23765 uut.mem_valid
.sym 23766 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 23767 uut.cpu_I.decoded_imm[19]
.sym 23768 uut.cpu_I.mem_rdata_q[16]
.sym 23769 uut.cpu_I.mem_rdata_latched[19]
.sym 23770 $PACKER_VCC_NET
.sym 23771 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[1]
.sym 23772 uut.mem_valid
.sym 23773 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$12196_new_inv_
.sym 23775 $abc$24495$auto$alumacc.cc:415:extract_cmp_alu$5106[31]
.sym 23776 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[4]
.sym 23777 uut.mem_addr[11]
.sym 23779 $abc$24495$auto$alumacc.cc:491:replace_alu$5173[31]
.sym 23780 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[2]
.sym 23781 uut.cpu_I.mem_state[0]
.sym 23782 $abc$24495$uut.cpu_I.mem_rdata[22]_new_inv_
.sym 23788 $abc$24495$new_n2570_
.sym 23790 $abc$24495$uut.cpu_I.mem_rdata[17]_new_inv_
.sym 23791 $abc$24495$new_n2352_
.sym 23792 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[4]
.sym 23793 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[0]
.sym 23794 uut.cpu_I.mem_rdata_latched[22]
.sym 23796 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 23797 $abc$24495$auto$simplemap.cc:309:simplemap_lut$7554_new_
.sym 23798 $abc$24495$new_n2569_
.sym 23799 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18641
.sym 23800 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 23801 uut.cpu_I.mem_rdata_latched[21]
.sym 23802 $abc$24495$new_n3719_
.sym 23803 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[3]
.sym 23804 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[1]
.sym 23805 uut.cpu_I.latched_rd[1]
.sym 23806 uut.cpu_I.latched_rd[2]
.sym 23807 $abc$24495$new_n2554_
.sym 23808 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18634[0]
.sym 23810 uut.cpu_I.decoded_rs2[1]
.sym 23811 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$6459[2]_new_inv_
.sym 23812 uut.cpu_I.mem_rdata_q[17]
.sym 23813 $abc$24495$techmap\uut.cpu_I.$logic_and$picorv32.v:375$1088_Y_new_
.sym 23814 uut.cpu_I.mem_do_wdata
.sym 23815 uut.cpu_I.latched_rd[3]
.sym 23816 uut.cpu_I.decoded_rs2[2]
.sym 23817 uut.cpu_I.latched_rd[0]
.sym 23818 uut.cpu_I.latched_rd[4]
.sym 23819 $abc$24495$new_n2351_
.sym 23821 $abc$24495$auto$simplemap.cc:309:simplemap_lut$7554_new_
.sym 23822 $abc$24495$new_n2352_
.sym 23823 $abc$24495$new_n2351_
.sym 23824 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 23827 uut.cpu_I.mem_do_wdata
.sym 23828 $abc$24495$new_n2351_
.sym 23829 $abc$24495$new_n3719_
.sym 23830 $abc$24495$techmap\uut.cpu_I.$logic_and$picorv32.v:375$1088_Y_new_
.sym 23833 $abc$24495$new_n2570_
.sym 23834 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$6459[2]_new_inv_
.sym 23835 uut.cpu_I.latched_rd[0]
.sym 23836 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[0]
.sym 23839 uut.cpu_I.latched_rd[1]
.sym 23840 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[4]
.sym 23841 uut.cpu_I.latched_rd[4]
.sym 23842 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[1]
.sym 23845 uut.cpu_I.decoded_rs2[1]
.sym 23847 uut.cpu_I.mem_rdata_latched[21]
.sym 23848 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 23851 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 23852 $abc$24495$uut.cpu_I.mem_rdata[17]_new_inv_
.sym 23853 uut.cpu_I.mem_rdata_q[17]
.sym 23857 uut.cpu_I.latched_rd[3]
.sym 23858 $abc$24495$new_n2554_
.sym 23859 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[3]
.sym 23860 $abc$24495$new_n2569_
.sym 23863 uut.cpu_I.decoded_rs2[2]
.sym 23864 uut.cpu_I.latched_rd[2]
.sym 23865 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 23866 uut.cpu_I.mem_rdata_latched[22]
.sym 23867 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18641
.sym 23868 clk24_$glb_clk
.sym 23869 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18634[0]
.sym 23874 uut.rom_do[20]
.sym 23880 uut.uwbb.sbdati[0]
.sym 23882 uut.cpu_I.latched_is_lh
.sym 23883 uut.cpu_I.instr_lb
.sym 23884 $abc$24495$uut.cpu_I.mem_rdata[17]_new_inv_
.sym 23885 uut.cpu_I.decoded_imm[0]
.sym 23886 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 23887 uut.cpu_I.instr_lh
.sym 23888 uut.cpu_I.latched_is_lb
.sym 23889 $abc$24495$uut.cpu_I.cpuregs_rs2[2]_new_
.sym 23890 $PACKER_VCC_NET
.sym 23891 uut.cpu_I.decoded_imm[2]
.sym 23892 uut.cpu_I.decoder_trigger
.sym 23893 $PACKER_VCC_NET
.sym 23894 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18634[0]
.sym 23895 uut.cpu_I.is_alu_reg_imm
.sym 23896 uut.cpu_I.decoded_rs2[1]
.sym 23897 uut.cpu_I.decoded_imm[1]
.sym 23898 uut.cpu_I.mem_rdata_q[17]
.sym 23899 uut.cpu_I.decoded_imm_j[4]
.sym 23900 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 23901 uut.cpu_I.mem_rdata_latched[17]
.sym 23902 uut.cpu_I.decoded_rs2[2]
.sym 23903 uut.cpu_I.latched_branch
.sym 23904 uut.cpu_I.instr_bgeu
.sym 23905 uut.cpu_I.decoded_imm[4]
.sym 23911 uut.cpu_I.instr_bgeu
.sym 23912 uut.mem_wdata[0]
.sym 23914 uut.cpu_I.latched_rd[4]
.sym 23915 uut.cpu_I.latched_rd[1]
.sym 23917 uut.cpu_I.mem_rdata_latched[22]
.sym 23919 uut.cpu_I.mem_rdata_latched[19]
.sym 23920 $auto$alumacc.cc:474:replace_alu$5161.C[31]
.sym 23921 uut.cpu_I.latched_rd[0]
.sym 23922 uut.cpu_I.latched_rd[3]
.sym 23926 $abc$24495$auto$alumacc.cc:491:replace_alu$5163[31]
.sym 23927 uut.cpu_I.mem_rdata_q[22]
.sym 23928 uut.cpu_I.decoded_rs2[2]
.sym 23929 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$22855
.sym 23930 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 23931 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 23933 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[1]
.sym 23934 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[4]
.sym 23935 $abc$24495$auto$alumacc.cc:415:extract_cmp_alu$5106[31]
.sym 23937 uut.cpu_I.decoded_rs1[4]
.sym 23939 $abc$24495$auto$alumacc.cc:491:replace_alu$5173[31]
.sym 23940 uut.cpu_I.is_sltiu_bltu_sltu
.sym 23942 $abc$24495$uut.cpu_I.mem_rdata[22]_new_inv_
.sym 23944 uut.cpu_I.latched_rd[1]
.sym 23945 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[4]
.sym 23946 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[1]
.sym 23947 uut.cpu_I.latched_rd[4]
.sym 23950 uut.cpu_I.latched_rd[0]
.sym 23951 uut.cpu_I.latched_rd[1]
.sym 23952 uut.cpu_I.latched_rd[4]
.sym 23953 uut.cpu_I.latched_rd[3]
.sym 23956 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 23958 uut.cpu_I.mem_rdata_latched[22]
.sym 23959 uut.cpu_I.decoded_rs2[2]
.sym 23964 uut.mem_wdata[0]
.sym 23968 uut.cpu_I.instr_bgeu
.sym 23969 $abc$24495$auto$alumacc.cc:491:replace_alu$5173[31]
.sym 23970 uut.cpu_I.is_sltiu_bltu_sltu
.sym 23975 $abc$24495$auto$alumacc.cc:491:replace_alu$5163[31]
.sym 23976 $abc$24495$auto$alumacc.cc:415:extract_cmp_alu$5106[31]
.sym 23977 $auto$alumacc.cc:474:replace_alu$5161.C[31]
.sym 23980 $abc$24495$uut.cpu_I.mem_rdata[22]_new_inv_
.sym 23981 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 23982 uut.cpu_I.mem_rdata_q[22]
.sym 23986 uut.cpu_I.mem_rdata_latched[19]
.sym 23987 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 23988 uut.cpu_I.decoded_rs1[4]
.sym 23990 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$22855
.sym 23991 clk24_$glb_clk
.sym 23992 reset_$glb_sr
.sym 23997 uut.rom_do[23]
.sym 24001 uut.cpu_I.mem_rdata_latched[19]
.sym 24002 uut.mem_wdata[0]
.sym 24003 uut.cpu_I.cpu_state[4]
.sym 24006 uut.cpu_I.latched_compr
.sym 24007 uut.cpu_I.cpuregs_wrdata[2]
.sym 24008 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[4]_new_inv_
.sym 24009 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 24011 uut.cpu_I.instr_and
.sym 24013 uut.cpu_I.instr_lui
.sym 24014 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 24015 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[1]
.sym 24016 uut.cpu_I.decoded_imm[3]
.sym 24017 $PACKER_VCC_NET
.sym 24018 uut.mem_addr[6]
.sym 24019 uut.cpu_I.cpu_state[6]
.sym 24020 uut.cpu_I.latched_rd[4]
.sym 24021 uut.cpu_I.pcpi_rs1[6]
.sym 24022 $abc$24495$new_n2368_
.sym 24023 uut.mem_addr[5]
.sym 24024 uut.cpu_I.decoded_imm_j[15]
.sym 24025 $abc$24495$auto$memory_bram.cc:837:replace_cell$5320[15]
.sym 24026 $abc$24495$uut.cpu_I.cpuregs_rs2[0]_new_
.sym 24027 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[0]
.sym 24028 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[4]
.sym 24034 $abc$24495$new_n2344_
.sym 24035 $abc$24495$new_n2692_
.sym 24036 $abc$24495$new_n2058_
.sym 24037 uut.cpu_I.instr_jal
.sym 24038 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 24039 uut.cpu_I.pcpi_rs1[6]
.sym 24040 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[6]_new_
.sym 24041 uut.cpu_I.reg_pc[6]
.sym 24042 uut.cpu_I.decoded_imm_j[2]
.sym 24043 $abc$24495$techmap\uut.cpu_I.$logic_and$picorv32.v:1328$1505_Y_new_
.sym 24044 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20446
.sym 24045 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$12196_new_inv_
.sym 24048 uut.cpu_I.latched_store
.sym 24049 uut.cpu_I.mem_rdata_q[8]
.sym 24050 uut.cpu_I.is_sb_sh_sw
.sym 24051 uut.cpu_I.decoded_imm_j[15]
.sym 24052 uut.cpu_I.latched_rd[2]
.sym 24053 $abc$24495$new_n2332_
.sym 24056 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$12182_new_inv_
.sym 24058 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 24059 uut.cpu_I.decoded_imm_j[4]
.sym 24060 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 24061 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 24063 uut.cpu_I.latched_branch
.sym 24065 uut.cpu_I.cpu_state[4]
.sym 24067 uut.cpu_I.latched_rd[2]
.sym 24068 $abc$24495$new_n2692_
.sym 24069 $abc$24495$techmap\uut.cpu_I.$logic_and$picorv32.v:1328$1505_Y_new_
.sym 24073 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20446
.sym 24075 uut.cpu_I.latched_store
.sym 24076 uut.cpu_I.latched_branch
.sym 24079 $abc$24495$new_n2344_
.sym 24080 uut.cpu_I.decoded_imm_j[15]
.sym 24081 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 24082 uut.cpu_I.instr_jal
.sym 24085 uut.cpu_I.instr_jal
.sym 24086 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$12196_new_inv_
.sym 24088 uut.cpu_I.decoded_imm_j[4]
.sym 24091 $abc$24495$new_n2058_
.sym 24092 uut.cpu_I.reg_pc[6]
.sym 24093 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[6]_new_
.sym 24094 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 24097 uut.cpu_I.instr_jal
.sym 24099 uut.cpu_I.decoded_imm_j[2]
.sym 24100 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$12182_new_inv_
.sym 24103 uut.cpu_I.cpu_state[4]
.sym 24104 uut.cpu_I.pcpi_rs1[6]
.sym 24109 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 24110 uut.cpu_I.mem_rdata_q[8]
.sym 24111 $abc$24495$new_n2332_
.sym 24112 uut.cpu_I.is_sb_sh_sw
.sym 24113 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19684_$glb_ce
.sym 24114 clk24_$glb_clk
.sym 24115 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 24120 uut.rom_do[22]
.sym 24128 uut.cpu_I.decoded_imm_j[2]
.sym 24129 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[1]
.sym 24130 uut.cpu_I.pcpi_rs1[3]
.sym 24131 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[3]
.sym 24132 uut.mem_addr[12]
.sym 24133 uut.mem_addr[9]
.sym 24134 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9365[0]_new_inv_
.sym 24135 uut.cpu_I.reg_pc[8]
.sym 24136 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[7]
.sym 24137 uut.cpu_I.reg_pc[6]
.sym 24139 uut.cpu_I.reg_pc[10]
.sym 24140 uut.mem_addr[7]
.sym 24141 uut.mem_addr[3]
.sym 24143 uut.cpu_I.cpu_state[5]
.sym 24144 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 24145 uut.cpu_I.reg_pc[11]
.sym 24146 uut.cpu_I.decoded_rs2[4]
.sym 24149 uut.cpu_I.latched_rd[0]
.sym 24150 uut.mem_addr[4]
.sym 24151 uut.cpu_I.cpu_state[4]
.sym 24158 uut.cpu_I.instr_auipc
.sym 24159 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 24161 uut.cpu_I.mem_rdata_q[29]
.sym 24162 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[1]
.sym 24167 uut.cpu_I.instr_lui
.sym 24168 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 24169 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[2]
.sym 24171 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[5]
.sym 24172 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[0]
.sym 24173 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[4]
.sym 24180 uut.cpu_I.cpuregs_wrdata[5]
.sym 24181 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 24182 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[5]
.sym 24186 uut.cpu_I.mem_rdata_q[30]
.sym 24187 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[0]
.sym 24190 uut.cpu_I.mem_rdata_q[29]
.sym 24191 uut.cpu_I.instr_auipc
.sym 24192 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 24193 uut.cpu_I.instr_lui
.sym 24198 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[1]
.sym 24202 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 24203 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 24204 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[0]
.sym 24205 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[0]
.sym 24208 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[5]
.sym 24209 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 24210 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 24211 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[5]
.sym 24217 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[2]
.sym 24220 uut.cpu_I.instr_lui
.sym 24221 uut.cpu_I.mem_rdata_q[30]
.sym 24222 uut.cpu_I.instr_auipc
.sym 24223 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 24227 uut.cpu_I.cpuregs_wrdata[5]
.sym 24235 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[4]
.sym 24237 clk24_$glb_clk
.sym 24243 uut.rom_do[19]
.sym 24247 uut.cpu_I.mem_la_wdata[5]
.sym 24248 uut.mem_wdata[19]
.sym 24251 uut.cpu_I.mem_do_rinst
.sym 24252 $PACKER_VCC_NET
.sym 24253 uut.cpu_I.pcpi_rs1[0]
.sym 24254 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 24255 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[13]
.sym 24256 $abc$24495$uut.cpu_I.cpuregs_rs2[4]_new_
.sym 24257 uut.cpu_I.pcpi_rs1[8]
.sym 24259 uut.cpu_I.decoded_imm[13]
.sym 24260 uut.cpu_I.decoded_imm[18]
.sym 24261 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 24262 uut.cpu_I.decoded_imm[20]
.sym 24263 $abc$24495$auto$alumacc.cc:491:replace_alu$5173[31]
.sym 24264 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[4]
.sym 24265 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 24266 uut.cpu_I.cpu_state[6]
.sym 24267 $abc$24495$auto$alumacc.cc:415:extract_cmp_alu$5106[31]
.sym 24268 uut.cpu_I.pcpi_rs1[3]
.sym 24269 $PACKER_GND_NET
.sym 24270 $abc$24495$new_n2366_
.sym 24271 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[1]
.sym 24272 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[2]
.sym 24273 $abc$24495$new_n2058_
.sym 24274 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[3]_new_
.sym 24280 $abc$24495$new_n2058_
.sym 24281 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 24283 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 24284 uut.cpu_I.reg_pc[13]
.sym 24285 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[2]
.sym 24287 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[0]_new_inv_
.sym 24289 uut.cpu_I.reg_pc[15]
.sym 24291 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 24292 uut.cpu_I.decoded_imm[3]
.sym 24293 uut.cpu_I.pcpi_rs1[11]
.sym 24294 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[13]_new_
.sym 24298 uut.cpu_I.cpu_state[4]
.sym 24299 $abc$24495$new_n2058_
.sym 24300 uut.cpu_I.latched_compr
.sym 24304 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 24305 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[2]
.sym 24306 uut.cpu_I.cpu_state[4]
.sym 24307 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 24308 uut.cpu_I.pcpi_rs1[13]
.sym 24309 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 24310 $abc$24495$uut.cpu_I.cpuregs_rs2[3]_new_
.sym 24311 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[15]_new_
.sym 24313 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 24314 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 24315 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[2]
.sym 24316 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[2]
.sym 24322 uut.cpu_I.latched_compr
.sym 24325 uut.cpu_I.reg_pc[13]
.sym 24326 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 24327 $abc$24495$new_n2058_
.sym 24328 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[13]_new_
.sym 24331 uut.cpu_I.pcpi_rs1[13]
.sym 24333 uut.cpu_I.cpu_state[4]
.sym 24337 uut.cpu_I.reg_pc[15]
.sym 24338 $abc$24495$new_n2058_
.sym 24339 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[15]_new_
.sym 24340 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 24343 uut.cpu_I.decoded_imm[3]
.sym 24345 $abc$24495$uut.cpu_I.cpuregs_rs2[3]_new_
.sym 24346 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 24349 uut.cpu_I.cpu_state[4]
.sym 24351 uut.cpu_I.pcpi_rs1[11]
.sym 24352 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 24355 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 24356 uut.cpu_I.latched_compr
.sym 24357 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[0]_new_inv_
.sym 24359 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 24360 clk24_$glb_clk
.sym 24366 uut.rom_do[18]
.sym 24370 uut.mem_addr[6]
.sym 24371 uut.mem_wdata[28]
.sym 24374 uut.cpu_I.pcpi_rs1[7]
.sym 24375 uut.cpu_I.decoded_imm[28]
.sym 24377 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 24378 uut.mem_addr[11]
.sym 24379 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[22]
.sym 24380 uut.cpu_I.reg_pc[13]
.sym 24381 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[23]
.sym 24382 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[13]_new_
.sym 24383 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[0]_new_inv_
.sym 24384 uut.cpu_I.decoded_imm[16]
.sym 24385 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[16]
.sym 24386 $abc$24495$new_n2118_
.sym 24387 $abc$24495$uut.cpu_I.cpuregs_rs2[1]_new_
.sym 24388 uut.cpu_I.pcpi_rs1[11]
.sym 24390 $PACKER_VCC_NET
.sym 24391 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[2]
.sym 24392 $PACKER_VCC_NET
.sym 24393 uut.cpu_I.mem_la_wdata[3]
.sym 24394 $PACKER_VCC_NET
.sym 24395 uut.cpu_I.is_alu_reg_imm
.sym 24396 $abc$24495$uut.cpu_I.cpuregs_rs2[3]_new_
.sym 24397 uut.cpu_I.cpuregs_wrdata[1]
.sym 24403 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[2]
.sym 24404 $abc$24495$new_n2140_
.sym 24406 $abc$24495$new_n2034_
.sym 24407 $abc$24495$new_n2143_
.sym 24408 uut.cpu_I.mem_la_wdata[3]
.sym 24409 $abc$24495$new_n2142_
.sym 24411 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[3]_new_
.sym 24413 uut.cpu_I.cpu_state[5]
.sym 24414 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[3]
.sym 24415 uut.cpu_I.reg_pc[11]
.sym 24416 $abc$24495$new_n2141_
.sym 24417 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 24418 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[3]_new_
.sym 24419 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11393[1]_new_inv_
.sym 24421 uut.cpu_I.pcpi_rs1[11]
.sym 24422 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[11]
.sym 24423 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 24425 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[11]_new_
.sym 24426 uut.cpu_I.cpu_state[6]
.sym 24427 uut.cpu_I.pcpi_rs1[3]
.sym 24429 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[11]_new_
.sym 24430 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 24432 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 24433 $abc$24495$new_n2058_
.sym 24434 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[2]
.sym 24436 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11393[1]_new_inv_
.sym 24437 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[3]_new_
.sym 24438 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[3]_new_
.sym 24442 uut.cpu_I.reg_pc[11]
.sym 24443 $abc$24495$new_n2142_
.sym 24444 $abc$24495$new_n2058_
.sym 24445 $abc$24495$new_n2141_
.sym 24448 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 24449 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[11]
.sym 24450 uut.cpu_I.pcpi_rs1[11]
.sym 24451 uut.cpu_I.cpu_state[6]
.sym 24454 uut.cpu_I.mem_la_wdata[3]
.sym 24456 uut.cpu_I.pcpi_rs1[3]
.sym 24460 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[2]
.sym 24461 $abc$24495$new_n2034_
.sym 24462 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[2]
.sym 24463 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 24466 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[11]_new_
.sym 24467 $abc$24495$new_n2143_
.sym 24468 $abc$24495$new_n2140_
.sym 24469 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[11]_new_
.sym 24472 uut.cpu_I.pcpi_rs1[11]
.sym 24473 uut.cpu_I.cpu_state[5]
.sym 24474 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 24475 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[11]
.sym 24478 uut.cpu_I.pcpi_rs1[3]
.sym 24479 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[3]
.sym 24480 uut.cpu_I.cpu_state[5]
.sym 24481 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 24482 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 24483 clk24_$glb_clk
.sym 24489 uut.rom_do[17]
.sym 24493 uut.mem_addr[7]
.sym 24494 uut.mem_addr[12]
.sym 24495 $abc$24495$new_n2034_
.sym 24497 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[2]
.sym 24498 uut.cpu_I.reg_pc[20]
.sym 24500 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[25]
.sym 24501 uut.cpu_I.decoded_imm[10]
.sym 24502 uut.cpu_I.reg_pc[4]
.sym 24503 uut.cpu_I.pcpi_rs1[9]
.sym 24504 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[26]
.sym 24505 uut.cpu_I.pcpi_rs1[4]
.sym 24506 uut.cpu_I.pcpi_rs1[20]
.sym 24507 uut.cpu_I.pcpi_rs1[16]
.sym 24508 uut.cpu_I.reg_pc[15]
.sym 24509 $PACKER_VCC_NET
.sym 24510 $abc$24495$auto$memory_bram.cc:837:replace_cell$5320[15]
.sym 24511 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[0]
.sym 24512 uut.mem_addr[5]
.sym 24513 uut.cpu_I.latched_rd[4]
.sym 24514 $abc$24495$new_n2368_
.sym 24515 $abc$24495$auto$memory_bram.cc:837:replace_cell$5320[15]
.sym 24516 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[4]
.sym 24517 uut.mem_addr[6]
.sym 24518 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[11]
.sym 24519 uut.cpu_I.cpu_state[6]
.sym 24520 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[10]
.sym 24526 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[9]
.sym 24527 $abc$24495$new_n2358_
.sym 24528 uut.cpu_I.decoded_imm_j[29]
.sym 24529 $abc$24495$new_n2034_
.sym 24530 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[10]
.sym 24532 uut.cpu_I.decoded_imm_j[23]
.sym 24533 uut.cpu_I.instr_jal
.sym 24534 $abc$24495$new_n2364_
.sym 24535 $abc$24495$new_n2035_
.sym 24538 $abc$24495$new_n2368_
.sym 24540 $abc$24495$new_n2366_
.sym 24541 uut.cpu_I.instr_jal
.sym 24542 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[11]
.sym 24544 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[10]
.sym 24545 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 24546 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[9]
.sym 24547 uut.cpu_I.cpu_state[2]
.sym 24548 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 24549 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[11]
.sym 24551 uut.cpu_I.decoded_imm_j[30]
.sym 24553 $abc$24495$new_n2034_
.sym 24555 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 24556 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 24557 uut.cpu_I.decoded_imm_j[24]
.sym 24559 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[10]
.sym 24560 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 24561 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[10]
.sym 24562 $abc$24495$new_n2034_
.sym 24565 $abc$24495$new_n2358_
.sym 24566 uut.cpu_I.decoded_imm_j[24]
.sym 24567 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 24568 uut.cpu_I.instr_jal
.sym 24571 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 24572 $abc$24495$new_n2364_
.sym 24573 uut.cpu_I.decoded_imm_j[23]
.sym 24574 uut.cpu_I.instr_jal
.sym 24578 $abc$24495$new_n2035_
.sym 24579 uut.cpu_I.cpu_state[2]
.sym 24583 uut.cpu_I.decoded_imm_j[30]
.sym 24584 $abc$24495$new_n2366_
.sym 24585 uut.cpu_I.instr_jal
.sym 24586 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 24589 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 24590 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[11]
.sym 24591 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[11]
.sym 24592 $abc$24495$new_n2034_
.sym 24595 uut.cpu_I.decoded_imm_j[29]
.sym 24596 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 24597 uut.cpu_I.instr_jal
.sym 24598 $abc$24495$new_n2368_
.sym 24601 $abc$24495$new_n2034_
.sym 24602 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[9]
.sym 24603 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 24604 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[9]
.sym 24605 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19684_$glb_ce
.sym 24606 clk24_$glb_clk
.sym 24607 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 24612 uut.rom_do[16]
.sym 24616 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 24620 uut.mem_addr[10]
.sym 24621 uut.cpu_I.instr_jal
.sym 24622 $abc$24495$auto$alumacc.cc:491:replace_alu$5163[31]
.sym 24623 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 24624 uut.cpu_I.decoded_imm[24]
.sym 24625 uut.cpu_I.mem_rdata_q[30]
.sym 24626 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[10]
.sym 24627 uut.cpu_I.pcpi_rs1[19]
.sym 24628 uut.cpu_I.pcpi_rs1[21]
.sym 24629 uut.mem_addr[12]
.sym 24630 uut.cpu_I.decoded_imm[30]
.sym 24631 uut.cpu_I.pcpi_rs1[12]
.sym 24632 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[9]
.sym 24633 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[7]
.sym 24634 uut.cpu_I.cpuregs_wrdata[12]
.sym 24635 $abc$24495$new_n2034_
.sym 24636 uut.cpu_I.cpuregs_wrdata[11]
.sym 24637 uut.cpu_I.cpuregs_wrdata[13]
.sym 24638 uut.cpu_I.cpuregs_wrdata[15]
.sym 24639 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[4]
.sym 24640 uut.mem_addr[3]
.sym 24641 uut.cpu_I.pcpi_rs1[30]
.sym 24642 uut.cpu_I.latched_rd[0]
.sym 24643 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[2]
.sym 24652 $abc$24495$new_n2034_
.sym 24653 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[12]
.sym 24654 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[15]
.sym 24655 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[4]
.sym 24657 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[7]
.sym 24660 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 24661 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 24662 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6466
.sym 24663 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 24665 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[15]
.sym 24666 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[4]
.sym 24667 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[7]
.sym 24668 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[12]
.sym 24669 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[4]
.sym 24670 $abc$24495$auto$memory_bram.cc:837:replace_cell$5320[15]
.sym 24671 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 24672 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[8]
.sym 24674 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[3]
.sym 24676 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[3]
.sym 24679 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 24680 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[8]
.sym 24682 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 24683 $abc$24495$new_n2034_
.sym 24684 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[8]
.sym 24685 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[8]
.sym 24688 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[7]
.sym 24689 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[7]
.sym 24690 $abc$24495$new_n2034_
.sym 24691 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 24694 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[12]
.sym 24695 $abc$24495$new_n2034_
.sym 24696 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 24697 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[12]
.sym 24700 $abc$24495$auto$memory_bram.cc:837:replace_cell$5320[15]
.sym 24706 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[4]
.sym 24707 $abc$24495$new_n2034_
.sym 24708 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[4]
.sym 24709 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 24712 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 24713 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[4]
.sym 24714 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[4]
.sym 24715 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 24718 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 24719 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[15]
.sym 24720 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[15]
.sym 24721 $abc$24495$new_n2034_
.sym 24724 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 24725 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[3]
.sym 24726 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 24727 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[3]
.sym 24729 clk24_$glb_clk
.sym 24730 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6466
.sym 24731 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[15]
.sym 24732 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[14]
.sym 24733 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[13]
.sym 24734 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[12]
.sym 24735 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[11]
.sym 24736 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[10]
.sym 24737 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[9]
.sym 24738 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[8]
.sym 24743 uut.cpu_I.pcpi_rs1[14]
.sym 24744 uut.cpu_I.pcpi_rs1[1]
.sym 24745 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[1]_new_inv_
.sym 24746 uut.cpu_I.pcpi_rs1[25]
.sym 24747 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 24748 uut.cpu_I.reg_pc[18]
.sym 24749 uut.cpu_I.reg_pc[21]
.sym 24750 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[15]
.sym 24751 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 24753 $PACKER_VCC_NET
.sym 24754 uut.cpu_I.pcpi_rs1[27]
.sym 24756 $abc$24495$uut.cpu_I.cpuregs_rs2[13]_new_
.sym 24757 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[4]
.sym 24758 $abc$24495$new_n2058_
.sym 24759 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[1]
.sym 24760 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[14]
.sym 24761 $PACKER_GND_NET
.sym 24763 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[1]
.sym 24764 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[2]
.sym 24765 $abc$24495$new_n2058_
.sym 24766 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[10]
.sym 24772 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 24773 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[13]
.sym 24774 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 24776 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[14]
.sym 24777 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[1]
.sym 24781 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[30]_new_
.sym 24782 $abc$24495$new_n2058_
.sym 24783 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 24784 uut.cpu_I.cpu_state[5]
.sym 24785 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[13]
.sym 24786 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[30]
.sym 24787 uut.cpu_I.reg_pc[30]
.sym 24788 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[30]_new_
.sym 24789 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[14]
.sym 24790 uut.cpu_I.pcpi_rs1[30]
.sym 24791 uut.cpu_I.cpu_state[6]
.sym 24794 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[1]
.sym 24795 $abc$24495$new_n2034_
.sym 24796 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[30]_new_inv_
.sym 24797 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[6]
.sym 24798 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[6]
.sym 24799 $abc$24495$new_n3714_
.sym 24802 $abc$24495$new_n2318_
.sym 24803 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 24805 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 24806 uut.cpu_I.cpu_state[6]
.sym 24807 uut.cpu_I.pcpi_rs1[30]
.sym 24808 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[30]
.sym 24811 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[30]
.sym 24812 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 24813 uut.cpu_I.cpu_state[5]
.sym 24814 uut.cpu_I.pcpi_rs1[30]
.sym 24817 $abc$24495$new_n3714_
.sym 24818 $abc$24495$new_n2058_
.sym 24819 uut.cpu_I.reg_pc[30]
.sym 24823 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[30]_new_inv_
.sym 24824 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[30]_new_
.sym 24825 $abc$24495$new_n2318_
.sym 24826 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[30]_new_
.sym 24829 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[6]
.sym 24830 $abc$24495$new_n2034_
.sym 24831 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 24832 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[6]
.sym 24835 $abc$24495$new_n2034_
.sym 24836 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 24837 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[13]
.sym 24838 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[13]
.sym 24841 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[1]
.sym 24842 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[1]
.sym 24843 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 24844 $abc$24495$new_n2034_
.sym 24847 $abc$24495$new_n2034_
.sym 24848 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 24849 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[14]
.sym 24850 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[14]
.sym 24851 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 24852 clk24_$glb_clk
.sym 24854 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[7]
.sym 24855 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[6]
.sym 24856 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[5]
.sym 24857 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[4]
.sym 24858 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[3]
.sym 24859 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[2]
.sym 24860 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[1]
.sym 24861 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[0]
.sym 24866 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[3]
.sym 24867 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[0]
.sym 24868 uut.cpu_I.decoded_imm[29]
.sym 24869 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 24870 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[2]
.sym 24871 uut.cpu_I.cpuregs_wrdata[6]
.sym 24872 uut.cpu_I.pcpi_rs1[30]
.sym 24873 uut.cpu_I.pcpi_rs2[23]
.sym 24874 $PACKER_VCC_NET
.sym 24875 uut.cpu_I.reg_pc[30]
.sym 24877 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[13]
.sym 24878 uut.cpu_I.cpuregs_wrdata[1]
.sym 24879 uut.cpu_I.pcpi_rs1[30]
.sym 24880 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[11]
.sym 24881 uut.cpu_I.cpuregs_wrdata[8]
.sym 24883 $abc$24495$uut.cpu_I.cpuregs_rs2[1]_new_
.sym 24884 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 24885 uut.cpu_I.cpuregs_wrdata[8]
.sym 24886 $PACKER_VCC_NET
.sym 24887 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7989_Y[1]_new_
.sym 24888 $PACKER_VCC_NET
.sym 24889 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[2]
.sym 24896 uut.cpu_I.cpuregs_wrdata[10]
.sym 24901 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 24902 uut.cpu_I.cpuregs_wrdata[15]
.sym 24903 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[13]
.sym 24908 uut.cpu_I.cpuregs_wrdata[11]
.sym 24909 uut.cpu_I.cpuregs_wrdata[7]
.sym 24910 uut.cpu_I.cpuregs_wrdata[13]
.sym 24911 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 24912 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[7]
.sym 24919 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[7]
.sym 24921 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[13]
.sym 24924 uut.cpu_I.cpuregs_wrdata[4]
.sym 24930 uut.cpu_I.cpuregs_wrdata[13]
.sym 24934 uut.cpu_I.cpuregs_wrdata[7]
.sym 24942 uut.cpu_I.cpuregs_wrdata[4]
.sym 24946 uut.cpu_I.cpuregs_wrdata[10]
.sym 24953 uut.cpu_I.cpuregs_wrdata[15]
.sym 24959 uut.cpu_I.cpuregs_wrdata[11]
.sym 24964 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 24965 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[13]
.sym 24966 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 24967 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[13]
.sym 24970 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[7]
.sym 24971 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 24972 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[7]
.sym 24973 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 24975 clk24_$glb_clk
.sym 24977 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[15]
.sym 24978 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[14]
.sym 24979 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[13]
.sym 24980 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[12]
.sym 24981 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[11]
.sym 24982 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[10]
.sym 24983 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[9]
.sym 24984 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[8]
.sym 24989 uut.cpu_I.pcpi_rs1[29]
.sym 24990 uut.cpu_I.cpuregs_wrdata[10]
.sym 24992 uut.cpu_I.decoded_imm[30]
.sym 24993 uut.cpu_I.decoded_imm_j[24]
.sym 24994 uut.cpu_I.pcpi_rs1[9]
.sym 24995 uut.cpu_I.reg_pc[15]
.sym 24996 uut.cpu_I.cpuregs_wrdata[11]
.sym 24997 uut.cpu_I.cpuregs_wrdata[7]
.sym 24998 uut.cpu_I.cpuregs_wrdata[15]
.sym 24999 $PACKER_VCC_NET
.sym 25000 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[5]
.sym 25001 uut.cpu_I.latched_rd[4]
.sym 25002 $abc$24495$auto$memory_bram.cc:837:replace_cell$5320[15]
.sym 25003 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[0]
.sym 25005 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[7]
.sym 25007 $abc$24495$auto$memory_bram.cc:837:replace_cell$5320[15]
.sym 25008 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[4]
.sym 25009 $abc$24495$new_n2318_
.sym 25010 uut.cpu_I.cpuregs_wrdata[4]
.sym 25011 uut.cpu_I.cpu_state[6]
.sym 25020 uut.cpu_I.pcpi_rs1[19]
.sym 25021 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 25025 $abc$24495$new_n2271_
.sym 25027 uut.cpu_I.pcpi_rs1[25]
.sym 25028 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[19]
.sym 25029 uut.cpu_I.reg_pc[25]
.sym 25034 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 25035 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 25036 uut.cpu_I.cpuregs_wrdata[1]
.sym 25037 $abc$24495$new_n2058_
.sym 25038 uut.cpu_I.cpu_state[5]
.sym 25040 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[1]
.sym 25041 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 25043 $abc$24495$new_n2268_
.sym 25044 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[1]
.sym 25045 uut.cpu_I.cpuregs_wrdata[6]
.sym 25048 uut.cpu_I.cpu_state[4]
.sym 25049 $abc$24495$new_n2267_
.sym 25051 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[1]
.sym 25052 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 25053 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 25054 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[1]
.sym 25060 uut.cpu_I.cpuregs_wrdata[6]
.sym 25065 uut.cpu_I.cpuregs_wrdata[1]
.sym 25075 $abc$24495$new_n2267_
.sym 25076 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 25077 uut.cpu_I.pcpi_rs1[25]
.sym 25078 uut.cpu_I.cpu_state[4]
.sym 25081 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[19]
.sym 25082 uut.cpu_I.cpu_state[5]
.sym 25083 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 25084 uut.cpu_I.pcpi_rs1[19]
.sym 25093 $abc$24495$new_n2271_
.sym 25094 $abc$24495$new_n2268_
.sym 25095 $abc$24495$new_n2058_
.sym 25096 uut.cpu_I.reg_pc[25]
.sym 25098 clk24_$glb_clk
.sym 25100 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[7]
.sym 25101 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[6]
.sym 25102 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[5]
.sym 25103 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[4]
.sym 25104 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[3]
.sym 25105 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[2]
.sym 25106 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[1]
.sym 25107 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[0]
.sym 25112 uut.cpu_I.cpuregs_wrdata[13]
.sym 25113 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[9]
.sym 25115 uut.cpu_I.reg_pc[25]
.sym 25116 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[6]
.sym 25117 uut.cpu_I.pcpi_rs1[20]
.sym 25118 uut.cpu_I.reg_pc[20]
.sym 25119 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[8]
.sym 25121 uut.cpu_I.reg_pc[21]
.sym 25122 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[18]
.sym 25123 uut.cpu_I.pcpi_rs1[19]
.sym 25127 uut.cpu_I.cpuregs_wrdata[15]
.sym 25128 $abc$24495$new_n2034_
.sym 25131 uut.cpu_I.cpuregs_wrdata[11]
.sym 25133 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[3]
.sym 25135 uut.cpu_I.cpuregs_wrdata[12]
.sym 25141 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[27]_new_
.sym 25143 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[27]
.sym 25144 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[3]
.sym 25146 $abc$24495$new_n2034_
.sym 25150 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[9]
.sym 25151 $abc$24495$new_n3703_
.sym 25152 $abc$24495$new_n2291_
.sym 25153 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[27]_new_
.sym 25154 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 25156 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[1]
.sym 25157 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[3]
.sym 25158 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 25160 uut.cpu_I.cpu_state[6]
.sym 25161 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[1]
.sym 25162 $abc$24495$auto$memory_bram.cc:837:replace_cell$5320[15]
.sym 25165 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 25166 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 25167 uut.cpu_I.pcpi_rs1[27]
.sym 25168 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 25171 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[9]
.sym 25172 uut.cpu_I.cpu_state[5]
.sym 25174 uut.cpu_I.cpu_state[5]
.sym 25175 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 25176 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[27]
.sym 25177 uut.cpu_I.pcpi_rs1[27]
.sym 25180 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[3]
.sym 25181 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[3]
.sym 25182 $abc$24495$new_n2034_
.sym 25183 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 25186 $abc$24495$new_n2291_
.sym 25187 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[27]_new_
.sym 25188 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[27]_new_
.sym 25189 $abc$24495$new_n3703_
.sym 25194 $abc$24495$auto$memory_bram.cc:837:replace_cell$5320[15]
.sym 25198 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 25199 uut.cpu_I.cpu_state[6]
.sym 25200 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[27]
.sym 25201 uut.cpu_I.pcpi_rs1[27]
.sym 25210 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[1]
.sym 25211 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 25212 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[1]
.sym 25213 $abc$24495$new_n2034_
.sym 25216 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[9]
.sym 25217 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 25218 $abc$24495$new_n2034_
.sym 25219 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[9]
.sym 25220 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 25221 clk24_$glb_clk
.sym 25223 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[15]
.sym 25224 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[14]
.sym 25225 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[13]
.sym 25226 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[12]
.sym 25227 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[11]
.sym 25228 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[10]
.sym 25229 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[9]
.sym 25230 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[8]
.sym 25232 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[25]
.sym 25235 uut.cpu_I.pcpi_rs1[25]
.sym 25236 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[9]
.sym 25238 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[1]
.sym 25239 $PACKER_VCC_NET
.sym 25240 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[3]
.sym 25241 uut.cpu_I.pcpi_rs1[27]
.sym 25242 uut.cpu_I.pcpi_rs1[23]
.sym 25243 uut.cpu_I.pcpi_rs1[17]
.sym 25244 uut.cpu_I.pcpi_rs1[30]
.sym 25245 uut.cpu_I.latched_rd[0]
.sym 25246 $PACKER_VCC_NET
.sym 25247 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[1]
.sym 25249 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[4]
.sym 25250 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 25252 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[2]
.sym 25255 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[1]
.sym 25257 $PACKER_GND_NET
.sym 25264 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[14]
.sym 25267 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[0]
.sym 25268 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[15]
.sym 25270 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[11]
.sym 25273 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[7]
.sym 25275 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[12]
.sym 25276 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 25277 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[10]
.sym 25278 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[13]
.sym 25279 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 25280 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[7]
.sym 25281 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[14]
.sym 25282 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[13]
.sym 25283 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[12]
.sym 25285 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[10]
.sym 25288 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[15]
.sym 25290 $abc$24495$new_n2034_
.sym 25292 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[11]
.sym 25295 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[0]
.sym 25297 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[7]
.sym 25298 $abc$24495$new_n2034_
.sym 25299 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[7]
.sym 25300 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 25303 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[15]
.sym 25304 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[15]
.sym 25305 $abc$24495$new_n2034_
.sym 25306 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 25309 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[10]
.sym 25310 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[10]
.sym 25311 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 25312 $abc$24495$new_n2034_
.sym 25315 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[11]
.sym 25316 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[11]
.sym 25317 $abc$24495$new_n2034_
.sym 25318 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 25321 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 25322 $abc$24495$new_n2034_
.sym 25323 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[14]
.sym 25324 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[14]
.sym 25327 $abc$24495$new_n2034_
.sym 25328 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[13]
.sym 25329 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[13]
.sym 25330 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 25333 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 25334 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[12]
.sym 25335 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[12]
.sym 25336 $abc$24495$new_n2034_
.sym 25339 $abc$24495$new_n2034_
.sym 25340 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 25341 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[0]
.sym 25342 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[0]
.sym 25346 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[7]
.sym 25347 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[6]
.sym 25348 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[5]
.sym 25349 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[4]
.sym 25350 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[3]
.sym 25351 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[2]
.sym 25352 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[1]
.sym 25353 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[0]
.sym 25355 uut.uwbb.sbdati[0]
.sym 25358 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 25359 $PACKER_VCC_NET
.sym 25361 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[0]
.sym 25362 $abc$24495$new_n2210_
.sym 25363 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[12]
.sym 25364 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[0]
.sym 25365 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[2]
.sym 25366 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[3]
.sym 25367 $abc$24495$new_n2034_
.sym 25368 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[14]
.sym 25369 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[7]
.sym 25371 uut.cpu_I.cpuregs_wrdata[28]
.sym 25373 uut.cpu_I.cpuregs_wrdata[25]
.sym 25375 $PACKER_VCC_NET
.sym 25377 $PACKER_VCC_NET
.sym 25378 $PACKER_VCC_NET
.sym 25379 uut.cpu_I.cpuregs_wrdata[22]
.sym 25388 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 25399 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[8]
.sym 25400 $abc$24495$new_n2034_
.sym 25401 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[4]
.sym 25402 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[8]
.sym 25414 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[4]
.sym 25444 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[4]
.sym 25445 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 25446 $abc$24495$new_n2034_
.sym 25447 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[4]
.sym 25456 $abc$24495$new_n2034_
.sym 25457 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 25458 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[8]
.sym 25459 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[8]
.sym 25469 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[15]
.sym 25470 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[14]
.sym 25471 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[13]
.sym 25472 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[12]
.sym 25473 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[11]
.sym 25474 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[10]
.sym 25475 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[9]
.sym 25476 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[8]
.sym 25483 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[13]
.sym 25490 uut.cpu_I.cpuregs_wrdata[23]
.sym 25491 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[15]
.sym 25492 uut.cpu_I.cpuregs_wrdata[22]
.sym 25494 uut.cpu_I.cpuregs_wrdata[21]
.sym 25495 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[0]
.sym 25496 uut.cpu_I.cpuregs_wrdata[20]
.sym 25497 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[7]
.sym 25499 $abc$24495$auto$memory_bram.cc:837:replace_cell$5320[15]
.sym 25592 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[7]
.sym 25593 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[6]
.sym 25594 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[5]
.sym 25595 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[4]
.sym 25596 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[3]
.sym 25597 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[2]
.sym 25598 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[1]
.sym 25599 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[0]
.sym 25607 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[12]
.sym 25614 $PACKER_GND_NET
.sym 25627 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19684
.sym 25728 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[1]
.sym 25730 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[4]
.sym 25734 uut.cpu_I.latched_rd[0]
.sym 25736 uut.cpu_I.cpuregs_wrdata[19]
.sym 25738 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[5]
.sym 25750 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 25873 $PACKER_VCC_NET
.sym 26108 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19684
.sym 26241 led_r$SB_IO_OUT
.sym 26497 $PACKER_GND_NET
.sym 26498 led_b$SB_IO_OUT
.sym 26507 led_b$SB_IO_OUT
.sym 26519 $PACKER_GND_NET
.sym 26527 uut.uacia.acia_rst
.sym 26542 uut.uacia.acia_rst
.sym 26554 uut.cpu_I.mem_rdata_q[11]
.sym 26558 uut.cpu_I.mem_rdata_q[7]
.sym 26562 uut.mem_addr[8]
.sym 26576 uut.mem_wdata[30]
.sym 26594 uut.mem_addr[12]
.sym 26597 $PACKER_VCC_NET
.sym 26598 uut.mem_addr[2]
.sym 26599 uut.mem_addr[3]
.sym 26602 uut.mem_addr[9]
.sym 26603 uut.mem_addr[10]
.sym 26604 $PACKER_VCC_NET
.sym 26606 uut.mem_addr[5]
.sym 26610 uut.mem_addr[8]
.sym 26611 uut.mem_addr[11]
.sym 26616 uut.mem_addr[6]
.sym 26617 uut.mem_addr[4]
.sym 26620 uut.mem_addr[7]
.sym 26630 uut.cpu_I.decoded_rd[4]
.sym 26631 uut.cpu_I.decoded_rd[0]
.sym 26632 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16717
.sym 26634 uut.cpu_I.mem_rdata_latched[11]
.sym 26636 uut.cpu_I.mem_rdata_latched[7]
.sym 26645 uut.mem_addr[2]
.sym 26646 uut.mem_addr[3]
.sym 26647 uut.mem_addr[12]
.sym 26648 uut.mem_addr[4]
.sym 26649 uut.mem_addr[5]
.sym 26650 uut.mem_addr[6]
.sym 26651 uut.mem_addr[7]
.sym 26652 uut.mem_addr[8]
.sym 26653 uut.mem_addr[9]
.sym 26654 uut.mem_addr[10]
.sym 26655 uut.mem_addr[11]
.sym 26656 clk24_$glb_clk
.sym 26657 $PACKER_VCC_NET
.sym 26658 $PACKER_VCC_NET
.sym 26669 uut.mem_addr[8]
.sym 26670 uut.mem_wdata[25]
.sym 26673 uut.mem_addr[10]
.sym 26674 $PACKER_VCC_NET
.sym 26675 uut.uacia.status[1]
.sym 26676 uut.mem_addr[2]
.sym 26677 $PACKER_VCC_NET
.sym 26678 uut.ram_do[21]
.sym 26679 uut.ram_do[20]
.sym 26681 uut.mem_wdata[1]
.sym 26690 uut.mem_addr[6]
.sym 26691 uut.mem_addr[4]
.sym 26693 uut.cpu_I.mem_rdata_q[11]
.sym 26701 uut.mem_addr[9]
.sym 26703 uut.mem_wstrb[0]
.sym 26704 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 26705 uut.mem_addr[2]
.sym 26707 $PACKER_GND_NET
.sym 26739 $PACKER_VCC_NET
.sym 26762 $PACKER_GND_NET
.sym 26767 gpio_o[3]
.sym 26768 $abc$24495$new_n3761_
.sym 26769 $abc$24495$new_n2999_
.sym 26770 $abc$24495$new_n3760_
.sym 26771 $abc$24495$uut.cpu_I.mem_rdata[2]_new_inv_
.sym 26772 $abc$24495$techmap$techmap\uut.$procmux$4751.$and$/usr/bin/../share/yosys/techmap.v:434$6025_Y[0]_new_
.sym 26773 $abc$24495$new_n3751_
.sym 26774 $abc$24495$techmap$techmap\uut.$procmux$4751.$and$/usr/bin/../share/yosys/techmap.v:434$6025_Y[6]_new_
.sym 26794 $PACKER_GND_NET_$glb_clk
.sym 26795 $PACKER_GND_NET
.sym 26804 $PACKER_VCC_NET
.sym 26812 uut.uacia.acia_rst
.sym 26814 uut.mem_wdata[10]
.sym 26815 $abc$24495$uut.cpu_I.mem_rdata[0]_new_inv_
.sym 26816 uut.mem_wdata[13]
.sym 26818 uut.cpu_I.decoded_rd[4]
.sym 26819 uut.rom_do[6]
.sym 26820 uut.cpu_I.decoded_rd[0]
.sym 26822 gpio_o[5]
.sym 26823 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16717
.sym 26828 led_b$SB_IO_OUT
.sym 26832 uut.cpu_I.mem_rdata_q[7]
.sym 26839 uut.mem_addr[9]
.sym 26841 uut.mem_addr[11]
.sym 26848 $PACKER_VCC_NET
.sym 26849 uut.mem_addr[12]
.sym 26850 $PACKER_VCC_NET
.sym 26851 uut.mem_addr[4]
.sym 26853 uut.mem_addr[7]
.sym 26854 uut.mem_addr[10]
.sym 26858 uut.mem_addr[8]
.sym 26860 uut.mem_addr[6]
.sym 26862 uut.mem_addr[5]
.sym 26866 uut.mem_addr[3]
.sym 26867 uut.mem_addr[2]
.sym 26869 $abc$24495$new_n3758_
.sym 26870 $abc$24495$new_n3755_
.sym 26875 $abc$24495$techmap$techmap\uut.$procmux$4751.$and$/usr/bin/../share/yosys/techmap.v:434$6028_Y[2]_new_
.sym 26876 $abc$24495$new_n2676_
.sym 26885 uut.mem_addr[2]
.sym 26886 uut.mem_addr[3]
.sym 26887 uut.mem_addr[12]
.sym 26888 uut.mem_addr[4]
.sym 26889 uut.mem_addr[5]
.sym 26890 uut.mem_addr[6]
.sym 26891 uut.mem_addr[7]
.sym 26892 uut.mem_addr[8]
.sym 26893 uut.mem_addr[9]
.sym 26894 uut.mem_addr[10]
.sym 26895 uut.mem_addr[11]
.sym 26896 clk24_$glb_clk
.sym 26897 $PACKER_VCC_NET
.sym 26898 $PACKER_VCC_NET
.sym 26911 uut.mem_wdata[1]
.sym 26912 uut.ram_do[1]
.sym 26913 $abc$24495$uut.cpu_I.mem_rdata[6]_new_inv_
.sym 26914 $PACKER_VCC_NET
.sym 26915 uut.uacia.acia_rst
.sym 26916 uut.ser_do[3]
.sym 26917 $abc$24495$new_n2632_
.sym 26918 $PACKER_VCC_NET
.sym 26920 uut.ser_do[7]
.sym 26921 uut.ram_do[4]
.sym 26922 $abc$24495$new_n2999_
.sym 26925 uut.mem_addr[5]
.sym 26926 uut.mem_addr[6]
.sym 26927 uut.mem_addr[4]
.sym 26929 uut.cpu_I.mem_rdata_q[11]
.sym 26931 uut.mem_wdata[12]
.sym 26934 uut.cpu_I.mem_rdata_q[11]
.sym 26943 $PACKER_VCC_NET
.sym 26966 $PACKER_GND_NET
.sym 26971 uut.cpu_I.mem_rdata_q[5]
.sym 26972 $abc$24495$auto$simplemap.cc:168:logic_reduce$9286[0]_new_inv_
.sym 26975 uut.cpu_I.mem_rdata_q[10]
.sym 26976 $abc$24495$new_n2330_
.sym 26978 uut.cpu_I.mem_rdata_latched[5]
.sym 26998 $PACKER_GND_NET_$glb_clk
.sym 26999 $PACKER_GND_NET
.sym 27008 $PACKER_VCC_NET
.sym 27013 uut.uwbb.sbadri[4]
.sym 27014 $abc$24495$uut.cpu_I.mem_rdata[4]_new_inv_
.sym 27015 uut.mem_valid
.sym 27016 uut.cpu_I.instr_lui
.sym 27017 uut.mem_addr[28]
.sym 27019 $PACKER_VCC_NET
.sym 27020 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 27021 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$22460
.sym 27022 uut.mem_addr[28]
.sym 27023 uut.ram_do[14]
.sym 27025 uut.mem_addr[5]
.sym 27026 uut.cpu_I.mem_rdata_q[24]
.sym 27027 uut.mem_wstrb[0]
.sym 27028 $abc$24495$new_n2330_
.sym 27029 uut.mem_addr[2]
.sym 27030 uut.rom_do[2]
.sym 27031 uut.cpu_I.trap
.sym 27032 $PACKER_GND_NET
.sym 27033 uut.cpu_I.mem_rdata_q[12]
.sym 27034 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 27035 uut.cpu_I.mem_rdata_q[13]
.sym 27036 uut.mem_addr[9]
.sym 27046 uut.mem_addr[12]
.sym 27049 uut.mem_addr[2]
.sym 27052 $PACKER_VCC_NET
.sym 27053 uut.mem_addr[10]
.sym 27054 uut.mem_addr[3]
.sym 27058 uut.mem_addr[8]
.sym 27059 uut.mem_addr[9]
.sym 27063 uut.mem_addr[5]
.sym 27064 uut.mem_addr[6]
.sym 27065 uut.mem_addr[4]
.sym 27068 uut.mem_addr[11]
.sym 27070 $PACKER_VCC_NET
.sym 27072 uut.mem_addr[7]
.sym 27073 uut.cpu_I.mem_rdata_q[9]
.sym 27074 uut.cpu_I.mem_rdata_q[8]
.sym 27075 uut.cpu_I.mem_rdata_q[12]
.sym 27076 uut.cpu_I.mem_rdata_q[13]
.sym 27077 uut.cpu_I.mem_rdata_latched[9]
.sym 27078 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$12189_new_inv_
.sym 27079 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$12186[0]_new_
.sym 27080 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$12193[0]_new_
.sym 27089 uut.mem_addr[2]
.sym 27090 uut.mem_addr[3]
.sym 27091 uut.mem_addr[12]
.sym 27092 uut.mem_addr[4]
.sym 27093 uut.mem_addr[5]
.sym 27094 uut.mem_addr[6]
.sym 27095 uut.mem_addr[7]
.sym 27096 uut.mem_addr[8]
.sym 27097 uut.mem_addr[9]
.sym 27098 uut.mem_addr[10]
.sym 27099 uut.mem_addr[11]
.sym 27100 clk24_$glb_clk
.sym 27101 $PACKER_VCC_NET
.sym 27102 $PACKER_VCC_NET
.sym 27112 uut.cpu_I.latched_rd[4]
.sym 27113 uut.cpu_I.latched_rd[4]
.sym 27115 uut.mem_addr[2]
.sym 27116 uut.mem_valid
.sym 27117 uut.mem_wdata[1]
.sym 27118 uut.cpu_I.latched_rd[4]
.sym 27119 $abc$24495$uut.cpu_I.mem_rdata[3]_new_inv_
.sym 27120 uut.cpu_I.mem_rdata_latched[5]
.sym 27121 uut.cpu_I.cpu_state[6]
.sym 27122 uut.mem_wdata[0]
.sym 27125 uut.mem_valid
.sym 27126 uut.cpu_I.latched_rd[1]
.sym 27127 uut.rom_do[4]
.sym 27131 uut.cpu_I.cpu_state[6]
.sym 27133 uut.cpu_I.mem_rdata_q[14]
.sym 27134 uut.cpu_I.instr_jal
.sym 27156 $PACKER_VCC_NET
.sym 27170 $PACKER_GND_NET
.sym 27175 uut.cpu_I.mem_rdata_q[24]
.sym 27176 uut.cpu_I.mem_rdata_q[14]
.sym 27177 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$12196_new_inv_
.sym 27178 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3199.$and$/usr/bin/../share/yosys/techmap.v:434$8482_Y[0]_new_
.sym 27179 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18667
.sym 27180 $abc$24495$techmap\uut.cpu_I.$procmux$3209_Y[1]_new_inv_
.sym 27181 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3199.$and$/usr/bin/../share/yosys/techmap.v:434$8481_Y[0]_new_
.sym 27182 $abc$24495$techmap\uut.cpu_I.$procmux$3197_Y[1]_new_inv_
.sym 27202 $PACKER_GND_NET_$glb_clk
.sym 27203 $PACKER_GND_NET
.sym 27212 $PACKER_VCC_NET
.sym 27217 $abc$24495$techmap\uut.cpu_I.$procmux$3779_CMP_new_inv_
.sym 27219 uut.cpu_I.cpu_state[4]
.sym 27220 uut.cpu_I.mem_rdata_q[13]
.sym 27221 uut.cpu_I.latched_rd[0]
.sym 27222 uut.cpu_I.cpu_state[1]
.sym 27225 uut.cpu_I.cpu_state[4]
.sym 27227 reset
.sym 27228 uut.cpu_I.mem_rdata_q[12]
.sym 27229 uut.cpu_I.mem_rdata_q[12]
.sym 27231 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20413
.sym 27232 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 27235 uut.cpu_I.is_compare
.sym 27236 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 27237 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 27238 uut.cpu_I.mem_rdata_q[24]
.sym 27240 uut.cpu_I.latched_rd[1]
.sym 27247 $PACKER_VCC_NET
.sym 27249 $PACKER_VCC_NET
.sym 27252 uut.mem_addr[6]
.sym 27254 uut.mem_addr[5]
.sym 27256 uut.mem_addr[11]
.sym 27262 uut.mem_addr[10]
.sym 27263 uut.mem_addr[9]
.sym 27264 uut.mem_addr[2]
.sym 27265 uut.mem_addr[7]
.sym 27266 uut.mem_addr[8]
.sym 27268 uut.mem_addr[4]
.sym 27269 uut.mem_addr[12]
.sym 27274 uut.mem_addr[3]
.sym 27277 uut.cpu_I.mem_rdata_q[17]
.sym 27278 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18634[0]
.sym 27279 uut.cpu_I.alu_out_q[0]
.sym 27280 uut.cpu_I.mem_rdata_q[18]
.sym 27281 uut.cpu_I.mem_rdata_q[22]
.sym 27282 uut.cpu_I.mem_rdata_q[19]
.sym 27283 $abc$24495$new_n2705_
.sym 27284 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20413
.sym 27293 uut.mem_addr[2]
.sym 27294 uut.mem_addr[3]
.sym 27295 uut.mem_addr[12]
.sym 27296 uut.mem_addr[4]
.sym 27297 uut.mem_addr[5]
.sym 27298 uut.mem_addr[6]
.sym 27299 uut.mem_addr[7]
.sym 27300 uut.mem_addr[8]
.sym 27301 uut.mem_addr[9]
.sym 27302 uut.mem_addr[10]
.sym 27303 uut.mem_addr[11]
.sym 27304 clk24_$glb_clk
.sym 27305 $PACKER_VCC_NET
.sym 27306 $PACKER_VCC_NET
.sym 27315 uut.rom_do[15]
.sym 27319 uut.mem_valid
.sym 27320 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 27321 $abc$24495$new_n2346_
.sym 27323 uut.mem_wstrb[1]
.sym 27324 uut.mem_addr[11]
.sym 27325 $PACKER_VCC_NET
.sym 27326 $abc$24495$techmap\uut.cpu_I.$logic_and$picorv32.v:375$1088_Y_new_
.sym 27327 uut.cpu_I.instr_sw
.sym 27328 uut.cpu_I.mem_rdata_q[14]
.sym 27329 uut.cpu_I.instr_auipc
.sym 27330 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$12196_new_inv_
.sym 27331 uut.cpu_I.latched_is_lb
.sym 27332 uut.cpu_I.mem_rdata_q[22]
.sym 27333 uut.cpu_I.instr_sub
.sym 27334 uut.mem_addr[4]
.sym 27335 uut.cpu_I.latched_rd[0]
.sym 27336 uut.mem_addr[5]
.sym 27337 uut.mem_addr[4]
.sym 27338 $abc$24495$techmap\uut.cpu_I.$procmux$3779_CMP_new_inv_
.sym 27339 uut.mem_addr[6]
.sym 27340 uut.cpu_I.mem_rdata_q[17]
.sym 27342 uut.cpu_I.cpuregs_wrdata[5]
.sym 27351 $PACKER_VCC_NET
.sym 27374 $PACKER_GND_NET
.sym 27379 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[0]
.sym 27380 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[0]
.sym 27381 $abc$24495$new_n2774_
.sym 27382 $abc$24495$new_n2775_
.sym 27383 uut.cpu_I.latched_is_lh
.sym 27384 $abc$24495$new_n2372_
.sym 27385 uut.cpu_I.latched_is_lb
.sym 27386 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$14552_new_
.sym 27406 $PACKER_GND_NET_$glb_clk
.sym 27407 $PACKER_GND_NET
.sym 27416 $PACKER_VCC_NET
.sym 27421 uut.cpu_I.instr_sub
.sym 27423 uut.cpu_I.decoded_imm_j[4]
.sym 27424 uut.cpu_I.mem_rdata_latched[17]
.sym 27425 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431
.sym 27427 uut.mem_valid
.sym 27428 uut.cpu_I.mem_rdata_q[17]
.sym 27430 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18634[0]
.sym 27431 uut.cpu_I.latched_branch
.sym 27432 uut.mem_valid
.sym 27433 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 27435 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 27436 uut.mem_addr[9]
.sym 27437 uut.cpu_I.mem_rdata_q[12]
.sym 27438 uut.rom_do[14]
.sym 27439 uut.mem_addr[7]
.sym 27440 $PACKER_GND_NET
.sym 27441 uut.cpu_I.cpu_state[6]
.sym 27443 uut.mem_addr[2]
.sym 27444 uut.mem_addr[10]
.sym 27450 uut.mem_addr[10]
.sym 27451 uut.mem_addr[9]
.sym 27453 $PACKER_VCC_NET
.sym 27456 uut.mem_addr[12]
.sym 27460 $PACKER_VCC_NET
.sym 27462 uut.mem_addr[3]
.sym 27464 uut.mem_addr[7]
.sym 27466 uut.mem_addr[8]
.sym 27468 uut.mem_addr[2]
.sym 27474 uut.mem_addr[5]
.sym 27475 uut.mem_addr[4]
.sym 27477 uut.mem_addr[6]
.sym 27480 uut.mem_addr[11]
.sym 27481 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[0]
.sym 27482 uut.cpu_I.cpuregs_wrdata[2]
.sym 27483 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[1]_new_
.sym 27484 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[1]_new_
.sym 27485 $abc$24495$new_n2374_
.sym 27486 uut.cpu_I.cpuregs_wrdata[5]
.sym 27487 uut.cpu_I.cpuregs_wrdata[0]
.sym 27488 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 27497 uut.mem_addr[2]
.sym 27498 uut.mem_addr[3]
.sym 27499 uut.mem_addr[12]
.sym 27500 uut.mem_addr[4]
.sym 27501 uut.mem_addr[5]
.sym 27502 uut.mem_addr[6]
.sym 27503 uut.mem_addr[7]
.sym 27504 uut.mem_addr[8]
.sym 27505 uut.mem_addr[9]
.sym 27506 uut.mem_addr[10]
.sym 27507 uut.mem_addr[11]
.sym 27508 clk24_$glb_clk
.sym 27509 $PACKER_VCC_NET
.sym 27510 $PACKER_VCC_NET
.sym 27519 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18706
.sym 27522 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[1]
.sym 27523 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 27524 $abc$24495$uut.cpu_I.cpuregs_rs2[0]_new_
.sym 27525 uut.cpu_I.cpu_state[6]
.sym 27526 uut.cpu_I.cpu_state[3]
.sym 27527 uut.mem_valid
.sym 27528 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 27529 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18706
.sym 27530 $abc$24495$uut.cpu_I.mem_rdata[23]_new_inv_
.sym 27531 uut.mem_addr[6]
.sym 27533 uut.rom_do[21]
.sym 27534 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 27536 $abc$24495$new_n2374_
.sym 27537 uut.cpu_I.mem_rdata_q[14]
.sym 27538 uut.cpu_I.cpuregs_wrdata[5]
.sym 27539 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[6]
.sym 27540 uut.cpu_I.pcpi_rs1[0]
.sym 27541 $abc$24495$new_n2372_
.sym 27542 uut.cpu_I.pcpi_rs1[5]
.sym 27544 uut.cpu_I.instr_andi
.sym 27545 uut.cpu_I.mem_rdata_q[31]
.sym 27546 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 27571 $PACKER_VCC_NET
.sym 27578 $PACKER_GND_NET
.sym 27610 $PACKER_GND_NET_$glb_clk
.sym 27611 $PACKER_GND_NET
.sym 27620 $PACKER_VCC_NET
.sym 27622 uut.cpu_I.cpuregs_wrdata[5]
.sym 27623 uut.cpu_I.cpuregs_wrdata[5]
.sym 27625 uut.cpu_I.cpu_state[5]
.sym 27626 uut.cpu_I.cpu_state[4]
.sym 27627 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[2]_new_
.sym 27628 uut.cpu_I.decoded_imm_j[16]
.sym 27629 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[0]
.sym 27630 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 27631 uut.mem_addr[29]
.sym 27632 uut.mem_addr[12]
.sym 27633 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[4]
.sym 27634 $abc$24495$new_n1966_
.sym 27635 uut.rom_do[20]
.sym 27637 uut.cpu_I.latched_rd[1]
.sym 27638 uut.cpu_I.pcpi_rs1[6]
.sym 27639 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 27640 uut.cpu_I.reg_pc[2]
.sym 27641 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[10]
.sym 27642 uut.cpu_I.pcpi_rs1[13]
.sym 27643 uut.cpu_I.pcpi_rs1[7]
.sym 27644 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 27645 uut.cpu_I.cpuregs_wrdata[0]
.sym 27646 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 27647 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 27648 uut.cpu_I.pcpi_rs1[2]
.sym 27655 $PACKER_VCC_NET
.sym 27659 uut.mem_addr[9]
.sym 27660 uut.mem_addr[12]
.sym 27666 $PACKER_VCC_NET
.sym 27668 uut.mem_addr[11]
.sym 27670 uut.mem_addr[10]
.sym 27672 uut.mem_addr[2]
.sym 27673 uut.mem_addr[7]
.sym 27674 uut.mem_addr[8]
.sym 27677 uut.mem_addr[6]
.sym 27682 uut.mem_addr[3]
.sym 27683 uut.mem_addr[4]
.sym 27684 uut.mem_addr[5]
.sym 27701 uut.mem_addr[2]
.sym 27702 uut.mem_addr[3]
.sym 27703 uut.mem_addr[12]
.sym 27704 uut.mem_addr[4]
.sym 27705 uut.mem_addr[5]
.sym 27706 uut.mem_addr[6]
.sym 27707 uut.mem_addr[7]
.sym 27708 uut.mem_addr[8]
.sym 27709 uut.mem_addr[9]
.sym 27710 uut.mem_addr[10]
.sym 27711 uut.mem_addr[11]
.sym 27712 clk24_$glb_clk
.sym 27713 $PACKER_VCC_NET
.sym 27714 $PACKER_VCC_NET
.sym 27727 uut.mem_valid
.sym 27728 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[13]
.sym 27729 $abc$24495$uut.cpu_I.mem_rdata[22]_new_inv_
.sym 27730 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 27731 $PACKER_VCC_NET
.sym 27732 uut.cpu_I.pcpi_rs1[4]
.sym 27733 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[5]
.sym 27734 $PACKER_VCC_NET
.sym 27735 uut.cpu_I.pcpi_rs2[16]
.sym 27736 uut.mem_addr[11]
.sym 27737 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 27738 uut.cpu_I.pcpi_rs1[3]
.sym 27739 uut.cpu_I.cpuregs_wrdata[5]
.sym 27740 uut.cpu_I.pcpi_rs1[15]
.sym 27742 uut.cpu_I.latched_rd[2]
.sym 27743 uut.cpu_I.latched_rd[0]
.sym 27744 uut.cpu_I.latched_rd[3]
.sym 27745 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[17]
.sym 27746 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[14]
.sym 27747 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[16]
.sym 27759 $PACKER_VCC_NET
.sym 27773 $PACKER_GND_NET
.sym 27814 $PACKER_GND_NET_$glb_clk
.sym 27815 $PACKER_GND_NET
.sym 27824 $PACKER_VCC_NET
.sym 27826 uut.mem_wdata[30]
.sym 27829 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[11]
.sym 27830 uut.cpu_I.pcpi_rs1[5]
.sym 27831 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[15]
.sym 27832 uut.cpu_I.mem_la_wdata[3]
.sym 27833 uut.cpu_I.decoded_imm[1]
.sym 27834 $abc$24495$uut.cpu_I.cpuregs_rs2[5]_new_
.sym 27835 uut.cpu_I.decoded_imm[4]
.sym 27836 $abc$24495$uut.cpu_I.cpuregs_rs2[1]_new_
.sym 27837 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[9]
.sym 27838 uut.cpu_I.pcpi_rs1[4]
.sym 27839 uut.cpu_I.pcpi_rs1[11]
.sym 27841 $abc$24495$new_n1946_
.sym 27842 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[9]
.sym 27843 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 27844 uut.mem_addr[9]
.sym 27845 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 27847 uut.mem_addr[2]
.sym 27848 uut.cpu_I.pcpi_rs1[12]
.sym 27849 uut.rom_do[17]
.sym 27850 uut.cpu_I.pcpi_rs1[21]
.sym 27851 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 27852 uut.mem_addr[10]
.sym 27858 uut.mem_addr[10]
.sym 27859 uut.mem_addr[9]
.sym 27860 uut.mem_addr[6]
.sym 27861 uut.mem_addr[7]
.sym 27864 uut.mem_addr[2]
.sym 27868 uut.mem_addr[5]
.sym 27870 uut.mem_addr[3]
.sym 27871 uut.mem_addr[4]
.sym 27872 uut.mem_addr[11]
.sym 27874 uut.mem_addr[8]
.sym 27875 $PACKER_VCC_NET
.sym 27876 uut.mem_addr[12]
.sym 27877 $PACKER_VCC_NET
.sym 27896 $auto$alumacc.cc:474:replace_alu$5161.C[31]
.sym 27905 uut.mem_addr[2]
.sym 27906 uut.mem_addr[3]
.sym 27907 uut.mem_addr[12]
.sym 27908 uut.mem_addr[4]
.sym 27909 uut.mem_addr[5]
.sym 27910 uut.mem_addr[6]
.sym 27911 uut.mem_addr[7]
.sym 27912 uut.mem_addr[8]
.sym 27913 uut.mem_addr[9]
.sym 27914 uut.mem_addr[10]
.sym 27915 uut.mem_addr[11]
.sym 27916 clk24_$glb_clk
.sym 27917 $PACKER_VCC_NET
.sym 27918 $PACKER_VCC_NET
.sym 27927 uut.mem_wdata[25]
.sym 27928 uut.mem_addr[8]
.sym 27929 uut.mem_addr[8]
.sym 27931 uut.cpu_I.decoded_imm_j[15]
.sym 27932 uut.cpu_I.reg_pc[12]
.sym 27933 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[19]
.sym 27934 uut.mem_addr[5]
.sym 27935 uut.mem_addr[5]
.sym 27936 uut.cpu_I.reg_pc[9]
.sym 27937 uut.cpu_I.reg_pc[14]
.sym 27938 uut.cpu_I.reg_pc[16]
.sym 27939 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[17]
.sym 27940 uut.cpu_I.cpu_state[4]
.sym 27941 uut.rom_do[19]
.sym 27942 uut.mem_addr[6]
.sym 27943 uut.cpu_I.pcpi_rs1[23]
.sym 27944 uut.cpu_I.instr_andi
.sym 27945 $abc$24495$new_n2372_
.sym 27946 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20134
.sym 27947 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[21]
.sym 27948 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[20]
.sym 27949 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[18]
.sym 27950 uut.cpu_I.decoded_imm_j[27]
.sym 27951 uut.rom_do[16]
.sym 27952 $abc$24495$new_n2374_
.sym 27953 uut.cpu_I.pcpi_rs1[20]
.sym 27954 uut.cpu_I.pcpi_rs1[31]
.sym 27961 $PACKER_GND_NET
.sym 27988 $PACKER_VCC_NET
.sym 27991 $abc$24495$auto$alumacc.cc:415:extract_cmp_alu$5106[31]
.sym 27992 $abc$24495$auto$alumacc.cc:491:replace_alu$5163[31]
.sym 27993 uut.cpu_I.decoded_imm[26]
.sym 27994 uut.cpu_I.decoded_imm[27]
.sym 27995 $abc$24495$uut.cpu_I.cpuregs_rs2[10]_new_
.sym 27996 uut.cpu_I.decoded_imm[31]
.sym 27997 uut.cpu_I.decoded_imm[5]
.sym 27998 uut.cpu_I.decoded_imm[7]
.sym 28018 $PACKER_GND_NET_$glb_clk
.sym 28019 $PACKER_GND_NET
.sym 28028 $PACKER_VCC_NET
.sym 28033 uut.mem_addr[3]
.sym 28034 uut.mem_addr[7]
.sym 28035 uut.cpu_I.pcpi_rs1[11]
.sym 28036 uut.cpu_I.pcpi_rs1[13]
.sym 28037 uut.cpu_I.pcpi_rs1[10]
.sym 28038 uut.cpu_I.pcpi_rs1[13]
.sym 28039 uut.cpu_I.reg_pc[11]
.sym 28040 uut.cpu_I.decoded_imm[6]
.sym 28041 uut.mem_addr[4]
.sym 28042 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[27]
.sym 28043 uut.cpu_I.pcpi_rs1[30]
.sym 28044 uut.mem_addr[3]
.sym 28045 uut.cpu_I.latched_rd[1]
.sym 28046 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 28047 uut.cpu_I.cpuregs_wrdata[3]
.sym 28048 uut.cpu_I.reg_pc[2]
.sym 28049 uut.cpu_I.cpuregs_wrdata[0]
.sym 28050 uut.cpu_I.pcpi_rs1[28]
.sym 28051 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[24]
.sym 28052 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[31]
.sym 28053 uut.cpu_I.pcpi_rs1[26]
.sym 28054 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[28]
.sym 28055 $abc$24495$new_n2711_
.sym 28056 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[30]
.sym 28063 $PACKER_VCC_NET
.sym 28065 $PACKER_VCC_NET
.sym 28066 uut.mem_addr[10]
.sym 28071 uut.mem_addr[12]
.sym 28072 uut.mem_addr[11]
.sym 28075 uut.mem_addr[4]
.sym 28077 uut.mem_addr[7]
.sym 28078 uut.mem_addr[6]
.sym 28079 uut.mem_addr[5]
.sym 28081 uut.mem_addr[3]
.sym 28082 uut.mem_addr[8]
.sym 28091 uut.mem_addr[2]
.sym 28092 uut.mem_addr[9]
.sym 28093 uut.cpu_I.instr_andi
.sym 28094 uut.cpu_I.instr_xor
.sym 28095 $abc$24495$uut.cpu_I.cpuregs_rs2[11]_new_
.sym 28096 uut.cpu_I.instr_or
.sym 28097 $abc$24495$uut.cpu_I.cpuregs_rs2[15]_new_
.sym 28098 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 28099 uut.cpu_I.instr_ori
.sym 28100 uut.cpu_I.cpuregs_wrdata[3]
.sym 28109 uut.mem_addr[2]
.sym 28110 uut.mem_addr[3]
.sym 28111 uut.mem_addr[12]
.sym 28112 uut.mem_addr[4]
.sym 28113 uut.mem_addr[5]
.sym 28114 uut.mem_addr[6]
.sym 28115 uut.mem_addr[7]
.sym 28116 uut.mem_addr[8]
.sym 28117 uut.mem_addr[9]
.sym 28118 uut.mem_addr[10]
.sym 28119 uut.mem_addr[11]
.sym 28120 clk24_$glb_clk
.sym 28121 $PACKER_VCC_NET
.sym 28122 $PACKER_VCC_NET
.sym 28132 uut.cpu_I.mem_rdata_q[25]
.sym 28135 $abc$24495$uut.cpu_I.cpuregs_rs2[13]_new_
.sym 28136 uut.cpu_I.decoded_imm_j[30]
.sym 28137 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[10]
.sym 28138 uut.mem_addr[11]
.sym 28139 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[31]
.sym 28140 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 28141 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[3]_new_
.sym 28142 $abc$24495$auto$alumacc.cc:415:extract_cmp_alu$5106[31]
.sym 28143 uut.cpu_I.reg_pc[27]
.sym 28144 uut.cpu_I.pcpi_rs1[10]
.sym 28145 $abc$24495$auto$alumacc.cc:491:replace_alu$5173[31]
.sym 28146 uut.cpu_I.decoded_imm[26]
.sym 28147 uut.cpu_I.latched_rd[0]
.sym 28148 uut.cpu_I.latched_rd[3]
.sym 28149 uut.cpu_I.decoded_imm[27]
.sym 28150 uut.cpu_I.latched_rd[2]
.sym 28151 $abc$24495$uut.cpu_I.cpuregs_rs2[10]_new_
.sym 28152 uut.cpu_I.cpuregs_wrdata[5]
.sym 28153 uut.cpu_I.latched_rd[3]
.sym 28154 uut.cpu_I.pcpi_rs1[15]
.sym 28155 uut.cpu_I.decoded_imm[5]
.sym 28156 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[2]_new_inv_
.sym 28157 uut.cpu_I.decoded_imm[7]
.sym 28158 uut.cpu_I.latched_rd[2]
.sym 28176 $PACKER_VCC_NET
.sym 28181 $PACKER_GND_NET
.sym 28196 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[3]
.sym 28197 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[4]
.sym 28198 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[5]
.sym 28199 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[6]
.sym 28200 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[7]
.sym 28201 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[8]
.sym 28202 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[9]
.sym 28222 $PACKER_GND_NET_$glb_clk
.sym 28223 $PACKER_GND_NET
.sym 28232 $PACKER_VCC_NET
.sym 28233 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 28234 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 28237 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[12]_new_
.sym 28238 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7989_Y[1]_new_
.sym 28239 uut.cpu_I.pcpi_rs1[12]
.sym 28241 uut.cpu_I.is_alu_reg_imm
.sym 28242 uut.cpu_I.pcpi_rs1[11]
.sym 28243 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 28244 uut.cpu_I.pcpi_rs1[30]
.sym 28245 uut.cpu_I.cpuregs_wrdata[8]
.sym 28247 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[11]
.sym 28248 $abc$24495$uut.cpu_I.cpuregs_rs2[11]_new_
.sym 28249 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[15]
.sym 28252 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 28253 uut.cpu_I.pcpi_rs1[21]
.sym 28255 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 28257 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[11]
.sym 28259 uut.cpu_I.cpuregs_wrdata[3]
.sym 28266 uut.cpu_I.cpuregs_wrdata[13]
.sym 28271 uut.cpu_I.cpuregs_wrdata[12]
.sym 28272 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[2]
.sym 28273 uut.cpu_I.cpuregs_wrdata[11]
.sym 28275 uut.cpu_I.cpuregs_wrdata[15]
.sym 28276 $PACKER_VCC_NET
.sym 28277 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[0]
.sym 28278 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[3]
.sym 28279 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[4]
.sym 28281 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[1]
.sym 28283 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28285 $PACKER_VCC_NET
.sym 28290 uut.cpu_I.cpuregs_wrdata[10]
.sym 28291 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28292 uut.cpu_I.cpuregs_wrdata[14]
.sym 28295 uut.cpu_I.cpuregs_wrdata[9]
.sym 28296 uut.cpu_I.cpuregs_wrdata[8]
.sym 28297 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[10]
.sym 28298 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[11]
.sym 28299 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[12]
.sym 28300 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[13]
.sym 28301 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[14]
.sym 28302 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[15]
.sym 28303 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[16]
.sym 28304 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[17]
.sym 28305 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28306 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28307 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28308 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28309 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28310 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28311 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28312 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28313 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[0]
.sym 28314 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[1]
.sym 28316 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[2]
.sym 28317 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[3]
.sym 28318 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[4]
.sym 28324 clk24_$glb_clk
.sym 28325 $PACKER_VCC_NET
.sym 28326 $PACKER_VCC_NET
.sym 28327 uut.cpu_I.cpuregs_wrdata[10]
.sym 28328 uut.cpu_I.cpuregs_wrdata[11]
.sym 28329 uut.cpu_I.cpuregs_wrdata[12]
.sym 28330 uut.cpu_I.cpuregs_wrdata[13]
.sym 28331 uut.cpu_I.cpuregs_wrdata[14]
.sym 28332 uut.cpu_I.cpuregs_wrdata[15]
.sym 28333 uut.cpu_I.cpuregs_wrdata[8]
.sym 28334 uut.cpu_I.cpuregs_wrdata[9]
.sym 28336 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[29]_new_
.sym 28337 uut.cpu_I.latched_rd[4]
.sym 28339 uut.cpu_I.pcpi_rs1[28]
.sym 28340 $PACKER_VCC_NET
.sym 28341 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 28342 uut.cpu_I.reg_pc[14]
.sym 28343 uut.cpu_I.cpuregs_wrdata[4]
.sym 28344 uut.cpu_I.reg_pc[9]
.sym 28345 uut.cpu_I.pcpi_rs2[22]
.sym 28346 uut.cpu_I.pcpi_rs1[28]
.sym 28347 uut.cpu_I.pcpi_rs2[21]
.sym 28348 uut.cpu_I.reg_pc[28]
.sym 28349 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 28351 uut.cpu_I.cpuregs_wrdata[2]
.sym 28352 uut.cpu_I.reg_pc[25]
.sym 28353 uut.cpu_I.pcpi_rs1[20]
.sym 28354 uut.cpu_I.decoder_trigger
.sym 28355 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[5]
.sym 28357 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[4]
.sym 28359 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[3]
.sym 28361 uut.cpu_I.cpuregs_wrdata[9]
.sym 28362 uut.cpu_I.pcpi_rs1[23]
.sym 28370 uut.cpu_I.latched_rd[0]
.sym 28376 uut.cpu_I.cpuregs_wrdata[2]
.sym 28377 uut.cpu_I.latched_rd[2]
.sym 28379 uut.cpu_I.cpuregs_wrdata[5]
.sym 28380 $PACKER_VCC_NET
.sym 28382 uut.cpu_I.latched_rd[3]
.sym 28384 uut.cpu_I.cpuregs_wrdata[1]
.sym 28385 $abc$24495$auto$memory_bram.cc:837:replace_cell$5320[15]
.sym 28387 uut.cpu_I.cpuregs_wrdata[0]
.sym 28390 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28392 uut.cpu_I.latched_rd[1]
.sym 28393 uut.cpu_I.cpuregs_wrdata[7]
.sym 28394 uut.cpu_I.cpuregs_wrdata[6]
.sym 28395 uut.cpu_I.latched_rd[4]
.sym 28396 uut.cpu_I.cpuregs_wrdata[4]
.sym 28397 uut.cpu_I.cpuregs_wrdata[3]
.sym 28398 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28399 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[18]
.sym 28400 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[19]
.sym 28401 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[20]
.sym 28402 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[21]
.sym 28403 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[22]
.sym 28404 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[23]
.sym 28405 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[24]
.sym 28406 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[25]
.sym 28407 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28408 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28409 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28410 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28411 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28412 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28413 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28414 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28415 uut.cpu_I.latched_rd[0]
.sym 28416 uut.cpu_I.latched_rd[1]
.sym 28418 uut.cpu_I.latched_rd[2]
.sym 28419 uut.cpu_I.latched_rd[3]
.sym 28420 uut.cpu_I.latched_rd[4]
.sym 28426 clk24_$glb_clk
.sym 28427 $abc$24495$auto$memory_bram.cc:837:replace_cell$5320[15]
.sym 28428 uut.cpu_I.cpuregs_wrdata[0]
.sym 28429 uut.cpu_I.cpuregs_wrdata[1]
.sym 28430 uut.cpu_I.cpuregs_wrdata[2]
.sym 28431 uut.cpu_I.cpuregs_wrdata[3]
.sym 28432 uut.cpu_I.cpuregs_wrdata[4]
.sym 28433 uut.cpu_I.cpuregs_wrdata[5]
.sym 28434 uut.cpu_I.cpuregs_wrdata[6]
.sym 28435 uut.cpu_I.cpuregs_wrdata[7]
.sym 28436 $PACKER_VCC_NET
.sym 28441 uut.cpu_I.cpuregs_wrdata[11]
.sym 28442 uut.cpu_I.reg_pc[29]
.sym 28443 uut.cpu_I.cpuregs_wrdata[12]
.sym 28444 uut.cpu_I.reg_pc[14]
.sym 28445 uut.cpu_I.cpuregs_wrdata[15]
.sym 28446 uut.cpu_I.reg_pc[16]
.sym 28447 uut.cpu_I.cpuregs_wrdata[13]
.sym 28449 uut.cpu_I.pcpi_rs1[16]
.sym 28451 uut.cpu_I.pcpi_rs1[18]
.sym 28452 uut.cpu_I.pcpi_rs1[29]
.sym 28453 uut.cpu_I.cpuregs_wrdata[0]
.sym 28454 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 28456 uut.cpu_I.reg_pc[26]
.sym 28458 uut.cpu_I.latched_rd[1]
.sym 28459 uut.cpu_I.cpuregs_wrdata[7]
.sym 28462 uut.cpu_I.reg_pc[31]
.sym 28463 uut.cpu_I.cpuregs_wrdata[3]
.sym 28471 $PACKER_VCC_NET
.sym 28472 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[4]
.sym 28473 $PACKER_VCC_NET
.sym 28474 uut.cpu_I.cpuregs_wrdata[13]
.sym 28477 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[2]
.sym 28478 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[1]
.sym 28479 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28480 uut.cpu_I.cpuregs_wrdata[8]
.sym 28485 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[3]
.sym 28488 uut.cpu_I.cpuregs_wrdata[11]
.sym 28490 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[0]
.sym 28491 uut.cpu_I.cpuregs_wrdata[14]
.sym 28492 uut.cpu_I.cpuregs_wrdata[15]
.sym 28494 uut.cpu_I.cpuregs_wrdata[10]
.sym 28496 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28499 uut.cpu_I.cpuregs_wrdata[9]
.sym 28500 uut.cpu_I.cpuregs_wrdata[12]
.sym 28501 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[26]
.sym 28502 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[27]
.sym 28503 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[28]
.sym 28504 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[29]
.sym 28505 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[30]
.sym 28506 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[31]
.sym 28507 uut.cpu_I.cpuregs_wrdata[30]
.sym 28508 uut.cpu_I.cpuregs_wrdata[24]
.sym 28509 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28510 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28511 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28512 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28513 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28514 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28515 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28516 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28517 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[0]
.sym 28518 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[1]
.sym 28520 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[2]
.sym 28521 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[3]
.sym 28522 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[4]
.sym 28528 clk24_$glb_clk
.sym 28529 $PACKER_VCC_NET
.sym 28530 $PACKER_VCC_NET
.sym 28531 uut.cpu_I.cpuregs_wrdata[10]
.sym 28532 uut.cpu_I.cpuregs_wrdata[11]
.sym 28533 uut.cpu_I.cpuregs_wrdata[12]
.sym 28534 uut.cpu_I.cpuregs_wrdata[13]
.sym 28535 uut.cpu_I.cpuregs_wrdata[14]
.sym 28536 uut.cpu_I.cpuregs_wrdata[15]
.sym 28537 uut.cpu_I.cpuregs_wrdata[8]
.sym 28538 uut.cpu_I.cpuregs_wrdata[9]
.sym 28544 uut.cpu_I.reg_pc[19]
.sym 28546 uut.cpu_I.reg_pc[18]
.sym 28547 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[14]
.sym 28549 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[14]
.sym 28550 $abc$24495$new_n3088_
.sym 28551 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[12]
.sym 28553 uut.cpu_I.pcpi_rs1[22]
.sym 28557 uut.cpu_I.cpuregs_wrdata[14]
.sym 28559 uut.cpu_I.cpuregs_wrdata[16]
.sym 28562 uut.cpu_I.latched_rd[2]
.sym 28563 uut.cpu_I.latched_rd[0]
.sym 28564 uut.cpu_I.latched_rd[3]
.sym 28572 uut.cpu_I.cpuregs_wrdata[1]
.sym 28573 $abc$24495$auto$memory_bram.cc:837:replace_cell$5320[15]
.sym 28574 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28575 $PACKER_VCC_NET
.sym 28576 uut.cpu_I.latched_rd[0]
.sym 28580 uut.cpu_I.cpuregs_wrdata[2]
.sym 28582 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28583 uut.cpu_I.latched_rd[4]
.sym 28584 uut.cpu_I.cpuregs_wrdata[4]
.sym 28587 uut.cpu_I.latched_rd[3]
.sym 28591 uut.cpu_I.cpuregs_wrdata[0]
.sym 28592 uut.cpu_I.cpuregs_wrdata[5]
.sym 28595 uut.cpu_I.latched_rd[2]
.sym 28596 uut.cpu_I.latched_rd[1]
.sym 28597 uut.cpu_I.cpuregs_wrdata[7]
.sym 28598 uut.cpu_I.cpuregs_wrdata[6]
.sym 28601 uut.cpu_I.cpuregs_wrdata[3]
.sym 28603 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[14]
.sym 28604 $abc$24495$new_n2237_
.sym 28605 uut.cpu_I.cpuregs_wrdata[26]
.sym 28606 uut.cpu_I.cpuregs_wrdata[27]
.sym 28607 uut.cpu_I.cpuregs_wrdata[31]
.sym 28608 $abc$24495$new_n2210_
.sym 28609 uut.cpu_I.cpuregs_wrdata[29]
.sym 28610 $abc$24495$new_n2246_
.sym 28611 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28612 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28613 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28614 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28615 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28616 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28617 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28618 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28619 uut.cpu_I.latched_rd[0]
.sym 28620 uut.cpu_I.latched_rd[1]
.sym 28622 uut.cpu_I.latched_rd[2]
.sym 28623 uut.cpu_I.latched_rd[3]
.sym 28624 uut.cpu_I.latched_rd[4]
.sym 28630 clk24_$glb_clk
.sym 28631 $abc$24495$auto$memory_bram.cc:837:replace_cell$5320[15]
.sym 28632 uut.cpu_I.cpuregs_wrdata[0]
.sym 28633 uut.cpu_I.cpuregs_wrdata[1]
.sym 28634 uut.cpu_I.cpuregs_wrdata[2]
.sym 28635 uut.cpu_I.cpuregs_wrdata[3]
.sym 28636 uut.cpu_I.cpuregs_wrdata[4]
.sym 28637 uut.cpu_I.cpuregs_wrdata[5]
.sym 28638 uut.cpu_I.cpuregs_wrdata[6]
.sym 28639 uut.cpu_I.cpuregs_wrdata[7]
.sym 28640 $PACKER_VCC_NET
.sym 28645 uut.cpu_I.cpuregs_wrdata[28]
.sym 28648 uut.cpu_I.pcpi_rs1[17]
.sym 28649 uut.cpu_I.cpuregs_wrdata[25]
.sym 28651 uut.cpu_I.reg_pc[27]
.sym 28652 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[27]_new_inv_
.sym 28653 $PACKER_VCC_NET
.sym 28655 uut.cpu_I.cpuregs_wrdata[22]
.sym 28656 $PACKER_VCC_NET
.sym 28661 uut.cpu_I.cpuregs_wrdata[17]
.sym 28664 $abc$24495$new_n2246_
.sym 28665 uut.cpu_I.cpuregs_wrdata[19]
.sym 28668 $abc$24495$new_n2237_
.sym 28674 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[0]
.sym 28675 $PACKER_VCC_NET
.sym 28677 $PACKER_VCC_NET
.sym 28679 uut.cpu_I.cpuregs_wrdata[30]
.sym 28681 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[2]
.sym 28684 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[3]
.sym 28687 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[4]
.sym 28688 uut.cpu_I.cpuregs_wrdata[24]
.sym 28689 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[1]
.sym 28691 uut.cpu_I.cpuregs_wrdata[26]
.sym 28692 uut.cpu_I.cpuregs_wrdata[27]
.sym 28696 uut.cpu_I.cpuregs_wrdata[25]
.sym 28699 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28700 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28701 uut.cpu_I.cpuregs_wrdata[31]
.sym 28702 uut.cpu_I.cpuregs_wrdata[28]
.sym 28703 uut.cpu_I.cpuregs_wrdata[29]
.sym 28705 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[15]
.sym 28706 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[13]
.sym 28707 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[10]
.sym 28708 $abc$24495$uut.cpu_I.cpuregs_rs2[24]_new_
.sym 28709 $abc$24495$uut.cpu_I.cpuregs_rs2[31]_new_
.sym 28710 $abc$24495$uut.cpu_I.cpuregs_rs2[26]_new_
.sym 28711 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[8]
.sym 28712 $abc$24495$uut.cpu_I.cpuregs_rs2[29]_new_
.sym 28713 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28714 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28715 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28716 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28717 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28718 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28719 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28720 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28721 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[0]
.sym 28722 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[1]
.sym 28724 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[2]
.sym 28725 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[3]
.sym 28726 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[4]
.sym 28732 clk24_$glb_clk
.sym 28733 $PACKER_VCC_NET
.sym 28734 $PACKER_VCC_NET
.sym 28735 uut.cpu_I.cpuregs_wrdata[26]
.sym 28736 uut.cpu_I.cpuregs_wrdata[27]
.sym 28737 uut.cpu_I.cpuregs_wrdata[28]
.sym 28738 uut.cpu_I.cpuregs_wrdata[29]
.sym 28739 uut.cpu_I.cpuregs_wrdata[30]
.sym 28740 uut.cpu_I.cpuregs_wrdata[31]
.sym 28741 uut.cpu_I.cpuregs_wrdata[24]
.sym 28742 uut.cpu_I.cpuregs_wrdata[25]
.sym 28747 uut.cpu_I.cpuregs_wrdata[21]
.sym 28748 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[20]_new_inv_
.sym 28749 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[7]
.sym 28750 uut.cpu_I.pcpi_rs1[24]
.sym 28751 $PACKER_VCC_NET
.sym 28752 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[0]
.sym 28753 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[26]_new_inv_
.sym 28754 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[14]
.sym 28755 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[28]_new_inv_
.sym 28757 uut.cpu_I.cpuregs_wrdata[20]
.sym 28758 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[25]_new_inv_
.sym 28759 uut.cpu_I.cpuregs_wrdata[26]
.sym 28760 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[9]
.sym 28761 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[30]_new_inv_
.sym 28763 uut.cpu_I.cpuregs_wrdata[31]
.sym 28767 uut.cpu_I.cpuregs_wrdata[29]
.sym 28779 uut.cpu_I.cpuregs_wrdata[22]
.sym 28782 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28784 uut.cpu_I.cpuregs_wrdata[18]
.sym 28785 uut.cpu_I.cpuregs_wrdata[23]
.sym 28788 uut.cpu_I.cpuregs_wrdata[16]
.sym 28789 uut.cpu_I.latched_rd[2]
.sym 28790 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28791 uut.cpu_I.latched_rd[3]
.sym 28792 uut.cpu_I.latched_rd[0]
.sym 28793 $abc$24495$auto$memory_bram.cc:837:replace_cell$5320[15]
.sym 28795 $PACKER_VCC_NET
.sym 28796 uut.cpu_I.cpuregs_wrdata[21]
.sym 28799 uut.cpu_I.cpuregs_wrdata[17]
.sym 28800 uut.cpu_I.latched_rd[1]
.sym 28803 uut.cpu_I.cpuregs_wrdata[19]
.sym 28805 uut.cpu_I.latched_rd[4]
.sym 28806 uut.cpu_I.cpuregs_wrdata[20]
.sym 28815 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28816 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28817 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28818 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28819 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28820 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28821 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28822 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28823 uut.cpu_I.latched_rd[0]
.sym 28824 uut.cpu_I.latched_rd[1]
.sym 28826 uut.cpu_I.latched_rd[2]
.sym 28827 uut.cpu_I.latched_rd[3]
.sym 28828 uut.cpu_I.latched_rd[4]
.sym 28834 clk24_$glb_clk
.sym 28835 $abc$24495$auto$memory_bram.cc:837:replace_cell$5320[15]
.sym 28836 uut.cpu_I.cpuregs_wrdata[16]
.sym 28837 uut.cpu_I.cpuregs_wrdata[17]
.sym 28838 uut.cpu_I.cpuregs_wrdata[18]
.sym 28839 uut.cpu_I.cpuregs_wrdata[19]
.sym 28840 uut.cpu_I.cpuregs_wrdata[20]
.sym 28841 uut.cpu_I.cpuregs_wrdata[21]
.sym 28842 uut.cpu_I.cpuregs_wrdata[22]
.sym 28843 uut.cpu_I.cpuregs_wrdata[23]
.sym 28844 $PACKER_VCC_NET
.sym 28860 uut.cpu_I.cpuregs_wrdata[18]
.sym 28866 uut.cpu_I.latched_rd[1]
.sym 28868 uut.cpu_I.cpuregs_wrdata[27]
.sym 28870 uut.cpu_I.cpuregs_wrdata[18]
.sym 28871 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[14]
.sym 28879 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28880 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[4]
.sym 28881 $PACKER_VCC_NET
.sym 28884 uut.cpu_I.cpuregs_wrdata[25]
.sym 28886 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[1]
.sym 28887 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28888 $PACKER_VCC_NET
.sym 28889 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[2]
.sym 28890 uut.cpu_I.cpuregs_wrdata[28]
.sym 28891 uut.cpu_I.cpuregs_wrdata[27]
.sym 28896 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[0]
.sym 28897 uut.cpu_I.cpuregs_wrdata[26]
.sym 28901 uut.cpu_I.cpuregs_wrdata[31]
.sym 28902 uut.cpu_I.cpuregs_wrdata[30]
.sym 28904 uut.cpu_I.cpuregs_wrdata[24]
.sym 28905 uut.cpu_I.cpuregs_wrdata[29]
.sym 28906 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[3]
.sym 28917 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28918 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28919 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28920 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28921 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28922 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28923 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28924 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 28925 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[0]
.sym 28926 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[1]
.sym 28928 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[2]
.sym 28929 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[3]
.sym 28930 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[4]
.sym 28936 clk24_$glb_clk
.sym 28937 $PACKER_VCC_NET
.sym 28938 $PACKER_VCC_NET
.sym 28939 uut.cpu_I.cpuregs_wrdata[26]
.sym 28940 uut.cpu_I.cpuregs_wrdata[27]
.sym 28941 uut.cpu_I.cpuregs_wrdata[28]
.sym 28942 uut.cpu_I.cpuregs_wrdata[29]
.sym 28943 uut.cpu_I.cpuregs_wrdata[30]
.sym 28944 uut.cpu_I.cpuregs_wrdata[31]
.sym 28945 uut.cpu_I.cpuregs_wrdata[24]
.sym 28946 uut.cpu_I.cpuregs_wrdata[25]
.sym 28961 $PACKER_GND_NET
.sym 28963 uut.cpu_I.cpuregs_wrdata[16]
.sym 28965 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[2]
.sym 28972 uut.cpu_I.latched_rd[3]
.sym 28979 uut.cpu_I.cpuregs_wrdata[22]
.sym 28981 $abc$24495$auto$memory_bram.cc:837:replace_cell$5320[15]
.sym 28983 $PACKER_VCC_NET
.sym 28984 uut.cpu_I.cpuregs_wrdata[21]
.sym 28987 uut.cpu_I.latched_rd[0]
.sym 28988 uut.cpu_I.cpuregs_wrdata[16]
.sym 28989 uut.cpu_I.cpuregs_wrdata[19]
.sym 28994 uut.cpu_I.cpuregs_wrdata[20]
.sym 28995 uut.cpu_I.latched_rd[3]
.sym 29002 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 29003 uut.cpu_I.cpuregs_wrdata[17]
.sym 29004 uut.cpu_I.latched_rd[1]
.sym 29005 uut.cpu_I.latched_rd[4]
.sym 29007 uut.cpu_I.cpuregs_wrdata[23]
.sym 29008 uut.cpu_I.cpuregs_wrdata[18]
.sym 29009 uut.cpu_I.latched_rd[2]
.sym 29010 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 29019 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 29020 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 29021 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 29022 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 29023 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 29024 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 29025 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 29026 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5565
.sym 29027 uut.cpu_I.latched_rd[0]
.sym 29028 uut.cpu_I.latched_rd[1]
.sym 29030 uut.cpu_I.latched_rd[2]
.sym 29031 uut.cpu_I.latched_rd[3]
.sym 29032 uut.cpu_I.latched_rd[4]
.sym 29038 clk24_$glb_clk
.sym 29039 $abc$24495$auto$memory_bram.cc:837:replace_cell$5320[15]
.sym 29040 uut.cpu_I.cpuregs_wrdata[16]
.sym 29041 uut.cpu_I.cpuregs_wrdata[17]
.sym 29042 uut.cpu_I.cpuregs_wrdata[18]
.sym 29043 uut.cpu_I.cpuregs_wrdata[19]
.sym 29044 uut.cpu_I.cpuregs_wrdata[20]
.sym 29045 uut.cpu_I.cpuregs_wrdata[21]
.sym 29046 uut.cpu_I.cpuregs_wrdata[22]
.sym 29047 uut.cpu_I.cpuregs_wrdata[23]
.sym 29048 $PACKER_VCC_NET
.sym 29056 $PACKER_VCC_NET
.sym 29059 $PACKER_VCC_NET
.sym 29063 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[3]
.sym 29069 $PACKER_GND_NET
.sym 29366 led_r$SB_IO_OUT
.sym 29463 $PACKER_VCC_NET
.sym 29473 $PACKER_GND_NET
.sym 29693 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19684
.sym 29697 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19684
.sym 29698 led_r$SB_IO_OUT
.sym 29718 led_r$SB_IO_OUT
.sym 29719 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19684
.sym 29753 $abc$24495$new_n2667_
.sym 29755 uut.wbb_do[6]
.sym 29756 uut.wbb_do[2]
.sym 29759 uut.wbb_do[1]
.sym 29763 uut.cpu_I.mem_rdata_q[7]
.sym 29800 uut.cpu_I.mem_rdata_latched[11]
.sym 29802 uut.cpu_I.mem_rdata_latched[7]
.sym 29834 uut.cpu_I.mem_rdata_latched[11]
.sym 29858 uut.cpu_I.mem_rdata_latched[7]
.sym 29875 clk24_$glb_clk
.sym 29881 gpio_o[6]
.sym 29882 $abc$24495$new_n2607_
.sym 29883 $abc$24495$new_n2631_
.sym 29884 $abc$24495$new_n2605_
.sym 29885 $abc$24495$uut.cpu_I.mem_rdata[7]_new_inv_
.sym 29886 gpio_o[4]
.sym 29887 $abc$24495$uut.cpu_I.mem_rdata[0]_new_inv_
.sym 29888 $abc$24495$new_n2997_
.sym 29891 uut.mem_wdata[12]
.sym 29894 uut.mem_wdata[4]
.sym 29895 uut.cpu_I.mem_rdata_q[7]
.sym 29896 uut.uwbb.sbadri[3]
.sym 29901 uut.ram_do[23]
.sym 29902 uut.ram_do[17]
.sym 29916 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$23248
.sym 29922 uut.uwbb.sbdato_0[2]
.sym 29924 uut.uwbb.sbdato_0[1]
.sym 29931 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 29936 uut.mem_addr[28]
.sym 29937 uut.mem_addr[30]
.sym 29938 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6011_new_inv_
.sym 29940 uut.mem_addr[28]
.sym 29941 $abc$24495$uut.cpu_I.mem_rdata[0]_new_inv_
.sym 29942 $abc$24495$uut.cpu_I.mem_rdata[6]_new_inv_
.sym 29943 uut.uwbb.sbdato_0[6]
.sym 29944 uut.mem_wdata[3]
.sym 29947 uut.mem_addr[29]
.sym 29959 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 29960 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6011_new_inv_
.sym 29963 uut.cpu_I.mem_rdata_q[7]
.sym 29967 uut.cpu_I.mem_rdata_q[11]
.sym 29970 $abc$24495$uut.cpu_I.mem_rdata[11]_new_inv_
.sym 29971 uut.cpu_I.mem_rdata_latched[11]
.sym 29972 uut.mem_wstrb[0]
.sym 29973 uut.cpu_I.mem_rdata_latched[7]
.sym 29986 $abc$24495$uut.cpu_I.mem_rdata[7]_new_inv_
.sym 29987 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 30000 uut.cpu_I.mem_rdata_latched[11]
.sym 30003 uut.cpu_I.mem_rdata_latched[7]
.sym 30009 uut.mem_wstrb[0]
.sym 30010 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6011_new_inv_
.sym 30021 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 30023 $abc$24495$uut.cpu_I.mem_rdata[11]_new_inv_
.sym 30024 uut.cpu_I.mem_rdata_q[11]
.sym 30033 $abc$24495$uut.cpu_I.mem_rdata[7]_new_inv_
.sym 30035 uut.cpu_I.mem_rdata_q[7]
.sym 30036 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 30037 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663_$glb_ce
.sym 30038 clk24_$glb_clk
.sym 30040 $abc$24495$new_n2674_
.sym 30041 $abc$24495$uut.cpu_I.mem_rdata[6]_new_inv_
.sym 30042 $abc$24495$new_n2609_
.sym 30043 $abc$24495$new_n2400_
.sym 30044 $abc$24495$new_n2670_
.sym 30045 $abc$24495$new_n3752_
.sym 30046 $abc$24495$new_n2632_
.sym 30047 $abc$24495$new_n2996_
.sym 30052 uut.ram_sel
.sym 30053 uut.mem_wdata[4]
.sym 30054 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6652[0]_new_
.sym 30056 $abc$24495$new_n2668_
.sym 30058 $abc$24495$uut.cpu_I.mem_rdata[11]_new_inv_
.sym 30059 uut.mem_addr[4]
.sym 30064 uut.cpu_I.mem_rdata_q[5]
.sym 30066 uut.mem_addr[7]
.sym 30068 uut.rom_do[7]
.sym 30069 uut.uwbb.sbdato_0[7]
.sym 30070 $abc$24495$techmap$techmap\uut.$procmux$4751.$and$/usr/bin/../share/yosys/techmap.v:434$6025_Y[6]_new_
.sym 30072 $abc$24495$uut.cpu_I.mem_rdata[1]_new_inv_
.sym 30075 $abc$24495$uut.cpu_I.mem_la_wstrb[0]_new_inv_
.sym 30081 gpio_o[3]
.sym 30083 $abc$24495$new_n2631_
.sym 30086 uut.ram_do[4]
.sym 30087 uut.ser_do[3]
.sym 30090 $abc$24495$new_n2632_
.sym 30091 uut.ser_do[7]
.sym 30092 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16717
.sym 30093 uut.rom_do[3]
.sym 30095 $abc$24495$techmap$techmap\uut.$procmux$4751.$and$/usr/bin/../share/yosys/techmap.v:434$6028_Y[2]_new_
.sym 30100 $abc$24495$new_n2400_
.sym 30101 uut.ser_do[6]
.sym 30102 uut.ser_do[0]
.sym 30103 uut.ser_do[4]
.sym 30105 uut.mem_addr[28]
.sym 30106 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6011_new_inv_
.sym 30107 gpio_o[7]
.sym 30108 $abc$24495$new_n3760_
.sym 30109 uut.mem_wdata[3]
.sym 30110 $abc$24495$uut.ser_sel_new_
.sym 30111 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$14285[0]_new_inv_
.sym 30112 uut.mem_addr[29]
.sym 30117 uut.mem_wdata[3]
.sym 30120 uut.mem_addr[28]
.sym 30121 uut.ser_do[3]
.sym 30122 $abc$24495$new_n2400_
.sym 30123 $abc$24495$new_n3760_
.sym 30126 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6011_new_inv_
.sym 30127 gpio_o[7]
.sym 30128 $abc$24495$uut.ser_sel_new_
.sym 30129 uut.ser_do[7]
.sym 30132 uut.mem_addr[28]
.sym 30133 gpio_o[3]
.sym 30134 uut.rom_do[3]
.sym 30135 uut.mem_addr[29]
.sym 30138 $abc$24495$new_n2631_
.sym 30139 $abc$24495$techmap$techmap\uut.$procmux$4751.$and$/usr/bin/../share/yosys/techmap.v:434$6028_Y[2]_new_
.sym 30140 $abc$24495$new_n2632_
.sym 30141 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$14285[0]_new_inv_
.sym 30144 uut.ser_do[0]
.sym 30147 $abc$24495$uut.ser_sel_new_
.sym 30150 uut.ser_do[4]
.sym 30151 uut.mem_addr[28]
.sym 30152 uut.mem_addr[29]
.sym 30153 uut.ram_do[4]
.sym 30157 uut.ser_do[6]
.sym 30159 $abc$24495$uut.ser_sel_new_
.sym 30160 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16717
.sym 30161 clk24_$glb_clk
.sym 30163 $abc$24495$new_n3757_
.sym 30164 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6011_new_inv_
.sym 30165 $abc$24495$uut.cpu_I.mem_rdata[1]_new_inv_
.sym 30167 $abc$24495$new_n2935_
.sym 30168 $abc$24495$uut.ser_sel_new_
.sym 30169 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$14285[0]_new_inv_
.sym 30170 uut.mem_rdy
.sym 30176 uut.mem_addr[5]
.sym 30179 $abc$24495$new_n3761_
.sym 30180 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431
.sym 30182 uut.ram_do[3]
.sym 30183 uut.uacia.acia_rst
.sym 30184 key_m$SB_IO_IN
.sym 30186 uut.rom_do[2]
.sym 30187 uut.cnt[2]
.sym 30189 uut.cpu_I.decoded_rd[3]
.sym 30195 uut.mem_addr[5]
.sym 30197 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 30207 $abc$24495$new_n2400_
.sym 30214 uut.mem_addr[28]
.sym 30215 led_b$SB_IO_OUT
.sym 30217 gpio_o[5]
.sym 30219 uut.mem_addr[28]
.sym 30221 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6011_new_inv_
.sym 30224 uut.rom_do[5]
.sym 30225 led_r$SB_IO_OUT
.sym 30231 uut.ram_do[5]
.sym 30232 uut.ser_do[1]
.sym 30233 $abc$24495$uut.ser_sel_new_
.sym 30234 uut.ser_do[5]
.sym 30237 gpio_o[5]
.sym 30238 uut.ser_do[5]
.sym 30239 uut.mem_addr[28]
.sym 30240 $abc$24495$new_n2400_
.sym 30243 $abc$24495$new_n2400_
.sym 30244 uut.rom_do[5]
.sym 30245 uut.mem_addr[28]
.sym 30246 uut.ram_do[5]
.sym 30274 led_r$SB_IO_OUT
.sym 30276 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6011_new_inv_
.sym 30279 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6011_new_inv_
.sym 30280 led_b$SB_IO_OUT
.sym 30281 uut.ser_do[1]
.sym 30282 $abc$24495$uut.ser_sel_new_
.sym 30287 uut.cpu_I.decoded_imm_j[0]
.sym 30288 $abc$24495$new_n2970_
.sym 30290 uut.cpu_I.decoded_rd[1]
.sym 30291 $abc$24495$uut.cpu_I.mem_la_wstrb[0]_new_inv_
.sym 30292 $abc$24495$new_n3759_
.sym 30293 uut.cpu_I.decoded_rd[3]
.sym 30296 uut.cpu_I.mem_rdata_q[14]
.sym 30297 uut.cpu_I.mem_rdata_q[12]
.sym 30298 $abc$24495$new_n2986_
.sym 30299 uut.rom_do[4]
.sym 30300 uut.ram_do[11]
.sym 30301 uut.ram_do[9]
.sym 30304 uut.ram_do[8]
.sym 30306 $abc$24495$techmap\uut.uacia.$and$acia.v:105$989_Y_new_
.sym 30308 uut.ram_do[10]
.sym 30309 uut.cpu_I.instr_jal
.sym 30310 $abc$24495$uut.cpu_I.mem_la_write_new_
.sym 30311 uut.uwbb.sbdato_0[2]
.sym 30313 $abc$24495$uut.cpu_I.mem_la_wstrb[0]_new_inv_
.sym 30314 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 30315 uut.cpu_I.mem_rdata_q[9]
.sym 30317 uut.cpu_I.mem_rdata_q[8]
.sym 30320 uut.ram_do[22]
.sym 30321 uut.mem_wstrb[1]
.sym 30327 uut.cpu_I.mem_rdata_q[9]
.sym 30328 uut.cpu_I.mem_rdata_q[8]
.sym 30329 uut.cpu_I.mem_rdata_q[7]
.sym 30331 uut.cpu_I.mem_rdata_q[10]
.sym 30332 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 30334 uut.cpu_I.is_sb_sh_sw
.sym 30335 $abc$24495$new_n3757_
.sym 30342 uut.cpu_I.mem_rdata_latched[5]
.sym 30343 uut.cpu_I.mem_rdata_q[5]
.sym 30345 uut.cpu_I.mem_rdata_latched[10]
.sym 30346 uut.cpu_I.instr_jal
.sym 30349 $abc$24495$new_n3759_
.sym 30352 uut.cpu_I.decoded_imm_j[0]
.sym 30353 uut.cpu_I.mem_rdata_q[7]
.sym 30360 uut.cpu_I.mem_rdata_latched[5]
.sym 30366 uut.cpu_I.mem_rdata_q[7]
.sym 30367 uut.cpu_I.mem_rdata_q[9]
.sym 30368 uut.cpu_I.mem_rdata_q[8]
.sym 30369 uut.cpu_I.mem_rdata_q[10]
.sym 30384 uut.cpu_I.mem_rdata_latched[10]
.sym 30390 uut.cpu_I.is_sb_sh_sw
.sym 30391 uut.cpu_I.mem_rdata_q[7]
.sym 30392 uut.cpu_I.instr_jal
.sym 30393 uut.cpu_I.decoded_imm_j[0]
.sym 30402 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 30403 $abc$24495$new_n3759_
.sym 30404 $abc$24495$new_n3757_
.sym 30405 uut.cpu_I.mem_rdata_q[5]
.sym 30407 clk24_$glb_clk
.sym 30409 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20599
.sym 30410 uut.cpu_I.mem_wordsize[1]
.sym 30411 uut.cpu_I.mem_rdata_latched[10]
.sym 30413 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:863$1201_Y_new_
.sym 30415 uut.cpu_I.mem_wordsize[0]
.sym 30416 uut.cpu_I.mem_rdata_latched[8]
.sym 30419 uut.cpu_I.mem_rdata_q[13]
.sym 30422 $abc$24495$new_n2611_
.sym 30425 $abc$24495$auto$simplemap.cc:168:logic_reduce$9286[0]_new_inv_
.sym 30427 uut.cpu_I.latched_rd[1]
.sym 30428 uut.cpu_I.instr_jalr
.sym 30429 $PACKER_GND_NET
.sym 30430 uut.cpu_I.is_sb_sh_sw
.sym 30431 uut.mem_wdata[2]
.sym 30433 uut.mem_wstrb[3]
.sym 30434 uut.mem_addr[29]
.sym 30437 uut.cpu_I.pcpi_rs1[0]
.sym 30438 uut.cpu_I.decoded_imm_j[2]
.sym 30439 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3191.$ternary$/usr/bin/../share/yosys/techmap.v:445$8474_Y[0]_new_inv_
.sym 30440 uut.uwbb.sbdato_0[6]
.sym 30442 uut.cpu_I.pcpi_rs1[1]
.sym 30443 uut.cpu_I.pcpi_rs1[0]
.sym 30450 uut.cpu_I.mem_rdata_q[9]
.sym 30452 uut.cpu_I.mem_rdata_q[11]
.sym 30454 uut.cpu_I.mem_rdata_q[10]
.sym 30459 $abc$24495$techmap\uut.cpu_I.$procmux$3779_CMP_new_inv_
.sym 30460 uut.cpu_I.mem_rdata_latched[13]
.sym 30461 $abc$24495$uut.cpu_I.mem_rdata[9]_new_inv_
.sym 30463 uut.cpu_I.mem_rdata_q[23]
.sym 30465 uut.cpu_I.mem_rdata_latched[12]
.sym 30467 uut.cpu_I.is_sb_sh_sw
.sym 30469 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 30470 uut.cpu_I.mem_rdata_latched[9]
.sym 30473 uut.cpu_I.mem_rdata_latched[8]
.sym 30474 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 30480 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$12186[0]_new_
.sym 30485 uut.cpu_I.mem_rdata_latched[9]
.sym 30491 uut.cpu_I.mem_rdata_latched[8]
.sym 30497 uut.cpu_I.mem_rdata_latched[12]
.sym 30503 uut.cpu_I.mem_rdata_latched[13]
.sym 30507 uut.cpu_I.mem_rdata_q[9]
.sym 30508 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 30509 $abc$24495$uut.cpu_I.mem_rdata[9]_new_inv_
.sym 30513 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$12186[0]_new_
.sym 30514 uut.cpu_I.mem_rdata_q[23]
.sym 30516 $abc$24495$techmap\uut.cpu_I.$procmux$3779_CMP_new_inv_
.sym 30520 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 30521 uut.cpu_I.mem_rdata_q[10]
.sym 30522 uut.cpu_I.is_sb_sh_sw
.sym 30525 uut.cpu_I.is_sb_sh_sw
.sym 30527 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 30528 uut.cpu_I.mem_rdata_q[11]
.sym 30530 clk24_$glb_clk
.sym 30532 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$19301[0]_new_
.sym 30533 $abc$24495$uut.cpu_I.mem_la_wstrb[3]_new_inv_
.sym 30534 $abc$24495$uut.cpu_I.mem_la_wstrb[2]_new_inv_
.sym 30535 $abc$24495$techmap\uut.cpu_I.$and$picorv32.v:571$1165_Y[1]_new_
.sym 30536 uut.mem_wstrb[2]
.sym 30537 uut.mem_wstrb[1]
.sym 30538 uut.mem_wstrb[3]
.sym 30539 uut.mem_wstrb[0]
.sym 30542 uut.cpu_I.decoded_imm_j[26]
.sym 30544 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 30545 $abc$24495$techmap\uut.cpu_I.$procmux$3779_CMP_new_inv_
.sym 30546 uut.mem_addr[5]
.sym 30547 uut.cpu_I.cpu_state[1]
.sym 30548 uut.cpu_I.mem_rdata_latched[13]
.sym 30549 $abc$24495$uut.cpu_I.mem_rdata[9]_new_inv_
.sym 30550 uut.cpu_I.mem_rdata_q[12]
.sym 30551 uut.cpu_I.latched_rd[0]
.sym 30552 uut.cpu_I.latched_is_lb
.sym 30553 uut.cpu_I.mem_rdata_latched[12]
.sym 30555 uut.mem_addr[6]
.sym 30556 uut.uwbb.sbdato_0[7]
.sym 30557 $abc$24495$uut.cpu_I.mem_rdata[1]_new_inv_
.sym 30558 uut.cpu_I.cpu_state[5]
.sym 30559 uut.mem_wstrb[1]
.sym 30561 uut.cpu_I.cpu_state[6]
.sym 30562 uut.mem_addr[7]
.sym 30567 uut.cpu_I.instr_lui
.sym 30573 uut.cpu_I.cpu_state[6]
.sym 30576 uut.cpu_I.instr_sw
.sym 30579 uut.cpu_I.mem_rdata_latched[14]
.sym 30580 uut.cpu_I.trap
.sym 30581 uut.cpu_I.mem_rdata_q[24]
.sym 30582 uut.cpu_I.mem_wordsize[1]
.sym 30583 reset
.sym 30584 uut.cpu_I.cpu_state[5]
.sym 30587 uut.cpu_I.mem_wordsize[0]
.sym 30588 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$12193[0]_new_
.sym 30590 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 30591 uut.cpu_I.mem_rdata_latched[24]
.sym 30592 uut.cpu_I.instr_sh
.sym 30595 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 30598 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 30599 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3191.$ternary$/usr/bin/../share/yosys/techmap.v:445$8474_Y[0]_new_inv_
.sym 30600 $abc$24495$techmap\uut.cpu_I.$procmux$3779_CMP_new_inv_
.sym 30604 uut.cpu_I.instr_lw
.sym 30608 uut.cpu_I.mem_rdata_latched[24]
.sym 30615 uut.cpu_I.mem_rdata_latched[14]
.sym 30618 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$12193[0]_new_
.sym 30619 uut.cpu_I.mem_rdata_q[24]
.sym 30620 $abc$24495$techmap\uut.cpu_I.$procmux$3779_CMP_new_inv_
.sym 30624 uut.cpu_I.instr_sh
.sym 30625 uut.cpu_I.cpu_state[5]
.sym 30626 uut.cpu_I.mem_wordsize[0]
.sym 30627 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 30631 uut.cpu_I.trap
.sym 30633 reset
.sym 30636 uut.cpu_I.instr_sh
.sym 30637 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 30638 uut.cpu_I.instr_sw
.sym 30639 uut.cpu_I.mem_wordsize[1]
.sym 30642 uut.cpu_I.cpu_state[6]
.sym 30643 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3191.$ternary$/usr/bin/../share/yosys/techmap.v:445$8474_Y[0]_new_inv_
.sym 30644 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 30645 uut.cpu_I.mem_wordsize[0]
.sym 30648 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 30649 uut.cpu_I.instr_lw
.sym 30650 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3191.$ternary$/usr/bin/../share/yosys/techmap.v:445$8474_Y[0]_new_inv_
.sym 30651 uut.cpu_I.mem_wordsize[1]
.sym 30653 clk24_$glb_clk
.sym 30655 uut.cpu_I.decoded_imm_j[3]
.sym 30656 uut.cpu_I.decoded_imm_j[4]
.sym 30657 uut.cpu_I.decoded_imm_j[2]
.sym 30658 uut.cpu_I.decoded_imm_j[18]
.sym 30659 uut.cpu_I.mem_rdata_latched[18]
.sym 30660 uut.cpu_I.decoded_imm_j[17]
.sym 30661 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$19314
.sym 30662 $abc$24495$new_n3780_
.sym 30663 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18667
.sym 30665 uut.cpu_I.cpuregs_wrdata[2]
.sym 30667 uut.cpu_I.decoded_imm_j[19]
.sym 30668 uut.mem_addr[7]
.sym 30669 reset
.sym 30671 uut.cpu_I.mem_rdata_q[14]
.sym 30672 uut.mem_wstrb[0]
.sym 30673 uut.rom_do[14]
.sym 30674 uut.mem_addr[2]
.sym 30675 uut.cpu_I.mem_rdata_latched[14]
.sym 30676 uut.cpu_I.mem_do_prefetch
.sym 30678 uut.mem_addr[7]
.sym 30679 uut.cpu_I.mem_rdata_latched[22]
.sym 30680 uut.cpu_I.mem_rdata_latched[18]
.sym 30681 uut.cpu_I.mem_rdata_q[19]
.sym 30682 uut.cpu_I.decoded_imm_j[17]
.sym 30683 $abc$24495$new_n2705_
.sym 30684 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 30685 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 30686 uut.cpu_I.decoded_rd[3]
.sym 30687 uut.cpu_I.instr_auipc
.sym 30688 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 30690 uut.cpu_I.mem_rdata_q[20]
.sym 30698 uut.cpu_I.is_compare
.sym 30699 uut.cpu_I.mem_rdata_q[18]
.sym 30705 uut.cpu_I.mem_rdata_latched[22]
.sym 30706 $abc$24495$new_n2774_
.sym 30707 uut.cpu_I.mem_rdata_q[21]
.sym 30708 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18667
.sym 30710 uut.cpu_I.mem_rdata_latched[17]
.sym 30711 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431
.sym 30715 $abc$24495$uut.cpu_I.alu_out_0_new_inv_
.sym 30716 uut.cpu_I.mem_rdata_latched[18]
.sym 30720 uut.cpu_I.mem_rdata_latched[19]
.sym 30721 uut.cpu_I.cpu_state[6]
.sym 30723 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11926[0]_new_inv_
.sym 30724 uut.cpu_I.mem_rdata_q[22]
.sym 30725 uut.cpu_I.mem_rdata_q[19]
.sym 30730 uut.cpu_I.mem_rdata_latched[17]
.sym 30735 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18667
.sym 30741 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11926[0]_new_inv_
.sym 30742 $abc$24495$new_n2774_
.sym 30743 uut.cpu_I.is_compare
.sym 30744 $abc$24495$uut.cpu_I.alu_out_0_new_inv_
.sym 30748 uut.cpu_I.mem_rdata_latched[18]
.sym 30753 uut.cpu_I.mem_rdata_latched[22]
.sym 30759 uut.cpu_I.mem_rdata_latched[19]
.sym 30765 uut.cpu_I.mem_rdata_q[19]
.sym 30766 uut.cpu_I.mem_rdata_q[22]
.sym 30767 uut.cpu_I.mem_rdata_q[21]
.sym 30768 uut.cpu_I.mem_rdata_q[18]
.sym 30772 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431
.sym 30774 uut.cpu_I.cpu_state[6]
.sym 30776 clk24_$glb_clk
.sym 30778 uut.cpu_I.mem_la_wdata[0]
.sym 30779 $abc$24495$new_n2937_
.sym 30780 uut.cpu_I.mem_la_wdata[2]
.sym 30781 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11926[0]_new_inv_
.sym 30782 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 30783 uut.cpu_I.mem_la_wdata[4]
.sym 30784 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18706
.sym 30785 $abc$24495$new_n2380_
.sym 30788 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[5]
.sym 30790 uut.cpu_I.mem_rdata_q[17]
.sym 30791 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$19314
.sym 30792 uut.cpu_I.mem_rdata_q[19]
.sym 30793 uut.cpu_I.decoded_imm_j[18]
.sym 30794 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18634[0]
.sym 30795 uut.cpu_I.mem_rdata_q[21]
.sym 30796 uut.cpu_I.alu_out_q[0]
.sym 30797 uut.cpu_I.mem_rdata_q[31]
.sym 30798 uut.cpu_I.mem_rdata_q[18]
.sym 30799 uut.cpu_I.decoded_imm_j[4]
.sym 30801 $abc$24495$new_n2346_
.sym 30802 $abc$24495$uut.cpu_I.mem_la_write_new_
.sym 30803 uut.cpu_I.pcpi_rs1[0]
.sym 30804 uut.mem_addr[2]
.sym 30805 uut.cpu_I.reg_pc[13]
.sym 30806 uut.cpu_I.decoded_imm[4]
.sym 30807 uut.cpu_I.trap
.sym 30808 uut.cpu_I.pcpi_rs1[1]
.sym 30809 uut.cpu_I.pcpi_rs1[0]
.sym 30810 uut.cpu_I.mem_rdata_q[8]
.sym 30812 uut.ram_do[22]
.sym 30813 uut.cpu_I.mem_rdata_q[27]
.sym 30820 uut.cpu_I.mem_rdata_q[27]
.sym 30822 $abc$24495$new_n1946_
.sym 30823 uut.cpu_I.latched_is_lh
.sym 30825 uut.cpu_I.latched_is_lb
.sym 30827 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[0]
.sym 30828 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[0]
.sym 30829 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 30830 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20413
.sym 30833 uut.cpu_I.instr_sub
.sym 30834 uut.cpu_I.cpu_state[6]
.sym 30836 uut.cpu_I.instr_lb
.sym 30837 uut.cpu_I.instr_lui
.sym 30838 uut.cpu_I.instr_lh
.sym 30839 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 30840 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[0]
.sym 30841 uut.cpu_I.mem_rdata_q[31]
.sym 30842 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 30843 uut.cpu_I.mem_la_wdata[0]
.sym 30844 uut.cpu_I.pcpi_rs1[0]
.sym 30846 $abc$24495$new_n2775_
.sym 30847 uut.cpu_I.instr_auipc
.sym 30849 $PACKER_VCC_NET
.sym 30850 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 30852 uut.cpu_I.pcpi_rs1[0]
.sym 30853 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[0]
.sym 30855 $PACKER_VCC_NET
.sym 30860 uut.cpu_I.mem_la_wdata[0]
.sym 30861 uut.cpu_I.pcpi_rs1[0]
.sym 30864 uut.cpu_I.pcpi_rs1[0]
.sym 30865 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 30866 $abc$24495$new_n2775_
.sym 30867 uut.cpu_I.mem_la_wdata[0]
.sym 30870 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[0]
.sym 30871 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[0]
.sym 30872 uut.cpu_I.instr_sub
.sym 30873 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 30876 uut.cpu_I.cpu_state[6]
.sym 30877 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 30878 uut.cpu_I.latched_is_lh
.sym 30879 uut.cpu_I.instr_lh
.sym 30882 uut.cpu_I.instr_auipc
.sym 30883 uut.cpu_I.instr_lui
.sym 30884 uut.cpu_I.mem_rdata_q[27]
.sym 30885 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 30888 uut.cpu_I.latched_is_lb
.sym 30889 uut.cpu_I.instr_lb
.sym 30890 uut.cpu_I.cpu_state[6]
.sym 30891 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 30894 uut.cpu_I.instr_auipc
.sym 30895 uut.cpu_I.instr_lui
.sym 30896 $abc$24495$new_n1946_
.sym 30897 uut.cpu_I.mem_rdata_q[31]
.sym 30898 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20413
.sym 30899 clk24_$glb_clk
.sym 30900 reset_$glb_sr
.sym 30901 uut.cpu_I.decoded_imm[20]
.sym 30902 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[2]_new_
.sym 30903 $abc$24495$new_n2378_
.sym 30904 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[2]
.sym 30905 uut.cpu_I.decoded_imm[21]
.sym 30906 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[0]
.sym 30907 uut.cpu_I.decoded_imm[3]
.sym 30908 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[4]
.sym 30910 uut.cpu_I.mem_la_wdata[4]
.sym 30913 uut.cpu_I.mem_do_rinst
.sym 30914 uut.cpu_I.is_compare
.sym 30915 uut.cpu_I.pcpi_rs1[2]
.sym 30917 uut.cpu_I.reg_pc[2]
.sym 30918 $abc$24495$new_n1946_
.sym 30919 uut.cpu_I.decoder_trigger
.sym 30920 uut.cpu_I.mem_la_wdata[0]
.sym 30921 uut.cpu_I.mem_rdata_latched[20]
.sym 30922 uut.mem_addr[30]
.sym 30923 uut.cpu_I.latched_is_lh
.sym 30924 uut.cpu_I.mem_la_wdata[2]
.sym 30926 uut.cpu_I.pcpi_rs1[1]
.sym 30927 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[10]
.sym 30928 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 30929 $abc$24495$techmap\uut.cpu_I.$ternary$picorv32.v:1311$1495_Y[0]
.sym 30930 uut.cpu_I.latched_is_lh
.sym 30931 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 30933 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[0]
.sym 30934 uut.cpu_I.latched_is_lb
.sym 30935 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[5]
.sym 30936 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$14552_new_
.sym 30942 uut.cpu_I.pcpi_rs1[1]
.sym 30946 uut.cpu_I.cpu_state[6]
.sym 30947 uut.cpu_I.cpu_state[5]
.sym 30950 uut.cpu_I.mem_rdata_q[26]
.sym 30953 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[1]_new_inv_
.sym 30955 $abc$24495$techmap\uut.cpu_I.$ternary$picorv32.v:1311$1495_Y[0]
.sym 30958 uut.cpu_I.instr_andi
.sym 30959 uut.cpu_I.instr_auipc
.sym 30960 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 30961 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 30963 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[5]
.sym 30964 uut.cpu_I.instr_lui
.sym 30965 uut.cpu_I.reg_pc[2]
.sym 30966 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[1]
.sym 30967 uut.cpu_I.latched_compr
.sym 30969 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[4]_new_inv_
.sym 30970 uut.cpu_I.instr_and
.sym 30971 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 30972 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 30973 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 30975 $abc$24495$techmap\uut.cpu_I.$ternary$picorv32.v:1311$1495_Y[0]
.sym 30981 uut.cpu_I.reg_pc[2]
.sym 30982 uut.cpu_I.latched_compr
.sym 30983 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 30984 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[1]_new_inv_
.sym 30987 uut.cpu_I.cpu_state[6]
.sym 30988 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[1]
.sym 30989 uut.cpu_I.pcpi_rs1[1]
.sym 30990 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 30993 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[1]
.sym 30994 uut.cpu_I.pcpi_rs1[1]
.sym 30995 uut.cpu_I.cpu_state[5]
.sym 30996 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 30999 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 31000 uut.cpu_I.instr_auipc
.sym 31001 uut.cpu_I.instr_lui
.sym 31002 uut.cpu_I.mem_rdata_q[26]
.sym 31005 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 31006 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[4]_new_inv_
.sym 31007 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[5]
.sym 31012 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 31013 $abc$24495$techmap\uut.cpu_I.$ternary$picorv32.v:1311$1495_Y[0]
.sym 31019 uut.cpu_I.instr_and
.sym 31020 uut.cpu_I.instr_andi
.sym 31022 clk24_$glb_clk
.sym 31023 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 31024 uut.cpu_I.reg_pc[7]
.sym 31025 uut.cpu_I.reg_pc[13]
.sym 31026 uut.cpu_I.reg_pc[3]
.sym 31027 uut.cpu_I.reg_pc[5]
.sym 31028 uut.cpu_I.reg_pc[8]
.sym 31029 uut.cpu_I.reg_pc[6]
.sym 31030 uut.cpu_I.reg_pc[10]
.sym 31031 uut.cpu_I.reg_pc[4]
.sym 31036 uut.cpu_I.mem_rdata_q[26]
.sym 31037 uut.cpu_I.mem_rdata_q[25]
.sym 31038 uut.cpu_I.cpu_state[4]
.sym 31039 uut.cpu_I.instr_sub
.sym 31040 uut.mem_addr[4]
.sym 31041 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[1]_new_inv_
.sym 31042 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 31043 $abc$24495$new_n1946_
.sym 31044 $abc$24495$new_n1955_
.sym 31045 uut.cpu_I.latched_is_lb
.sym 31046 uut.cpu_I.decoded_imm_j[21]
.sym 31048 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 31049 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[1]_new_
.sym 31050 uut.cpu_I.cpu_state[6]
.sym 31051 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[1]_new_
.sym 31052 uut.cpu_I.decoded_imm[21]
.sym 31053 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[8]
.sym 31055 uut.cpu_I.reg_pc[4]
.sym 31056 uut.cpu_I.pcpi_rs1[2]
.sym 31057 uut.cpu_I.reg_pc[7]
.sym 31059 uut.cpu_I.decoded_imm_j[20]
.sym 31068 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[2]
.sym 31069 uut.cpu_I.pcpi_rs1[3]
.sym 31070 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[0]
.sym 31073 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[6]
.sym 31074 uut.cpu_I.pcpi_rs1[0]
.sym 31076 uut.cpu_I.pcpi_rs1[5]
.sym 31079 uut.cpu_I.pcpi_rs1[4]
.sym 31080 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[4]
.sym 31081 uut.cpu_I.pcpi_rs1[6]
.sym 31083 uut.cpu_I.pcpi_rs1[2]
.sym 31084 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[3]
.sym 31086 uut.cpu_I.pcpi_rs1[1]
.sym 31087 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[7]
.sym 31088 uut.cpu_I.pcpi_rs1[7]
.sym 31090 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[1]
.sym 31095 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[5]
.sym 31097 $auto$alumacc.cc:474:replace_alu$5161.C[1]
.sym 31099 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[0]
.sym 31100 uut.cpu_I.pcpi_rs1[0]
.sym 31103 $auto$alumacc.cc:474:replace_alu$5161.C[2]
.sym 31105 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[1]
.sym 31106 uut.cpu_I.pcpi_rs1[1]
.sym 31109 $auto$alumacc.cc:474:replace_alu$5161.C[3]
.sym 31111 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[2]
.sym 31112 uut.cpu_I.pcpi_rs1[2]
.sym 31115 $auto$alumacc.cc:474:replace_alu$5161.C[4]
.sym 31117 uut.cpu_I.pcpi_rs1[3]
.sym 31118 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[3]
.sym 31121 $auto$alumacc.cc:474:replace_alu$5161.C[5]
.sym 31123 uut.cpu_I.pcpi_rs1[4]
.sym 31124 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[4]
.sym 31127 $auto$alumacc.cc:474:replace_alu$5161.C[6]
.sym 31129 uut.cpu_I.pcpi_rs1[5]
.sym 31130 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[5]
.sym 31133 $auto$alumacc.cc:474:replace_alu$5161.C[7]
.sym 31135 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[6]
.sym 31136 uut.cpu_I.pcpi_rs1[6]
.sym 31139 $auto$alumacc.cc:474:replace_alu$5161.C[8]
.sym 31141 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[7]
.sym 31142 uut.cpu_I.pcpi_rs1[7]
.sym 31148 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[3]
.sym 31149 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[4]
.sym 31150 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[5]
.sym 31151 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[6]
.sym 31152 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[7]
.sym 31153 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[8]
.sym 31154 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[9]
.sym 31160 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 31161 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[3]
.sym 31162 uut.cpu_I.mem_rdata_q[12]
.sym 31163 uut.mem_wdata[16]
.sym 31164 $abc$24495$new_n2332_
.sym 31165 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[8]
.sym 31166 uut.rom_do[23]
.sym 31168 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[6]
.sym 31169 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 31170 uut.rom_do[17]
.sym 31171 uut.cpu_I.reg_pc[3]
.sym 31173 uut.cpu_I.reg_pc[5]
.sym 31174 uut.cpu_I.pcpi_rs1[16]
.sym 31175 uut.cpu_I.reg_pc[8]
.sym 31176 uut.cpu_I.decoded_imm[14]
.sym 31177 uut.cpu_I.reg_pc[6]
.sym 31178 uut.rom_do[18]
.sym 31179 uut.cpu_I.reg_pc[10]
.sym 31180 uut.cpu_I.pcpi_rs1[18]
.sym 31181 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[12]
.sym 31182 uut.cpu_I.decoded_imm[7]
.sym 31183 $auto$alumacc.cc:474:replace_alu$5161.C[8]
.sym 31189 uut.cpu_I.pcpi_rs1[13]
.sym 31193 uut.cpu_I.pcpi_rs1[11]
.sym 31195 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[15]
.sym 31196 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[10]
.sym 31201 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[11]
.sym 31203 uut.cpu_I.pcpi_rs1[10]
.sym 31204 uut.cpu_I.pcpi_rs1[15]
.sym 31206 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[13]
.sym 31207 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[12]
.sym 31209 uut.cpu_I.pcpi_rs1[8]
.sym 31210 uut.cpu_I.pcpi_rs1[14]
.sym 31211 uut.cpu_I.pcpi_rs1[9]
.sym 31213 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[8]
.sym 31215 uut.cpu_I.pcpi_rs1[12]
.sym 31217 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[9]
.sym 31218 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[14]
.sym 31220 $auto$alumacc.cc:474:replace_alu$5161.C[9]
.sym 31222 uut.cpu_I.pcpi_rs1[8]
.sym 31223 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[8]
.sym 31226 $auto$alumacc.cc:474:replace_alu$5161.C[10]
.sym 31228 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[9]
.sym 31229 uut.cpu_I.pcpi_rs1[9]
.sym 31232 $auto$alumacc.cc:474:replace_alu$5161.C[11]
.sym 31234 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[10]
.sym 31235 uut.cpu_I.pcpi_rs1[10]
.sym 31238 $auto$alumacc.cc:474:replace_alu$5161.C[12]
.sym 31240 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[11]
.sym 31241 uut.cpu_I.pcpi_rs1[11]
.sym 31244 $auto$alumacc.cc:474:replace_alu$5161.C[13]
.sym 31246 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[12]
.sym 31247 uut.cpu_I.pcpi_rs1[12]
.sym 31250 $auto$alumacc.cc:474:replace_alu$5161.C[14]
.sym 31252 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[13]
.sym 31253 uut.cpu_I.pcpi_rs1[13]
.sym 31256 $auto$alumacc.cc:474:replace_alu$5161.C[15]
.sym 31258 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[14]
.sym 31259 uut.cpu_I.pcpi_rs1[14]
.sym 31262 $auto$alumacc.cc:474:replace_alu$5161.C[16]
.sym 31264 uut.cpu_I.pcpi_rs1[15]
.sym 31265 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[15]
.sym 31270 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[10]
.sym 31271 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[11]
.sym 31272 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[12]
.sym 31273 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[13]
.sym 31274 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[14]
.sym 31275 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[15]
.sym 31276 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[16]
.sym 31277 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[17]
.sym 31279 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[7]
.sym 31282 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[6]
.sym 31283 uut.cpu_I.pcpi_rs1[0]
.sym 31284 uut.cpu_I.pcpi_rs2[8]
.sym 31285 uut.cpu_I.reg_pc[9]
.sym 31286 uut.cpu_I.mem_la_wdata[1]
.sym 31287 uut.cpu_I.pcpi_rs1[31]
.sym 31289 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[6]_new_
.sym 31290 uut.cpu_I.cpu_state[6]
.sym 31291 uut.cpu_I.pcpi_rs1[10]
.sym 31292 uut.rom_do[22]
.sym 31293 uut.rom_do[16]
.sym 31294 uut.cpu_I.pcpi_rs1[19]
.sym 31295 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 31296 uut.cpu_I.decoded_imm[23]
.sym 31297 uut.cpu_I.decoded_imm[15]
.sym 31299 uut.cpu_I.pcpi_rs1[1]
.sym 31300 uut.cpu_I.reg_pc[22]
.sym 31301 uut.mem_addr[2]
.sym 31302 uut.cpu_I.decoded_imm[15]
.sym 31303 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 31304 uut.cpu_I.pcpi_rs1[25]
.sym 31305 uut.cpu_I.reg_pc[13]
.sym 31306 $auto$alumacc.cc:474:replace_alu$5161.C[16]
.sym 31315 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[16]
.sym 31318 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[19]
.sym 31320 uut.cpu_I.pcpi_rs1[19]
.sym 31321 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[17]
.sym 31327 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[21]
.sym 31331 uut.cpu_I.pcpi_rs1[23]
.sym 31332 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[23]
.sym 31334 uut.cpu_I.pcpi_rs1[16]
.sym 31335 uut.cpu_I.pcpi_rs1[21]
.sym 31336 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[20]
.sym 31337 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[18]
.sym 31338 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[22]
.sym 31339 uut.cpu_I.pcpi_rs1[22]
.sym 31340 uut.cpu_I.pcpi_rs1[18]
.sym 31341 uut.cpu_I.pcpi_rs1[20]
.sym 31342 uut.cpu_I.pcpi_rs1[17]
.sym 31343 $auto$alumacc.cc:474:replace_alu$5161.C[17]
.sym 31345 uut.cpu_I.pcpi_rs1[16]
.sym 31346 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[16]
.sym 31349 $auto$alumacc.cc:474:replace_alu$5161.C[18]
.sym 31351 uut.cpu_I.pcpi_rs1[17]
.sym 31352 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[17]
.sym 31355 $auto$alumacc.cc:474:replace_alu$5161.C[19]
.sym 31357 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[18]
.sym 31358 uut.cpu_I.pcpi_rs1[18]
.sym 31361 $auto$alumacc.cc:474:replace_alu$5161.C[20]
.sym 31363 uut.cpu_I.pcpi_rs1[19]
.sym 31364 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[19]
.sym 31367 $auto$alumacc.cc:474:replace_alu$5161.C[21]
.sym 31369 uut.cpu_I.pcpi_rs1[20]
.sym 31370 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[20]
.sym 31373 $auto$alumacc.cc:474:replace_alu$5161.C[22]
.sym 31375 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[21]
.sym 31376 uut.cpu_I.pcpi_rs1[21]
.sym 31379 $auto$alumacc.cc:474:replace_alu$5161.C[23]
.sym 31381 uut.cpu_I.pcpi_rs1[22]
.sym 31382 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[22]
.sym 31385 $auto$alumacc.cc:474:replace_alu$5161.C[24]
.sym 31387 uut.cpu_I.pcpi_rs1[23]
.sym 31388 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[23]
.sym 31393 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[18]
.sym 31394 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[19]
.sym 31395 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[20]
.sym 31396 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[21]
.sym 31397 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[22]
.sym 31398 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[23]
.sym 31399 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[24]
.sym 31400 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[25]
.sym 31402 uut.mem_wdata[12]
.sym 31405 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[10]
.sym 31406 uut.cpu_I.decoded_imm[11]
.sym 31407 uut.cpu_I.pcpi_rs1[2]
.sym 31408 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[13]
.sym 31409 uut.cpu_I.mem_la_wdata[3]
.sym 31410 uut.cpu_I.pcpi_rs1[4]
.sym 31411 uut.cpu_I.pcpi_rs1[7]
.sym 31412 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 31413 uut.cpu_I.pcpi_rs1[6]
.sym 31414 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[11]
.sym 31415 uut.cpu_I.pcpi_rs1[12]
.sym 31416 uut.cpu_I.pcpi_rs1[6]
.sym 31417 uut.cpu_I.reg_pc[30]
.sym 31418 uut.cpu_I.decoded_imm[5]
.sym 31419 $PACKER_VCC_NET
.sym 31420 uut.cpu_I.decoded_imm_j[5]
.sym 31421 uut.cpu_I.pcpi_rs1[27]
.sym 31422 uut.cpu_I.pcpi_rs1[1]
.sym 31423 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[10]
.sym 31424 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[29]
.sym 31425 uut.cpu_I.pcpi_rs1[22]
.sym 31426 uut.cpu_I.decoded_imm_j[7]
.sym 31427 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 31428 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$14552_new_
.sym 31429 $auto$alumacc.cc:474:replace_alu$5161.C[24]
.sym 31436 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[27]
.sym 31437 $PACKER_VCC_NET
.sym 31439 uut.cpu_I.pcpi_rs1[27]
.sym 31447 uut.cpu_I.pcpi_rs1[30]
.sym 31448 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[29]
.sym 31451 uut.cpu_I.pcpi_rs1[28]
.sym 31452 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[24]
.sym 31454 uut.cpu_I.pcpi_rs1[26]
.sym 31455 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[26]
.sym 31456 uut.cpu_I.pcpi_rs1[29]
.sym 31457 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[30]
.sym 31458 uut.cpu_I.pcpi_rs1[24]
.sym 31459 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[25]
.sym 31463 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[28]
.sym 31464 uut.cpu_I.pcpi_rs1[25]
.sym 31466 $auto$alumacc.cc:474:replace_alu$5161.C[25]
.sym 31468 uut.cpu_I.pcpi_rs1[24]
.sym 31469 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[24]
.sym 31472 $auto$alumacc.cc:474:replace_alu$5161.C[26]
.sym 31474 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[25]
.sym 31475 uut.cpu_I.pcpi_rs1[25]
.sym 31478 $auto$alumacc.cc:474:replace_alu$5161.C[27]
.sym 31480 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[26]
.sym 31481 uut.cpu_I.pcpi_rs1[26]
.sym 31484 $auto$alumacc.cc:474:replace_alu$5161.C[28]
.sym 31486 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[27]
.sym 31487 uut.cpu_I.pcpi_rs1[27]
.sym 31490 $auto$alumacc.cc:474:replace_alu$5161.C[29]
.sym 31492 uut.cpu_I.pcpi_rs1[28]
.sym 31493 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[28]
.sym 31496 $auto$alumacc.cc:474:replace_alu$5161.C[30]
.sym 31498 uut.cpu_I.pcpi_rs1[29]
.sym 31499 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[29]
.sym 31502 $nextpnr_ICESTORM_LC_3$I3
.sym 31504 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[30]
.sym 31505 uut.cpu_I.pcpi_rs1[30]
.sym 31508 $nextpnr_ICESTORM_LC_3$COUT
.sym 31511 $PACKER_VCC_NET
.sym 31512 $nextpnr_ICESTORM_LC_3$I3
.sym 31516 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[26]
.sym 31517 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[27]
.sym 31518 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[28]
.sym 31519 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[29]
.sym 31520 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[30]
.sym 31521 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[31]
.sym 31522 uut.cpu_I.pcpi_rs2[15]
.sym 31523 uut.cpu_I.pcpi_rs2[20]
.sym 31525 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[23]
.sym 31528 uut.cpu_I.pcpi_rs2[10]
.sym 31529 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[24]
.sym 31530 uut.cpu_I.decoded_imm[22]
.sym 31531 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[21]
.sym 31532 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[17]
.sym 31533 uut.cpu_I.pcpi_rs1[14]
.sym 31534 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[16]
.sym 31535 $abc$24495$uut.cpu_I.cpuregs_rs2[10]_new_
.sym 31536 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[14]
.sym 31537 uut.cpu_I.pcpi_rs1[8]
.sym 31538 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[2]_new_inv_
.sym 31539 uut.cpu_I.pcpi_rs1[15]
.sym 31540 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 31541 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[1]_new_
.sym 31542 uut.cpu_I.decoded_imm[31]
.sym 31543 uut.cpu_I.pcpi_rs1[15]
.sym 31544 uut.cpu_I.pcpi_rs1[24]
.sym 31545 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[25]
.sym 31546 $abc$24495$auto$alumacc.cc:474:replace_alu$5146.BB[2]
.sym 31547 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 31548 uut.cpu_I.reg_pc[4]
.sym 31549 uut.cpu_I.decoded_imm[21]
.sym 31550 uut.cpu_I.reg_pc[7]
.sym 31551 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[1]_new_
.sym 31552 $nextpnr_ICESTORM_LC_3$COUT
.sym 31557 uut.cpu_I.decoded_imm_j[31]
.sym 31558 $abc$24495$new_n1946_
.sym 31559 uut.cpu_I.mem_rdata_q[25]
.sym 31560 uut.cpu_I.decoded_imm_j[27]
.sym 31562 $abc$24495$new_n2374_
.sym 31563 uut.cpu_I.mem_rdata_q[27]
.sym 31564 uut.cpu_I.pcpi_rs1[31]
.sym 31565 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 31568 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 31570 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 31571 $abc$24495$new_n2372_
.sym 31572 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[10]
.sym 31574 uut.cpu_I.instr_jal
.sym 31576 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 31577 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[10]
.sym 31579 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[31]
.sym 31580 uut.cpu_I.decoded_imm_j[5]
.sym 31582 uut.cpu_I.instr_jal
.sym 31586 uut.cpu_I.decoded_imm_j[7]
.sym 31587 uut.cpu_I.decoded_imm_j[26]
.sym 31588 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$14552_new_
.sym 31589 $nextpnr_ICESTORM_LC_4$I3
.sym 31591 uut.cpu_I.pcpi_rs1[31]
.sym 31592 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[31]
.sym 31593 $nextpnr_ICESTORM_LC_3$COUT
.sym 31599 $nextpnr_ICESTORM_LC_4$I3
.sym 31602 uut.cpu_I.instr_jal
.sym 31603 $abc$24495$new_n2374_
.sym 31604 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 31605 uut.cpu_I.decoded_imm_j[26]
.sym 31608 uut.cpu_I.decoded_imm_j[27]
.sym 31609 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 31610 $abc$24495$new_n2372_
.sym 31611 uut.cpu_I.instr_jal
.sym 31614 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[10]
.sym 31615 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 31616 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[10]
.sym 31617 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 31621 uut.cpu_I.decoded_imm_j[31]
.sym 31622 uut.cpu_I.instr_jal
.sym 31623 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$14552_new_
.sym 31626 uut.cpu_I.mem_rdata_q[25]
.sym 31627 $abc$24495$new_n1946_
.sym 31628 uut.cpu_I.instr_jal
.sym 31629 uut.cpu_I.decoded_imm_j[5]
.sym 31632 $abc$24495$new_n1946_
.sym 31633 uut.cpu_I.decoded_imm_j[7]
.sym 31634 uut.cpu_I.instr_jal
.sym 31635 uut.cpu_I.mem_rdata_q[27]
.sym 31636 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19684_$glb_ce
.sym 31637 clk24_$glb_clk
.sym 31638 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 31639 uut.cpu_I.cpuregs_wrdata[9]
.sym 31640 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[15]_new_
.sym 31641 uut.cpu_I.pcpi_rs1[1]
.sym 31642 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[29]
.sym 31643 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[12]_new_
.sym 31644 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[18]_new_
.sym 31645 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 31646 uut.cpu_I.cpuregs_wrdata[8]
.sym 31647 uut.cpu_I.decoded_imm_j[31]
.sym 31651 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[9]
.sym 31652 uut.cpu_I.pcpi_rs2[15]
.sym 31653 uut.cpu_I.pcpi_rs2[14]
.sym 31654 uut.cpu_I.cpu_state[6]
.sym 31655 uut.mem_addr[9]
.sym 31656 uut.cpu_I.pcpi_rs2[20]
.sym 31658 uut.mem_addr[10]
.sym 31659 uut.cpu_I.decoded_imm[14]
.sym 31660 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[27]
.sym 31661 uut.cpu_I.decoded_imm[12]
.sym 31662 uut.cpu_I.pcpi_rs1[12]
.sym 31663 uut.cpu_I.reg_pc[8]
.sym 31664 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[5]_new_inv_
.sym 31665 uut.cpu_I.reg_pc[5]
.sym 31667 uut.cpu_I.reg_pc[10]
.sym 31668 uut.cpu_I.reg_pc[3]
.sym 31669 uut.cpu_I.reg_pc[6]
.sym 31670 uut.cpu_I.decoded_imm[31]
.sym 31671 $abc$24495$uut.cpu_I.cpuregs_rs2[7]_new_
.sym 31672 uut.cpu_I.pcpi_rs1[18]
.sym 31673 uut.cpu_I.cpuregs_wrdata[6]
.sym 31674 uut.cpu_I.decoded_imm[7]
.sym 31681 uut.cpu_I.instr_xor
.sym 31682 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20134
.sym 31685 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[11]
.sym 31686 $abc$24495$new_n2711_
.sym 31687 uut.cpu_I.is_alu_reg_imm
.sym 31689 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[3]
.sym 31692 uut.cpu_I.instr_xori
.sym 31693 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 31696 uut.cpu_I.mem_rdata_q[12]
.sym 31697 uut.cpu_I.mem_rdata_q[14]
.sym 31700 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[11]
.sym 31702 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 31704 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[2]_new_inv_
.sym 31705 uut.cpu_I.mem_rdata_q[14]
.sym 31706 uut.cpu_I.mem_rdata_q[13]
.sym 31708 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[15]
.sym 31709 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[15]
.sym 31710 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 31713 uut.cpu_I.mem_rdata_q[14]
.sym 31714 uut.cpu_I.mem_rdata_q[13]
.sym 31715 uut.cpu_I.mem_rdata_q[12]
.sym 31716 uut.cpu_I.is_alu_reg_imm
.sym 31719 uut.cpu_I.mem_rdata_q[13]
.sym 31720 $abc$24495$new_n2711_
.sym 31721 uut.cpu_I.mem_rdata_q[14]
.sym 31722 uut.cpu_I.mem_rdata_q[12]
.sym 31725 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 31726 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 31727 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[11]
.sym 31728 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[11]
.sym 31731 uut.cpu_I.mem_rdata_q[14]
.sym 31732 uut.cpu_I.mem_rdata_q[12]
.sym 31733 uut.cpu_I.mem_rdata_q[13]
.sym 31734 $abc$24495$new_n2711_
.sym 31737 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[15]
.sym 31738 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 31739 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 31740 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[15]
.sym 31743 uut.cpu_I.instr_xori
.sym 31745 uut.cpu_I.instr_xor
.sym 31749 uut.cpu_I.mem_rdata_q[12]
.sym 31750 uut.cpu_I.mem_rdata_q[13]
.sym 31751 uut.cpu_I.mem_rdata_q[14]
.sym 31752 uut.cpu_I.is_alu_reg_imm
.sym 31756 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 31757 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[2]_new_inv_
.sym 31758 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[3]
.sym 31759 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20134
.sym 31760 clk24_$glb_clk
.sym 31761 reset_$glb_sr
.sym 31762 uut.cpu_I.pcpi_rs2[18]
.sym 31763 uut.cpu_I.cpuregs_wrdata[7]
.sym 31764 uut.cpu_I.pcpi_rs2[29]
.sym 31765 uut.cpu_I.cpuregs_wrdata[6]
.sym 31766 uut.cpu_I.pcpi_rs2[23]
.sym 31767 uut.cpu_I.cpuregs_wrdata[4]
.sym 31768 uut.cpu_I.pcpi_rs2[22]
.sym 31769 uut.cpu_I.pcpi_rs2[21]
.sym 31771 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[18]_new_
.sym 31774 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[21]
.sym 31775 uut.cpu_I.pcpi_rs1[31]
.sym 31776 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 31777 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[29]
.sym 31778 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[18]
.sym 31779 uut.cpu_I.pcpi_rs1[20]
.sym 31780 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[20]
.sym 31781 uut.cpu_I.cpuregs_wrdata[9]
.sym 31782 uut.cpu_I.decoded_imm_j[27]
.sym 31783 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[15]_new_
.sym 31784 uut.cpu_I.pcpi_rs2[9]
.sym 31785 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[8]_new_inv_
.sym 31786 uut.cpu_I.pcpi_rs1[1]
.sym 31787 uut.cpu_I.pcpi_rs1[23]
.sym 31788 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 31789 uut.cpu_I.decoded_imm[23]
.sym 31790 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[9]
.sym 31791 uut.cpu_I.pcpi_rs2[22]
.sym 31793 uut.cpu_I.reg_pc[13]
.sym 31794 uut.cpu_I.cpuregs_wrdata[10]
.sym 31795 uut.cpu_I.pcpi_rs1[25]
.sym 31796 uut.cpu_I.cpuregs_wrdata[8]
.sym 31797 uut.cpu_I.pcpi_rs1[19]
.sym 31809 uut.cpu_I.reg_pc[9]
.sym 31813 uut.cpu_I.reg_pc[2]
.sym 31818 $abc$24495$auto$alumacc.cc:474:replace_alu$5146.BB[2]
.sym 31820 uut.cpu_I.reg_pc[4]
.sym 31822 uut.cpu_I.reg_pc[7]
.sym 31823 uut.cpu_I.reg_pc[8]
.sym 31825 uut.cpu_I.reg_pc[5]
.sym 31828 uut.cpu_I.reg_pc[3]
.sym 31829 uut.cpu_I.reg_pc[6]
.sym 31835 $auto$alumacc.cc:474:replace_alu$5146.C[3]
.sym 31837 uut.cpu_I.reg_pc[2]
.sym 31838 $abc$24495$auto$alumacc.cc:474:replace_alu$5146.BB[2]
.sym 31841 $auto$alumacc.cc:474:replace_alu$5146.C[4]
.sym 31843 uut.cpu_I.reg_pc[3]
.sym 31845 $auto$alumacc.cc:474:replace_alu$5146.C[3]
.sym 31847 $auto$alumacc.cc:474:replace_alu$5146.C[5]
.sym 31849 uut.cpu_I.reg_pc[4]
.sym 31851 $auto$alumacc.cc:474:replace_alu$5146.C[4]
.sym 31853 $auto$alumacc.cc:474:replace_alu$5146.C[6]
.sym 31855 uut.cpu_I.reg_pc[5]
.sym 31857 $auto$alumacc.cc:474:replace_alu$5146.C[5]
.sym 31859 $auto$alumacc.cc:474:replace_alu$5146.C[7]
.sym 31861 uut.cpu_I.reg_pc[6]
.sym 31863 $auto$alumacc.cc:474:replace_alu$5146.C[6]
.sym 31865 $auto$alumacc.cc:474:replace_alu$5146.C[8]
.sym 31868 uut.cpu_I.reg_pc[7]
.sym 31869 $auto$alumacc.cc:474:replace_alu$5146.C[7]
.sym 31871 $auto$alumacc.cc:474:replace_alu$5146.C[9]
.sym 31874 uut.cpu_I.reg_pc[8]
.sym 31875 $auto$alumacc.cc:474:replace_alu$5146.C[8]
.sym 31877 $auto$alumacc.cc:474:replace_alu$5146.C[10]
.sym 31879 uut.cpu_I.reg_pc[9]
.sym 31881 $auto$alumacc.cc:474:replace_alu$5146.C[9]
.sym 31885 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[9]
.sym 31886 uut.cpu_I.cpuregs_wrdata[12]
.sym 31887 uut.cpu_I.cpuregs_wrdata[10]
.sym 31888 uut.cpu_I.cpuregs_wrdata[16]
.sym 31889 uut.cpu_I.cpuregs_wrdata[11]
.sym 31890 uut.cpu_I.cpuregs_wrdata[15]
.sym 31891 uut.cpu_I.cpuregs_wrdata[13]
.sym 31892 uut.cpu_I.cpuregs_wrdata[14]
.sym 31897 uut.cpu_I.pcpi_rs1[28]
.sym 31898 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[31]
.sym 31899 uut.cpu_I.pcpi_rs1[4]
.sym 31900 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[3]_new_inv_
.sym 31901 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[24]
.sym 31902 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[28]
.sym 31903 uut.cpu_I.pcpi_rs1[28]
.sym 31904 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[30]
.sym 31906 uut.cpu_I.cpuregs_wrdata[7]
.sym 31908 uut.cpu_I.pcpi_rs2[29]
.sym 31909 uut.cpu_I.reg_pc[30]
.sym 31910 $PACKER_VCC_NET
.sym 31911 uut.cpu_I.cpuregs_wrdata[6]
.sym 31912 uut.cpu_I.reg_pc[21]
.sym 31913 uut.cpu_I.cpuregs_wrdata[17]
.sym 31914 uut.cpu_I.reg_pc[24]
.sym 31915 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[12]
.sym 31916 $abc$24495$uut.cpu_I.cpuregs_rs2[21]_new_
.sym 31917 uut.cpu_I.pcpi_rs1[27]
.sym 31918 uut.cpu_I.reg_pc[23]
.sym 31919 uut.cpu_I.cpuregs_wrdata[23]
.sym 31920 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[6]
.sym 31921 $auto$alumacc.cc:474:replace_alu$5146.C[10]
.sym 31927 uut.cpu_I.reg_pc[12]
.sym 31932 uut.cpu_I.reg_pc[16]
.sym 31939 uut.cpu_I.reg_pc[10]
.sym 31940 uut.cpu_I.reg_pc[14]
.sym 31950 uut.cpu_I.reg_pc[11]
.sym 31952 uut.cpu_I.reg_pc[17]
.sym 31953 uut.cpu_I.reg_pc[13]
.sym 31954 uut.cpu_I.reg_pc[15]
.sym 31958 $auto$alumacc.cc:474:replace_alu$5146.C[11]
.sym 31961 uut.cpu_I.reg_pc[10]
.sym 31962 $auto$alumacc.cc:474:replace_alu$5146.C[10]
.sym 31964 $auto$alumacc.cc:474:replace_alu$5146.C[12]
.sym 31967 uut.cpu_I.reg_pc[11]
.sym 31968 $auto$alumacc.cc:474:replace_alu$5146.C[11]
.sym 31970 $auto$alumacc.cc:474:replace_alu$5146.C[13]
.sym 31972 uut.cpu_I.reg_pc[12]
.sym 31974 $auto$alumacc.cc:474:replace_alu$5146.C[12]
.sym 31976 $auto$alumacc.cc:474:replace_alu$5146.C[14]
.sym 31978 uut.cpu_I.reg_pc[13]
.sym 31980 $auto$alumacc.cc:474:replace_alu$5146.C[13]
.sym 31982 $auto$alumacc.cc:474:replace_alu$5146.C[15]
.sym 31984 uut.cpu_I.reg_pc[14]
.sym 31986 $auto$alumacc.cc:474:replace_alu$5146.C[14]
.sym 31988 $auto$alumacc.cc:474:replace_alu$5146.C[16]
.sym 31991 uut.cpu_I.reg_pc[15]
.sym 31992 $auto$alumacc.cc:474:replace_alu$5146.C[15]
.sym 31994 $auto$alumacc.cc:474:replace_alu$5146.C[17]
.sym 31997 uut.cpu_I.reg_pc[16]
.sym 31998 $auto$alumacc.cc:474:replace_alu$5146.C[16]
.sym 32000 $auto$alumacc.cc:474:replace_alu$5146.C[18]
.sym 32003 uut.cpu_I.reg_pc[17]
.sym 32004 $auto$alumacc.cc:474:replace_alu$5146.C[17]
.sym 32008 uut.cpu_I.cpuregs_wrdata[17]
.sym 32009 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[12]
.sym 32010 $abc$24495$uut.cpu_I.cpuregs_rs2[6]_new_
.sym 32011 uut.cpu_I.cpuregs_wrdata[23]
.sym 32012 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[8]
.sym 32013 $abc$24495$uut.cpu_I.cpuregs_rs2[12]_new_
.sym 32014 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[14]
.sym 32015 uut.cpu_I.cpuregs_wrdata[19]
.sym 32017 uut.cpu_I.decoded_imm_j[26]
.sym 32020 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[10]_new_inv_
.sym 32021 uut.cpu_I.reg_pc[12]
.sym 32022 uut.cpu_I.pcpi_rs2[24]
.sym 32023 uut.cpu_I.cpuregs_wrdata[16]
.sym 32024 uut.cpu_I.pcpi_rs1[14]
.sym 32025 uut.cpu_I.cpuregs_wrdata[14]
.sym 32026 uut.cpu_I.pcpi_rs2[26]
.sym 32027 uut.cpu_I.decoded_imm_j[22]
.sym 32028 uut.cpu_I.pcpi_rs1[15]
.sym 32029 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[14]_new_inv_
.sym 32030 uut.cpu_I.pcpi_rs2[27]
.sym 32031 uut.cpu_I.decoded_imm[27]
.sym 32032 uut.cpu_I.cpuregs_wrdata[10]
.sym 32034 uut.cpu_I.cpuregs_wrdata[16]
.sym 32036 uut.cpu_I.reg_pc[11]
.sym 32037 uut.cpu_I.reg_pc[28]
.sym 32038 uut.cpu_I.reg_pc[17]
.sym 32040 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[23]_new_inv_
.sym 32042 uut.cpu_I.cpuregs_wrdata[14]
.sym 32043 $abc$24495$uut.cpu_I.cpuregs_rs2[29]_new_
.sym 32044 $auto$alumacc.cc:474:replace_alu$5146.C[18]
.sym 32052 uut.cpu_I.reg_pc[22]
.sym 32061 uut.cpu_I.reg_pc[19]
.sym 32062 uut.cpu_I.reg_pc[25]
.sym 32063 uut.cpu_I.reg_pc[18]
.sym 32072 uut.cpu_I.reg_pc[21]
.sym 32074 uut.cpu_I.reg_pc[24]
.sym 32077 uut.cpu_I.reg_pc[20]
.sym 32078 uut.cpu_I.reg_pc[23]
.sym 32081 $auto$alumacc.cc:474:replace_alu$5146.C[19]
.sym 32083 uut.cpu_I.reg_pc[18]
.sym 32085 $auto$alumacc.cc:474:replace_alu$5146.C[18]
.sym 32087 $auto$alumacc.cc:474:replace_alu$5146.C[20]
.sym 32090 uut.cpu_I.reg_pc[19]
.sym 32091 $auto$alumacc.cc:474:replace_alu$5146.C[19]
.sym 32093 $auto$alumacc.cc:474:replace_alu$5146.C[21]
.sym 32095 uut.cpu_I.reg_pc[20]
.sym 32097 $auto$alumacc.cc:474:replace_alu$5146.C[20]
.sym 32099 $auto$alumacc.cc:474:replace_alu$5146.C[22]
.sym 32102 uut.cpu_I.reg_pc[21]
.sym 32103 $auto$alumacc.cc:474:replace_alu$5146.C[21]
.sym 32105 $auto$alumacc.cc:474:replace_alu$5146.C[23]
.sym 32107 uut.cpu_I.reg_pc[22]
.sym 32109 $auto$alumacc.cc:474:replace_alu$5146.C[22]
.sym 32111 $auto$alumacc.cc:474:replace_alu$5146.C[24]
.sym 32113 uut.cpu_I.reg_pc[23]
.sym 32115 $auto$alumacc.cc:474:replace_alu$5146.C[23]
.sym 32117 $auto$alumacc.cc:474:replace_alu$5146.C[25]
.sym 32120 uut.cpu_I.reg_pc[24]
.sym 32121 $auto$alumacc.cc:474:replace_alu$5146.C[24]
.sym 32123 $auto$alumacc.cc:474:replace_alu$5146.C[26]
.sym 32125 uut.cpu_I.reg_pc[25]
.sym 32127 $auto$alumacc.cc:474:replace_alu$5146.C[25]
.sym 32131 uut.cpu_I.cpuregs_wrdata[22]
.sym 32132 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[1]
.sym 32133 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[9]
.sym 32134 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[3]
.sym 32135 uut.cpu_I.cpuregs_wrdata[28]
.sym 32136 uut.cpu_I.cpuregs_wrdata[25]
.sym 32137 $abc$24495$uut.cpu_I.cpuregs_rs2[25]_new_
.sym 32138 $abc$24495$uut.cpu_I.cpuregs_rs2[17]_new_
.sym 32140 uut.cpu_I.alu_out_q[28]
.sym 32144 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[14]
.sym 32145 uut.cpu_I.pcpi_rs1[26]
.sym 32146 uut.cpu_I.reg_pc[22]
.sym 32147 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 32148 uut.cpu_I.cpuregs_wrdata[19]
.sym 32149 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[28]
.sym 32150 uut.cpu_I.cpuregs_wrdata[17]
.sym 32151 uut.cpu_I.cpu_state[6]
.sym 32152 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 32153 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[18]_new_inv_
.sym 32154 uut.cpu_I.pcpi_rs1[31]
.sym 32156 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[20]
.sym 32157 uut.cpu_I.cpuregs_wrdata[23]
.sym 32158 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[21]
.sym 32161 $abc$24495$uut.cpu_I.cpuregs_rs2[24]_new_
.sym 32162 uut.cpu_I.reg_pc[29]
.sym 32163 $abc$24495$uut.cpu_I.cpuregs_rs2[31]_new_
.sym 32165 $abc$24495$uut.cpu_I.cpuregs_rs2[26]_new_
.sym 32167 $auto$alumacc.cc:474:replace_alu$5146.C[26]
.sym 32173 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[29]_new_inv_
.sym 32176 uut.cpu_I.reg_pc[30]
.sym 32177 uut.cpu_I.reg_pc[31]
.sym 32178 uut.cpu_I.reg_pc[29]
.sym 32179 uut.cpu_I.reg_pc[26]
.sym 32181 uut.cpu_I.reg_pc[27]
.sym 32184 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[30]
.sym 32185 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 32186 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[24]
.sym 32197 uut.cpu_I.reg_pc[28]
.sym 32200 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[23]_new_inv_
.sym 32204 $auto$alumacc.cc:474:replace_alu$5146.C[27]
.sym 32206 uut.cpu_I.reg_pc[26]
.sym 32208 $auto$alumacc.cc:474:replace_alu$5146.C[26]
.sym 32210 $auto$alumacc.cc:474:replace_alu$5146.C[28]
.sym 32212 uut.cpu_I.reg_pc[27]
.sym 32214 $auto$alumacc.cc:474:replace_alu$5146.C[27]
.sym 32216 $auto$alumacc.cc:474:replace_alu$5146.C[29]
.sym 32219 uut.cpu_I.reg_pc[28]
.sym 32220 $auto$alumacc.cc:474:replace_alu$5146.C[28]
.sym 32222 $auto$alumacc.cc:474:replace_alu$5146.C[30]
.sym 32224 uut.cpu_I.reg_pc[29]
.sym 32226 $auto$alumacc.cc:474:replace_alu$5146.C[29]
.sym 32228 $auto$alumacc.cc:474:replace_alu$5146.C[31]
.sym 32231 uut.cpu_I.reg_pc[30]
.sym 32232 $auto$alumacc.cc:474:replace_alu$5146.C[30]
.sym 32237 uut.cpu_I.reg_pc[31]
.sym 32238 $auto$alumacc.cc:474:replace_alu$5146.C[31]
.sym 32241 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 32242 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[29]_new_inv_
.sym 32244 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[30]
.sym 32247 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[24]
.sym 32248 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 32249 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[23]_new_inv_
.sym 32254 uut.cpu_I.cpuregs_wrdata[20]
.sym 32255 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[6]
.sym 32256 $abc$24495$uut.cpu_I.cpuregs_rs2[23]_new_
.sym 32257 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[12]
.sym 32258 uut.cpu_I.cpuregs_wrdata[21]
.sym 32259 $abc$24495$uut.cpu_I.cpuregs_rs2[22]_new_
.sym 32260 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[7]
.sym 32261 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[0]
.sym 32263 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[30]
.sym 32266 uut.cpu_I.reg_pc[25]
.sym 32267 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[29]_new_inv_
.sym 32269 uut.cpu_I.pcpi_rs1[20]
.sym 32271 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[30]_new_inv_
.sym 32272 uut.cpu_I.reg_pc[30]
.sym 32273 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[9]
.sym 32274 uut.cpu_I.pcpi_rs1[23]
.sym 32275 uut.cpu_I.pcpi_rs1[29]
.sym 32276 uut.cpu_I.decoder_trigger
.sym 32280 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 32285 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[11]
.sym 32287 uut.cpu_I.cpuregs_wrdata[30]
.sym 32289 uut.cpu_I.cpuregs_wrdata[24]
.sym 32295 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 32296 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[27]
.sym 32298 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[28]_new_inv_
.sym 32300 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[31]
.sym 32301 uut.cpu_I.cpuregs_wrdata[30]
.sym 32303 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[26]
.sym 32304 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[26]_new_inv_
.sym 32306 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[29]
.sym 32307 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[25]_new_inv_
.sym 32312 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[6]
.sym 32313 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[5]
.sym 32316 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[5]
.sym 32317 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[30]_new_inv_
.sym 32318 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 32320 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[6]
.sym 32324 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[2]
.sym 32325 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[2]
.sym 32326 $abc$24495$new_n2034_
.sym 32328 uut.cpu_I.cpuregs_wrdata[30]
.sym 32334 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[5]
.sym 32335 $abc$24495$new_n2034_
.sym 32336 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 32337 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[5]
.sym 32341 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[25]_new_inv_
.sym 32342 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 32343 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[26]
.sym 32347 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 32348 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[27]
.sym 32349 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[26]_new_inv_
.sym 32352 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[30]_new_inv_
.sym 32354 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 32355 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[31]
.sym 32358 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 32359 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[2]
.sym 32360 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[2]
.sym 32361 $abc$24495$new_n2034_
.sym 32364 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 32365 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[28]_new_inv_
.sym 32366 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[29]
.sym 32370 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[6]
.sym 32371 $abc$24495$new_n2034_
.sym 32372 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 32373 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[6]
.sym 32375 clk24_$glb_clk
.sym 32377 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[4]
.sym 32378 $abc$24495$uut.cpu_I.cpuregs_rs2[18]_new_
.sym 32379 $abc$24495$uut.cpu_I.cpuregs_rs2[20]_new_
.sym 32380 $abc$24495$uut.cpu_I.cpuregs_rs2[27]_new_
.sym 32381 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[11]
.sym 32382 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[5]
.sym 32383 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[2]
.sym 32384 $abc$24495$uut.cpu_I.cpuregs_rs2[21]_new_
.sym 32389 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 32390 uut.cpu_I.pcpi_rs1[26]
.sym 32391 uut.cpu_I.pcpi_rs1[26]
.sym 32392 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[14]
.sym 32393 uut.cpu_I.reg_pc[26]
.sym 32394 uut.cpu_I.reg_pc[31]
.sym 32397 uut.cpu_I.cpuregs_wrdata[27]
.sym 32399 uut.cpu_I.cpuregs_wrdata[18]
.sym 32405 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 32406 $PACKER_VCC_NET
.sym 32408 $abc$24495$uut.cpu_I.cpuregs_rs2[21]_new_
.sym 32410 uut.cpu_I.cpuregs_wrdata[17]
.sym 32411 uut.cpu_I.cpuregs_wrdata[23]
.sym 32412 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[6]
.sym 32420 uut.cpu_I.cpuregs_wrdata[26]
.sym 32424 uut.cpu_I.cpuregs_wrdata[29]
.sym 32426 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[15]
.sym 32428 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[10]
.sym 32430 uut.cpu_I.cpuregs_wrdata[31]
.sym 32431 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 32435 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[13]
.sym 32439 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[10]
.sym 32440 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 32441 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[8]
.sym 32442 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[15]
.sym 32444 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[13]
.sym 32448 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[8]
.sym 32449 uut.cpu_I.cpuregs_wrdata[24]
.sym 32452 uut.cpu_I.cpuregs_wrdata[31]
.sym 32458 uut.cpu_I.cpuregs_wrdata[29]
.sym 32465 uut.cpu_I.cpuregs_wrdata[26]
.sym 32469 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[8]
.sym 32470 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 32471 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[8]
.sym 32472 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 32475 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 32476 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[15]
.sym 32477 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 32478 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[15]
.sym 32481 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[10]
.sym 32482 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 32483 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[10]
.sym 32484 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 32487 uut.cpu_I.cpuregs_wrdata[24]
.sym 32493 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[13]
.sym 32494 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 32495 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[13]
.sym 32496 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 32498 clk24_$glb_clk
.sym 32517 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[2]
.sym 32525 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[10]
.sym 32528 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[11]
.sym 32535 $abc$24495$uut.cpu_I.cpuregs_rs2[29]_new_
.sym 32645 $PACKER_GND_NET
.sym 33486 key_u$SB_IO_IN
.sym 33528 $PACKER_GND_NET
.sym 33539 $PACKER_GND_NET
.sym 33554 $PACKER_GND_NET
.sym 33584 uut.wbb_do[5]
.sym 33590 uut.wbb_do[7]
.sym 33600 key_u$SB_IO_IN
.sym 33608 uut.mem_addr[31]
.sym 33634 uut.uwbb.sbdato_1[1]
.sym 33637 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$23248
.sym 33640 uut.uwbb.sbdato_1[2]
.sym 33643 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6652[0]_new_
.sym 33646 uut.ram_sel
.sym 33648 uut.uwbb.sbdato_1[6]
.sym 33650 uut.uwbb.sbdato_0[2]
.sym 33652 uut.uwbb.sbdato_0[1]
.sym 33653 uut.uwbb.sbdato_0[6]
.sym 33654 uut.ram_do[0]
.sym 33657 uut.wbb_do[0]
.sym 33659 uut.ram_sel
.sym 33660 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6652[0]_new_
.sym 33661 uut.wbb_do[0]
.sym 33662 uut.ram_do[0]
.sym 33671 uut.uwbb.sbdato_1[6]
.sym 33673 uut.uwbb.sbdato_0[6]
.sym 33677 uut.uwbb.sbdato_0[2]
.sym 33679 uut.uwbb.sbdato_1[2]
.sym 33696 uut.uwbb.sbdato_1[1]
.sym 33698 uut.uwbb.sbdato_0[1]
.sym 33705 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$23248
.sym 33706 clk24_$glb_clk
.sym 33707 reset_$glb_sr
.sym 33713 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6652[0]_new_
.sym 33716 uut.ram_sel
.sym 33717 $abc$24495$new_n2668_
.sym 33719 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$14050[1]_new_inv_
.sym 33722 uut.mem_addr[5]
.sym 33725 uut.mem_wdata[23]
.sym 33726 uut.mem_wdata[7]
.sym 33727 uut.ram_do[16]
.sym 33728 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 33729 uut.uwbb.sbdato_0[5]
.sym 33730 uut.uwbb.sbdato_0[7]
.sym 33731 uut.mem_wdata[7]
.sym 33732 uut.mem_addr[11]
.sym 33733 uut.mem_wdata[21]
.sym 33734 uut.uwbb.sbdato_1[1]
.sym 33736 uut.wbb_do[5]
.sym 33744 uut.uwbb.sbdato_1[7]
.sym 33746 uut.cnt[6]
.sym 33752 uut.wbb_do[0]
.sym 33753 uut.mem_wstrb[2]
.sym 33761 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6652[0]_new_
.sym 33765 uut.mem_wstrb[1]
.sym 33768 uut.uwbb.sbdato_1[6]
.sym 33769 uut.mem_wstrb[0]
.sym 33773 uut.mem_valid
.sym 33776 uut.wbb_do[1]
.sym 33777 $abc$24495$new_n2607_
.sym 33780 uut.uwbb.sbdato_1[2]
.sym 33791 uut.wbb_do[6]
.sym 33792 uut.wbb_do[2]
.sym 33793 $abc$24495$new_n2670_
.sym 33796 $abc$24495$new_n2668_
.sym 33797 $abc$24495$new_n2667_
.sym 33800 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16717
.sym 33801 uut.mem_wdata[4]
.sym 33804 uut.cnt[6]
.sym 33805 uut.rom_do[6]
.sym 33806 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6652[0]_new_
.sym 33807 $abc$24495$new_n2999_
.sym 33809 uut.ram_sel
.sym 33810 $abc$24495$uut.rom_sel_new_
.sym 33811 uut.ram_do[2]
.sym 33812 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$14050[1]_new_inv_
.sym 33813 uut.rom_do[7]
.sym 33815 uut.mem_wdata[6]
.sym 33816 uut.ram_do[7]
.sym 33817 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6450[0]_new_
.sym 33818 $abc$24495$techmap$techmap\uut.$procmux$4751.$and$/usr/bin/../share/yosys/techmap.v:434$6025_Y[0]_new_
.sym 33819 uut.ram_do[6]
.sym 33820 $abc$24495$new_n2997_
.sym 33825 uut.mem_wdata[6]
.sym 33828 uut.ram_do[6]
.sym 33829 uut.cnt[6]
.sym 33830 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6450[0]_new_
.sym 33831 uut.ram_sel
.sym 33834 uut.ram_do[2]
.sym 33835 uut.wbb_do[2]
.sym 33836 uut.ram_sel
.sym 33837 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6652[0]_new_
.sym 33840 $abc$24495$uut.rom_sel_new_
.sym 33841 uut.wbb_do[6]
.sym 33842 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6652[0]_new_
.sym 33843 uut.rom_do[6]
.sym 33846 $abc$24495$new_n2999_
.sym 33847 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$14050[1]_new_inv_
.sym 33848 $abc$24495$new_n2997_
.sym 33852 uut.mem_wdata[4]
.sym 33858 $abc$24495$new_n2670_
.sym 33859 $abc$24495$new_n2668_
.sym 33860 $abc$24495$techmap$techmap\uut.$procmux$4751.$and$/usr/bin/../share/yosys/techmap.v:434$6025_Y[0]_new_
.sym 33861 $abc$24495$new_n2667_
.sym 33864 $abc$24495$uut.rom_sel_new_
.sym 33865 uut.ram_do[7]
.sym 33866 uut.rom_do[7]
.sym 33867 uut.ram_sel
.sym 33868 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16717
.sym 33869 clk24_$glb_clk
.sym 33872 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18032
.sym 33873 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 33874 uut.cnt[1]
.sym 33875 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6450[0]_new_
.sym 33876 $abc$24495$uut.rom_sel_new_
.sym 33877 $abc$24495$techmap\uut.$reduce_or$system.v:157$40_Y
.sym 33878 $abc$24495$new_n2673_
.sym 33882 uut.cpu_I.decoded_imm[21]
.sym 33883 uut.mem_wdata[31]
.sym 33885 uut.ram_do[25]
.sym 33886 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 33888 uut.mem_wdata[8]
.sym 33890 uut.rom_do[0]
.sym 33891 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$23248
.sym 33892 uut.mem_wdata[15]
.sym 33893 uut.mem_wdata[7]
.sym 33896 key_a$SB_IO_IN
.sym 33897 uut.wbb_do[5]
.sym 33899 uut.mem_wstrb[3]
.sym 33900 key_r$SB_IO_IN
.sym 33901 uut.mem_wdata[6]
.sym 33902 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6011_new_inv_
.sym 33912 gpio_o[6]
.sym 33913 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6652[0]_new_
.sym 33914 $abc$24495$new_n2609_
.sym 33915 $abc$24495$new_n2605_
.sym 33916 uut.rom_do[2]
.sym 33917 gpio_o[4]
.sym 33918 $abc$24495$new_n3751_
.sym 33919 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$14050[1]_new_inv_
.sym 33920 key_a$SB_IO_IN
.sym 33921 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6011_new_inv_
.sym 33922 key_m$SB_IO_IN
.sym 33923 lcd_bl$SB_IO_OUT
.sym 33924 uut.ram_sel
.sym 33925 uut.mem_addr[28]
.sym 33926 uut.mem_addr[30]
.sym 33927 $abc$24495$new_n2997_
.sym 33929 $abc$24495$new_n2999_
.sym 33930 $abc$24495$uut.cpu_I.mem_la_wstrb[0]_new_inv_
.sym 33931 $abc$24495$new_n2400_
.sym 33932 uut.cnt[2]
.sym 33933 $abc$24495$uut.rom_sel_new_
.sym 33936 $abc$24495$uut.gpi_sel_new_
.sym 33937 uut.ram_do[1]
.sym 33938 uut.mem_valid
.sym 33939 uut.mem_addr[31]
.sym 33940 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6450[0]_new_
.sym 33941 uut.wbb_do[1]
.sym 33942 $abc$24495$new_n2607_
.sym 33943 $abc$24495$techmap$techmap\uut.$procmux$4751.$and$/usr/bin/../share/yosys/techmap.v:434$6025_Y[6]_new_
.sym 33945 uut.wbb_do[1]
.sym 33946 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6652[0]_new_
.sym 33947 uut.ram_do[1]
.sym 33948 uut.ram_sel
.sym 33951 $abc$24495$new_n2607_
.sym 33952 $abc$24495$techmap$techmap\uut.$procmux$4751.$and$/usr/bin/../share/yosys/techmap.v:434$6025_Y[6]_new_
.sym 33953 $abc$24495$new_n2605_
.sym 33954 $abc$24495$new_n2609_
.sym 33957 gpio_o[6]
.sym 33958 key_m$SB_IO_IN
.sym 33959 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6011_new_inv_
.sym 33960 $abc$24495$uut.gpi_sel_new_
.sym 33963 uut.mem_addr[30]
.sym 33965 uut.mem_valid
.sym 33966 uut.mem_addr[31]
.sym 33969 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6011_new_inv_
.sym 33970 $abc$24495$uut.gpi_sel_new_
.sym 33971 lcd_bl$SB_IO_OUT
.sym 33972 key_a$SB_IO_IN
.sym 33975 gpio_o[4]
.sym 33976 uut.mem_addr[28]
.sym 33977 $abc$24495$new_n2400_
.sym 33978 $abc$24495$new_n3751_
.sym 33981 uut.rom_do[2]
.sym 33982 $abc$24495$uut.rom_sel_new_
.sym 33983 uut.cnt[2]
.sym 33984 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6450[0]_new_
.sym 33987 $abc$24495$new_n2999_
.sym 33988 $abc$24495$new_n2997_
.sym 33989 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$14050[1]_new_inv_
.sym 33990 $abc$24495$uut.cpu_I.mem_la_wstrb[0]_new_inv_
.sym 33994 $abc$24495$uut.gpi_sel_new_
.sym 33995 $abc$24495$new_n2897_
.sym 33996 $abc$24495$uut.cpu_I.mem_rdata[4]_new_inv_
.sym 33997 $abc$24495$new_n3505_
.sym 33998 $abc$24495$new_n2986_
.sym 33999 $abc$24495$new_n3756_
.sym 34000 $abc$24495$techmap$techmap\uut.$procmux$4751.$and$/usr/bin/../share/yosys/techmap.v:434$6024_Y[1]_new_
.sym 34001 $abc$24495$techmap\uut.uacia.$and$acia.v:105$989_Y_new_
.sym 34006 uut.rom_do[1]
.sym 34007 uut.uwbb.sbdati[4]
.sym 34008 uut.mem_addr[10]
.sym 34010 uut.mem_addr[8]
.sym 34011 lcd_bl$SB_IO_OUT
.sym 34012 uut.mem_addr[11]
.sym 34015 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18032
.sym 34016 uut.uacia.status[1]
.sym 34017 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 34020 uut.cpu_I.latched_rd[4]
.sym 34021 uut.ram_do[18]
.sym 34023 uut.cnt[0]
.sym 34027 $abc$24495$new_n2970_
.sym 34028 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6011_new_inv_
.sym 34029 $abc$24495$new_n2996_
.sym 34035 $abc$24495$new_n2674_
.sym 34038 uut.mem_addr[29]
.sym 34039 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6450[0]_new_
.sym 34040 $abc$24495$uut.ser_sel_new_
.sym 34042 $abc$24495$new_n2676_
.sym 34043 uut.mem_addr[28]
.sym 34044 $abc$24495$new_n3755_
.sym 34046 $abc$24495$new_n2400_
.sym 34048 $abc$24495$uut.cpu_I.mem_la_wstrb[0]_new_inv_
.sym 34050 $abc$24495$new_n2673_
.sym 34054 $abc$24495$new_n3505_
.sym 34056 $abc$24495$new_n3756_
.sym 34058 uut.mem_addr[28]
.sym 34059 $abc$24495$uut.gpi_sel_new_
.sym 34060 key_r$SB_IO_IN
.sym 34063 $abc$24495$uut.cpu_I.mem_rdata[2]_new_inv_
.sym 34064 uut.ser_do[2]
.sym 34065 $abc$24495$techmap$techmap\uut.$procmux$4751.$and$/usr/bin/../share/yosys/techmap.v:434$6024_Y[1]_new_
.sym 34066 uut.mem_rdy
.sym 34068 $abc$24495$new_n3755_
.sym 34069 $abc$24495$new_n3756_
.sym 34071 uut.mem_addr[29]
.sym 34074 uut.mem_addr[28]
.sym 34076 uut.mem_addr[29]
.sym 34077 $abc$24495$new_n2400_
.sym 34080 $abc$24495$new_n2674_
.sym 34081 $abc$24495$new_n2676_
.sym 34082 $abc$24495$new_n2673_
.sym 34083 $abc$24495$techmap$techmap\uut.$procmux$4751.$and$/usr/bin/../share/yosys/techmap.v:434$6024_Y[1]_new_
.sym 34092 $abc$24495$uut.cpu_I.mem_la_wstrb[0]_new_inv_
.sym 34095 $abc$24495$uut.cpu_I.mem_rdata[2]_new_inv_
.sym 34098 uut.mem_addr[28]
.sym 34099 $abc$24495$new_n2400_
.sym 34100 uut.mem_addr[29]
.sym 34104 uut.ser_do[2]
.sym 34105 $abc$24495$uut.gpi_sel_new_
.sym 34106 key_r$SB_IO_IN
.sym 34107 $abc$24495$uut.ser_sel_new_
.sym 34110 $abc$24495$new_n3505_
.sym 34111 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6450[0]_new_
.sym 34112 $abc$24495$uut.gpi_sel_new_
.sym 34113 uut.mem_rdy
.sym 34115 clk24_$glb_clk
.sym 34116 reset_$glb_sr
.sym 34118 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7493_Y[2]_new_
.sym 34122 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[0]
.sym 34123 uut.cpu_I.latched_rd[1]
.sym 34124 uut.cpu_I.latched_rd[4]
.sym 34128 uut.cpu_I.decoded_imm_j[3]
.sym 34129 uut.mem_addr[28]
.sym 34130 uut.mem_wstrb[3]
.sym 34131 uut.mem_addr[30]
.sym 34132 uut.mem_addr[29]
.sym 34133 uut.ram_do[12]
.sym 34135 $abc$24495$uut.cpu_I.mem_rdata[0]_new_inv_
.sym 34136 uut.mem_addr[29]
.sym 34137 uut.mem_addr[29]
.sym 34138 uut.mem_wdata[22]
.sym 34140 uut.mem_wdata[3]
.sym 34141 uut.mem_addr[13]
.sym 34146 uut.cpu_I.latched_rd[1]
.sym 34149 uut.mem_wstrb[2]
.sym 34151 uut.mem_wstrb[1]
.sym 34152 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6652[0]_new_
.sym 34160 uut.cpu_I.mem_rdata_latched[10]
.sym 34162 $abc$24495$new_n2611_
.sym 34163 $abc$24495$uut.cpu_I.mem_la_wstrb[0]_new_inv_
.sym 34164 $abc$24495$new_n3759_
.sym 34165 uut.cpu_I.mem_rdata_latched[8]
.sym 34166 $abc$24495$new_n3757_
.sym 34169 $PACKER_GND_NET
.sym 34174 $abc$24495$new_n3758_
.sym 34179 uut.mem_addr[29]
.sym 34180 uut.cpu_I.pcpi_rs1[0]
.sym 34182 key_u$SB_IO_IN
.sym 34184 $abc$24495$new_n2899_
.sym 34187 uut.cpu_I.pcpi_rs1[1]
.sym 34198 $PACKER_GND_NET
.sym 34204 $abc$24495$new_n3757_
.sym 34205 $abc$24495$new_n3759_
.sym 34206 $abc$24495$uut.cpu_I.mem_la_wstrb[0]_new_inv_
.sym 34218 uut.cpu_I.mem_rdata_latched[8]
.sym 34221 $abc$24495$new_n2899_
.sym 34222 uut.cpu_I.pcpi_rs1[0]
.sym 34224 uut.cpu_I.pcpi_rs1[1]
.sym 34227 $abc$24495$new_n2611_
.sym 34228 uut.mem_addr[29]
.sym 34229 $abc$24495$new_n3758_
.sym 34230 key_u$SB_IO_IN
.sym 34234 uut.cpu_I.mem_rdata_latched[10]
.sym 34237 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663_$glb_ce
.sym 34238 clk24_$glb_clk
.sym 34241 uut.cpu_I.reg_out[2]
.sym 34242 $abc$24495$new_n2899_
.sym 34243 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$and$/usr/bin/../share/yosys/techmap.v:434$7473_Y[3]_new_
.sym 34244 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 34245 uut.cpu_I.mem_rdata_latched[13]
.sym 34246 $abc$24495$new_n3842_
.sym 34255 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9479[0]_new_inv_
.sym 34259 uut.mem_wdata[7]
.sym 34260 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20368
.sym 34261 uut.mem_wstrb[1]
.sym 34263 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18090
.sym 34265 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 34267 uut.mem_wstrb[0]
.sym 34269 uut.mem_valid
.sym 34272 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20599
.sym 34274 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 34275 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 34281 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 34282 uut.cpu_I.mem_rdata_q[8]
.sym 34283 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20599
.sym 34286 $abc$24495$uut.cpu_I.mem_rdata[8]_new_inv_
.sym 34289 $abc$24495$uut.cpu_I.mem_rdata[10]_new_inv_
.sym 34291 uut.cpu_I.mem_rdata_latched[12]
.sym 34300 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3199.$and$/usr/bin/../share/yosys/techmap.v:434$8482_Y[0]_new_
.sym 34302 uut.cpu_I.mem_rdata_latched[13]
.sym 34303 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3199.$and$/usr/bin/../share/yosys/techmap.v:434$8481_Y[0]_new_
.sym 34304 $abc$24495$techmap\uut.cpu_I.$procmux$3197_Y[1]_new_inv_
.sym 34305 reset
.sym 34306 uut.cpu_I.cpu_state[6]
.sym 34308 uut.cpu_I.cpu_state[1]
.sym 34309 uut.cpu_I.mem_rdata_q[10]
.sym 34310 $abc$24495$techmap\uut.cpu_I.$procmux$3209_Y[1]_new_inv_
.sym 34311 uut.cpu_I.cpu_state[5]
.sym 34312 uut.cpu_I.mem_rdata_latched[14]
.sym 34314 uut.cpu_I.cpu_state[1]
.sym 34315 reset
.sym 34316 uut.cpu_I.cpu_state[6]
.sym 34317 uut.cpu_I.cpu_state[5]
.sym 34320 $abc$24495$techmap\uut.cpu_I.$procmux$3197_Y[1]_new_inv_
.sym 34321 uut.cpu_I.cpu_state[6]
.sym 34322 uut.cpu_I.cpu_state[5]
.sym 34323 $abc$24495$techmap\uut.cpu_I.$procmux$3209_Y[1]_new_inv_
.sym 34326 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 34327 uut.cpu_I.mem_rdata_q[10]
.sym 34329 $abc$24495$uut.cpu_I.mem_rdata[10]_new_inv_
.sym 34338 uut.cpu_I.mem_rdata_latched[14]
.sym 34339 uut.cpu_I.mem_rdata_latched[12]
.sym 34341 uut.cpu_I.mem_rdata_latched[13]
.sym 34350 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3199.$and$/usr/bin/../share/yosys/techmap.v:434$8481_Y[0]_new_
.sym 34353 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3199.$and$/usr/bin/../share/yosys/techmap.v:434$8482_Y[0]_new_
.sym 34356 uut.cpu_I.mem_rdata_q[8]
.sym 34357 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 34358 $abc$24495$uut.cpu_I.mem_rdata[8]_new_inv_
.sym 34360 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20599
.sym 34361 clk24_$glb_clk
.sym 34363 $abc$24495$uut.cpu_I.mem_rdata[15]_new_inv_
.sym 34364 $abc$24495$new_n3841_
.sym 34365 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7476_Y_new_inv_
.sym 34366 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 34367 uut.cpu_I.decoded_imm_j[19]
.sym 34368 uut.cpu_I.decoded_imm_j[16]
.sym 34369 $abc$24495$new_n2936_
.sym 34370 uut.cpu_I.mem_rdata_latched[14]
.sym 34374 uut.cpu_I.decoded_imm[20]
.sym 34375 uut.ram_do[15]
.sym 34376 uut.cnt[2]
.sym 34377 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 34378 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$and$/usr/bin/../share/yosys/techmap.v:434$7473_Y[3]_new_
.sym 34379 uut.cpu_I.mem_rdata_latched[12]
.sym 34381 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16869
.sym 34382 $abc$24495$uut.cpu_I.mem_rdata[8]_new_inv_
.sym 34384 uut.cpu_I.instr_jal
.sym 34385 $abc$24495$uut.cpu_I.mem_rdata[10]_new_inv_
.sym 34387 $abc$24495$new_n2899_
.sym 34389 $abc$24495$new_n2937_
.sym 34391 uut.mem_wstrb[3]
.sym 34392 $abc$24495$new_n2936_
.sym 34393 uut.cpu_I.pcpi_rs1[1]
.sym 34394 $PACKER_VCC_NET
.sym 34395 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6011_new_inv_
.sym 34396 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 34397 uut.cpu_I.mem_la_wdata[4]
.sym 34404 uut.cpu_I.pcpi_rs1[0]
.sym 34405 uut.cpu_I.mem_wordsize[1]
.sym 34406 $abc$24495$new_n2899_
.sym 34407 $abc$24495$techmap\uut.cpu_I.$logic_and$picorv32.v:375$1088_Y_new_
.sym 34409 uut.cpu_I.pcpi_rs1[1]
.sym 34411 reset
.sym 34412 uut.cpu_I.pcpi_rs1[0]
.sym 34413 $abc$24495$uut.cpu_I.mem_la_write_new_
.sym 34414 $abc$24495$uut.cpu_I.mem_la_wstrb[0]_new_inv_
.sym 34415 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18667
.sym 34417 uut.mem_wstrb[1]
.sym 34418 uut.cpu_I.mem_wordsize[0]
.sym 34419 uut.cpu_I.pcpi_rs1[1]
.sym 34421 $abc$24495$uut.cpu_I.mem_la_wstrb[3]_new_inv_
.sym 34422 $abc$24495$new_n2346_
.sym 34424 uut.mem_wstrb[2]
.sym 34426 uut.mem_wstrb[3]
.sym 34428 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$19301[0]_new_
.sym 34430 $abc$24495$uut.cpu_I.mem_la_wstrb[2]_new_inv_
.sym 34431 $abc$24495$techmap\uut.cpu_I.$and$picorv32.v:571$1165_Y[1]_new_
.sym 34433 $abc$24495$techmap\uut.cpu_I.$logic_and$picorv32.v:375$1088_Y_new_
.sym 34435 uut.mem_wstrb[0]
.sym 34439 $abc$24495$new_n2346_
.sym 34440 reset
.sym 34443 uut.cpu_I.mem_wordsize[1]
.sym 34444 uut.cpu_I.pcpi_rs1[0]
.sym 34445 uut.cpu_I.mem_wordsize[0]
.sym 34446 uut.cpu_I.pcpi_rs1[1]
.sym 34449 uut.cpu_I.pcpi_rs1[0]
.sym 34450 uut.cpu_I.mem_wordsize[1]
.sym 34451 uut.cpu_I.pcpi_rs1[1]
.sym 34452 uut.cpu_I.mem_wordsize[0]
.sym 34455 uut.cpu_I.pcpi_rs1[1]
.sym 34456 $abc$24495$uut.cpu_I.mem_la_write_new_
.sym 34457 uut.cpu_I.pcpi_rs1[0]
.sym 34458 $abc$24495$new_n2899_
.sym 34461 uut.mem_wstrb[2]
.sym 34462 $abc$24495$uut.cpu_I.mem_la_wstrb[2]_new_inv_
.sym 34463 $abc$24495$techmap\uut.cpu_I.$logic_and$picorv32.v:375$1088_Y_new_
.sym 34464 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$19301[0]_new_
.sym 34467 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$19301[0]_new_
.sym 34468 uut.mem_wstrb[1]
.sym 34469 $abc$24495$techmap\uut.cpu_I.$logic_and$picorv32.v:375$1088_Y_new_
.sym 34470 $abc$24495$techmap\uut.cpu_I.$and$picorv32.v:571$1165_Y[1]_new_
.sym 34473 $abc$24495$techmap\uut.cpu_I.$logic_and$picorv32.v:375$1088_Y_new_
.sym 34474 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$19301[0]_new_
.sym 34475 uut.mem_wstrb[3]
.sym 34476 $abc$24495$uut.cpu_I.mem_la_wstrb[3]_new_inv_
.sym 34479 $abc$24495$uut.cpu_I.mem_la_wstrb[0]_new_inv_
.sym 34480 $abc$24495$techmap\uut.cpu_I.$logic_and$picorv32.v:375$1088_Y_new_
.sym 34481 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$19301[0]_new_
.sym 34482 uut.mem_wstrb[0]
.sym 34483 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18667
.sym 34484 clk24_$glb_clk
.sym 34486 uut.cpu_I.decoded_imm[17]
.sym 34488 $abc$24495$new_n2386_
.sym 34489 $abc$24495$techmap\uut.cpu_I.$ternary$picorv32.v:1311$1495_Y[0]
.sym 34490 $abc$24495$new_n2382_
.sym 34491 uut.cpu_I.decoded_imm[19]
.sym 34492 $abc$24495$new_n2384_
.sym 34493 $abc$24495$new_n2388_
.sym 34498 uut.mem_addr[2]
.sym 34499 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 34501 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 34504 $abc$24495$uut.cpu_I.mem_rdata[14]_new_inv_
.sym 34505 gpio_o[15]
.sym 34506 uut.cpu_I.pcpi_rs1[0]
.sym 34507 uut.cpu_I.pcpi_rs1[1]
.sym 34508 uut.mem_wstrb[2]
.sym 34510 $abc$24495$uut.cpu_I.mem_rdata[18]_new_inv_
.sym 34511 uut.cpu_I.mem_rdata_q[20]
.sym 34512 uut.cpu_I.latched_stalu
.sym 34513 uut.cpu_I.decoded_imm[25]
.sym 34514 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$19314
.sym 34515 uut.cpu_I.instr_auipc
.sym 34516 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$12189_new_inv_
.sym 34517 uut.cnt[18]
.sym 34518 uut.cpu_I.instr_lui
.sym 34519 uut.cpu_I.decoded_imm[17]
.sym 34520 $abc$24495$new_n2970_
.sym 34521 uut.ram_do[18]
.sym 34528 uut.cpu_I.mem_rdata_latched[23]
.sym 34530 uut.cpu_I.pcpi_rs1[0]
.sym 34531 uut.cpu_I.mem_rdata_latched[18]
.sym 34535 uut.cpu_I.pcpi_rs1[1]
.sym 34538 uut.cpu_I.mem_rdata_q[18]
.sym 34539 $abc$24495$new_n2346_
.sym 34540 $abc$24495$uut.cpu_I.mem_rdata[1]_new_inv_
.sym 34544 uut.cpu_I.mem_rdata_latched[22]
.sym 34547 $abc$24495$new_n2899_
.sym 34549 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 34554 uut.cpu_I.mem_rdata_latched[17]
.sym 34555 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18667
.sym 34557 $abc$24495$uut.cpu_I.mem_rdata[18]_new_inv_
.sym 34558 uut.cpu_I.mem_rdata_latched[24]
.sym 34561 uut.cpu_I.mem_rdata_latched[23]
.sym 34569 uut.cpu_I.mem_rdata_latched[24]
.sym 34575 uut.cpu_I.mem_rdata_latched[22]
.sym 34581 uut.cpu_I.mem_rdata_latched[18]
.sym 34584 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 34585 $abc$24495$uut.cpu_I.mem_rdata[18]_new_inv_
.sym 34586 uut.cpu_I.mem_rdata_q[18]
.sym 34593 uut.cpu_I.mem_rdata_latched[17]
.sym 34597 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18667
.sym 34599 $abc$24495$new_n2346_
.sym 34602 uut.cpu_I.pcpi_rs1[1]
.sym 34603 $abc$24495$new_n2899_
.sym 34604 uut.cpu_I.pcpi_rs1[0]
.sym 34605 $abc$24495$uut.cpu_I.mem_rdata[1]_new_inv_
.sym 34606 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663_$glb_ce
.sym 34607 clk24_$glb_clk
.sym 34609 $abc$24495$new_n2919_
.sym 34610 $abc$24495$uut.cpu_I.mem_rdata_word[1]_new_
.sym 34611 uut.cpu_I.mem_rdata_latched[21]
.sym 34612 $abc$24495$new_n3839_
.sym 34613 $abc$24495$new_n2969_
.sym 34614 uut.cpu_I.reg_pc[2]
.sym 34615 $abc$24495$uut.cpu_I.mem_rdata[18]_new_inv_
.sym 34616 uut.cpu_I.mem_rdata_latched[20]
.sym 34621 uut.cpu_I.mem_rdata_q[31]
.sym 34622 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 34623 uut.cpu_I.decoded_imm_j[2]
.sym 34624 $abc$24495$techmap\uut.cpu_I.$ternary$picorv32.v:1311$1495_Y[0]
.sym 34625 uut.cpu_I.mem_rdata_latched[16]
.sym 34626 $abc$24495$new_n2388_
.sym 34627 $abc$24495$new_n1972_
.sym 34628 uut.cpu_I.decoded_imm[17]
.sym 34629 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20368
.sym 34630 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 34631 uut.mem_addr[15]
.sym 34632 uut.mem_valid
.sym 34633 $abc$24495$new_n2386_
.sym 34634 uut.cpu_I.decoded_imm_j[2]
.sym 34635 uut.cpu_I.mem_la_wdata[4]
.sym 34636 uut.cpu_I.instr_jal
.sym 34637 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18706
.sym 34639 uut.cpu_I.decoded_imm[19]
.sym 34640 $abc$24495$techmap\uut.cpu_I.$logic_not$picorv32.v:1246$1462_Y_new_inv_
.sym 34641 uut.cpu_I.mem_la_wdata[0]
.sym 34642 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$19314
.sym 34644 uut.cpu_I.mem_rdata_latched[24]
.sym 34651 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 34652 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 34654 uut.cpu_I.instr_auipc
.sym 34657 uut.cpu_I.mem_rdata_q[20]
.sym 34658 uut.cpu_I.mem_la_wdata[0]
.sym 34659 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 34660 uut.cpu_I.instr_lui
.sym 34662 uut.cpu_I.is_compare
.sym 34663 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 34665 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 34666 uut.cpu_I.pcpi_rs1[0]
.sym 34667 $abc$24495$uut.cpu_I.mem_la_write_new_
.sym 34668 uut.cpu_I.decoded_imm[2]
.sym 34669 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 34670 uut.cpu_I.trap
.sym 34671 uut.cpu_I.reg_pc[2]
.sym 34672 $abc$24495$uut.cpu_I.cpuregs_rs2[4]_new_
.sym 34673 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 34674 $abc$24495$uut.cpu_I.cpuregs_rs2[2]_new_
.sym 34675 $abc$24495$uut.cpu_I.cpuregs_rs2[0]_new_
.sym 34679 uut.cpu_I.decoded_imm[4]
.sym 34680 uut.cpu_I.decoded_imm[0]
.sym 34681 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 34684 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 34685 $abc$24495$uut.cpu_I.cpuregs_rs2[0]_new_
.sym 34686 uut.cpu_I.decoded_imm[0]
.sym 34690 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 34691 uut.cpu_I.reg_pc[2]
.sym 34692 uut.cpu_I.decoded_imm[2]
.sym 34695 uut.cpu_I.decoded_imm[2]
.sym 34696 $abc$24495$uut.cpu_I.cpuregs_rs2[2]_new_
.sym 34698 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 34701 uut.cpu_I.mem_la_wdata[0]
.sym 34702 uut.cpu_I.pcpi_rs1[0]
.sym 34703 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 34704 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 34707 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 34708 uut.cpu_I.is_compare
.sym 34709 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 34710 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 34714 uut.cpu_I.decoded_imm[4]
.sym 34715 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 34716 $abc$24495$uut.cpu_I.cpuregs_rs2[4]_new_
.sym 34719 uut.cpu_I.trap
.sym 34720 $abc$24495$uut.cpu_I.mem_la_write_new_
.sym 34725 uut.cpu_I.mem_rdata_q[20]
.sym 34726 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 34727 uut.cpu_I.instr_lui
.sym 34728 uut.cpu_I.instr_auipc
.sym 34729 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 34730 clk24_$glb_clk
.sym 34732 uut.cpu_I.mem_rdata_latched[19]
.sym 34733 uut.cpu_I.decoded_imm[25]
.sym 34734 uut.cpu_I.decoded_imm[28]
.sym 34735 uut.cpu_I.decoded_imm[16]
.sym 34736 $abc$24495$new_n2376_
.sym 34737 $abc$24495$new_n3838_
.sym 34738 $abc$24495$new_n2370_
.sym 34739 $abc$24495$new_n1955_
.sym 34743 key_u$SB_IO_IN
.sym 34744 uut.cpu_I.mem_la_wdata[0]
.sym 34745 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 34746 uut.cpu_I.mem_la_wdata[4]
.sym 34747 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 34748 uut.mem_addr[7]
.sym 34749 uut.cpu_I.mem_rdata_latched[20]
.sym 34750 uut.cpu_I.mem_la_wdata[2]
.sym 34751 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 34752 uut.cpu_I.cpu_state[6]
.sym 34753 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20368
.sym 34754 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 34755 uut.cpu_I.mem_rdata_latched[21]
.sym 34756 uut.cpu_I.pcpi_rs2[13]
.sym 34757 uut.mem_addr[31]
.sym 34758 $abc$24495$uut.cpu_I.cpuregs_rs2[4]_new_
.sym 34759 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 34760 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 34761 uut.cpu_I.pcpi_rs1[0]
.sym 34762 uut.cpu_I.reg_pc[2]
.sym 34763 $auto$alumacc.cc:474:replace_alu$5149.C[3]
.sym 34764 uut.cpu_I.decoded_imm[20]
.sym 34765 uut.cpu_I.mem_rdata_latched[19]
.sym 34766 uut.cpu_I.mem_rdata_q[21]
.sym 34767 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 34773 uut.cpu_I.mem_la_wdata[0]
.sym 34777 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 34778 uut.cpu_I.mem_la_wdata[4]
.sym 34780 $abc$24495$new_n2380_
.sym 34782 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 34783 uut.cpu_I.mem_la_wdata[2]
.sym 34785 uut.cpu_I.instr_auipc
.sym 34786 uut.cpu_I.decoded_imm_j[21]
.sym 34788 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$12189_new_inv_
.sym 34791 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 34792 uut.cpu_I.mem_rdata_q[21]
.sym 34793 uut.cpu_I.decoded_imm_j[3]
.sym 34796 uut.cpu_I.instr_jal
.sym 34799 $abc$24495$new_n2378_
.sym 34800 uut.cpu_I.instr_lui
.sym 34801 uut.cpu_I.pcpi_rs1[2]
.sym 34804 uut.cpu_I.decoded_imm_j[20]
.sym 34806 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 34807 $abc$24495$new_n2380_
.sym 34808 uut.cpu_I.decoded_imm_j[20]
.sym 34809 uut.cpu_I.instr_jal
.sym 34812 uut.cpu_I.pcpi_rs1[2]
.sym 34814 uut.cpu_I.mem_la_wdata[2]
.sym 34818 uut.cpu_I.instr_lui
.sym 34819 uut.cpu_I.mem_rdata_q[21]
.sym 34820 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 34821 uut.cpu_I.instr_auipc
.sym 34824 uut.cpu_I.mem_la_wdata[2]
.sym 34830 uut.cpu_I.decoded_imm_j[21]
.sym 34831 uut.cpu_I.instr_jal
.sym 34832 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 34833 $abc$24495$new_n2378_
.sym 34837 uut.cpu_I.mem_la_wdata[0]
.sym 34842 uut.cpu_I.decoded_imm_j[3]
.sym 34844 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$12189_new_inv_
.sym 34845 uut.cpu_I.instr_jal
.sym 34848 uut.cpu_I.mem_la_wdata[4]
.sym 34852 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19684_$glb_ce
.sym 34853 clk24_$glb_clk
.sym 34854 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 34855 $abc$24495$new_n1952_
.sym 34856 $abc$24495$new_n1992_
.sym 34857 $abc$24495$new_n2954_
.sym 34858 $abc$24495$techmap\uut.cpu_I.$logic_not$picorv32.v:1246$1462_Y_new_inv_
.sym 34859 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9365[0]_new_inv_
.sym 34860 uut.mem_wdata[16]
.sym 34861 $abc$24495$new_n1991_
.sym 34862 $abc$24495$new_n1957_
.sym 34867 $abc$24495$uut.cpu_I.mem_rdata[19]_new_inv_
.sym 34869 uut.cpu_I.decoded_imm[14]
.sym 34870 uut.cpu_I.mem_do_prefetch
.sym 34871 uut.cpu_I.decoded_imm_j[17]
.sym 34872 uut.cpu_I.mem_rdata_q[19]
.sym 34873 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 34875 uut.rom_do[18]
.sym 34877 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 34878 uut.ram_do[19]
.sym 34879 uut.cpu_I.decoded_imm[28]
.sym 34880 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[8]
.sym 34881 uut.cpu_I.decoded_imm[16]
.sym 34882 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[2]
.sym 34883 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[23]
.sym 34884 uut.cpu_I.pcpi_rs1[1]
.sym 34885 uut.cpu_I.decoded_imm[2]
.sym 34886 uut.cpu_I.reg_pc[11]
.sym 34887 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[14]
.sym 34888 uut.cpu_I.decoded_imm[3]
.sym 34889 uut.cpu_I.reg_pc[13]
.sym 34897 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[8]
.sym 34902 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[10]
.sym 34906 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[6]
.sym 34908 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[4]
.sym 34911 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[3]
.sym 34916 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[5]
.sym 34917 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[7]
.sym 34921 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[13]
.sym 34932 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[7]
.sym 34936 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[13]
.sym 34943 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[3]
.sym 34948 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[5]
.sym 34954 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[8]
.sym 34959 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[6]
.sym 34967 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[10]
.sym 34971 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[4]
.sym 34975 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431_$glb_ce
.sym 34976 clk24_$glb_clk
.sym 34977 reset_$glb_sr
.sym 34978 uut.cpu_I.mem_la_wdata[5]
.sym 34979 uut.cpu_I.pcpi_rs2[8]
.sym 34980 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[1]
.sym 34981 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[5]
.sym 34982 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[6]
.sym 34983 uut.cpu_I.mem_la_wdata[1]
.sym 34984 $abc$24495$new_n1979_
.sym 34985 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[3]
.sym 34988 $abc$24495$uut.cpu_I.cpuregs_rs2[18]_new_
.sym 34989 $abc$24495$uut.cpu_I.cpuregs_rs2[23]_new_
.sym 34990 uut.cpu_I.mem_rdata_q[25]
.sym 34991 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 34992 uut.cpu_I.mem_rdata_q[27]
.sym 34993 uut.ram_do[22]
.sym 34994 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[1]_new_
.sym 34995 $abc$24495$new_n1957_
.sym 34996 uut.cpu_I.pcpi_rs1[1]
.sym 34998 $abc$24495$uut.cpu_I.mem_rdata[12]_new_inv_
.sym 34999 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[5]_new_
.sym 35000 uut.cpu_I.mem_rdata_q[26]
.sym 35001 uut.cpu_I.mem_rdata_q[28]
.sym 35002 uut.cpu_I.pcpi_rs1[20]
.sym 35003 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[7]
.sym 35004 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[19]
.sym 35005 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 35006 uut.cpu_I.decoded_imm[25]
.sym 35008 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 35009 uut.cpu_I.decoded_imm[10]
.sym 35010 uut.cpu_I.reg_pc[15]
.sym 35011 uut.cpu_I.pcpi_rs1[16]
.sym 35012 uut.cpu_I.decoded_imm[17]
.sym 35013 uut.cpu_I.reg_pc[4]
.sym 35019 uut.cpu_I.decoded_imm[5]
.sym 35020 uut.cpu_I.decoded_imm[9]
.sym 35022 uut.cpu_I.reg_pc[5]
.sym 35024 uut.cpu_I.reg_pc[6]
.sym 35025 uut.cpu_I.reg_pc[9]
.sym 35026 uut.cpu_I.reg_pc[4]
.sym 35027 uut.cpu_I.reg_pc[7]
.sym 35028 uut.cpu_I.decoded_imm[8]
.sym 35029 uut.cpu_I.reg_pc[3]
.sym 35030 uut.cpu_I.decoded_imm[6]
.sym 35031 uut.cpu_I.reg_pc[8]
.sym 35034 uut.cpu_I.reg_pc[2]
.sym 35037 uut.cpu_I.decoded_imm[7]
.sym 35039 uut.cpu_I.decoded_imm[4]
.sym 35045 uut.cpu_I.decoded_imm[2]
.sym 35048 uut.cpu_I.decoded_imm[3]
.sym 35051 $auto$alumacc.cc:474:replace_alu$5155.C[3]
.sym 35053 uut.cpu_I.decoded_imm[2]
.sym 35054 uut.cpu_I.reg_pc[2]
.sym 35057 $auto$alumacc.cc:474:replace_alu$5155.C[4]
.sym 35059 uut.cpu_I.decoded_imm[3]
.sym 35060 uut.cpu_I.reg_pc[3]
.sym 35061 $auto$alumacc.cc:474:replace_alu$5155.C[3]
.sym 35063 $auto$alumacc.cc:474:replace_alu$5155.C[5]
.sym 35065 uut.cpu_I.reg_pc[4]
.sym 35066 uut.cpu_I.decoded_imm[4]
.sym 35067 $auto$alumacc.cc:474:replace_alu$5155.C[4]
.sym 35069 $auto$alumacc.cc:474:replace_alu$5155.C[6]
.sym 35071 uut.cpu_I.decoded_imm[5]
.sym 35072 uut.cpu_I.reg_pc[5]
.sym 35073 $auto$alumacc.cc:474:replace_alu$5155.C[5]
.sym 35075 $auto$alumacc.cc:474:replace_alu$5155.C[7]
.sym 35077 uut.cpu_I.reg_pc[6]
.sym 35078 uut.cpu_I.decoded_imm[6]
.sym 35079 $auto$alumacc.cc:474:replace_alu$5155.C[6]
.sym 35081 $auto$alumacc.cc:474:replace_alu$5155.C[8]
.sym 35083 uut.cpu_I.decoded_imm[7]
.sym 35084 uut.cpu_I.reg_pc[7]
.sym 35085 $auto$alumacc.cc:474:replace_alu$5155.C[7]
.sym 35087 $auto$alumacc.cc:474:replace_alu$5155.C[9]
.sym 35089 uut.cpu_I.reg_pc[8]
.sym 35090 uut.cpu_I.decoded_imm[8]
.sym 35091 $auto$alumacc.cc:474:replace_alu$5155.C[8]
.sym 35093 $auto$alumacc.cc:474:replace_alu$5155.C[10]
.sym 35095 uut.cpu_I.reg_pc[9]
.sym 35096 uut.cpu_I.decoded_imm[9]
.sym 35097 $auto$alumacc.cc:474:replace_alu$5155.C[9]
.sym 35101 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[16]_new_
.sym 35102 uut.cpu_I.mem_la_wdata[6]
.sym 35103 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[11]
.sym 35104 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[8]
.sym 35105 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[10]
.sym 35106 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[21]_new_
.sym 35107 $abc$24495$new_n1987_
.sym 35108 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[7]
.sym 35109 uut.mem_addr[31]
.sym 35112 $abc$24495$uut.cpu_I.cpuregs_rs2[20]_new_
.sym 35113 uut.cpu_I.decoded_imm[5]
.sym 35114 uut.cpu_I.decoded_imm[9]
.sym 35115 uut.cpu_I.pcpi_rs1[6]
.sym 35116 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[5]
.sym 35117 uut.cpu_I.pcpi_rs1[22]
.sym 35118 uut.cpu_I.decoded_imm[6]
.sym 35119 uut.cpu_I.latched_is_lh
.sym 35120 uut.cpu_I.decoded_imm[11]
.sym 35121 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[5]
.sym 35122 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 35123 uut.cpu_I.latched_is_lb
.sym 35124 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[8]_new_
.sym 35125 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[1]
.sym 35126 uut.cpu_I.pcpi_rs1[21]
.sym 35127 uut.cpu_I.pcpi_rs2[21]
.sym 35128 uut.cpu_I.decoded_imm[24]
.sym 35129 $abc$24495$uut.cpu_I.cpuregs_rs2[6]_new_
.sym 35130 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[6]
.sym 35131 uut.cpu_I.mem_la_wdata[1]
.sym 35132 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[7]
.sym 35133 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[10]
.sym 35134 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[20]
.sym 35135 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[3]
.sym 35136 uut.cpu_I.decoded_imm[19]
.sym 35137 $auto$alumacc.cc:474:replace_alu$5155.C[10]
.sym 35143 uut.cpu_I.decoded_imm[14]
.sym 35144 uut.cpu_I.reg_pc[17]
.sym 35146 uut.cpu_I.decoded_imm[11]
.sym 35151 uut.cpu_I.decoded_imm[12]
.sym 35154 uut.cpu_I.reg_pc[10]
.sym 35156 uut.cpu_I.reg_pc[11]
.sym 35159 uut.cpu_I.reg_pc[12]
.sym 35160 uut.cpu_I.decoded_imm[15]
.sym 35161 uut.cpu_I.reg_pc[13]
.sym 35162 uut.cpu_I.reg_pc[14]
.sym 35163 uut.cpu_I.decoded_imm[16]
.sym 35167 uut.cpu_I.decoded_imm[13]
.sym 35169 uut.cpu_I.decoded_imm[10]
.sym 35170 uut.cpu_I.reg_pc[15]
.sym 35171 uut.cpu_I.reg_pc[16]
.sym 35172 uut.cpu_I.decoded_imm[17]
.sym 35174 $auto$alumacc.cc:474:replace_alu$5155.C[11]
.sym 35176 uut.cpu_I.reg_pc[10]
.sym 35177 uut.cpu_I.decoded_imm[10]
.sym 35178 $auto$alumacc.cc:474:replace_alu$5155.C[10]
.sym 35180 $auto$alumacc.cc:474:replace_alu$5155.C[12]
.sym 35182 uut.cpu_I.decoded_imm[11]
.sym 35183 uut.cpu_I.reg_pc[11]
.sym 35184 $auto$alumacc.cc:474:replace_alu$5155.C[11]
.sym 35186 $auto$alumacc.cc:474:replace_alu$5155.C[13]
.sym 35188 uut.cpu_I.reg_pc[12]
.sym 35189 uut.cpu_I.decoded_imm[12]
.sym 35190 $auto$alumacc.cc:474:replace_alu$5155.C[12]
.sym 35192 $auto$alumacc.cc:474:replace_alu$5155.C[14]
.sym 35194 uut.cpu_I.decoded_imm[13]
.sym 35195 uut.cpu_I.reg_pc[13]
.sym 35196 $auto$alumacc.cc:474:replace_alu$5155.C[13]
.sym 35198 $auto$alumacc.cc:474:replace_alu$5155.C[15]
.sym 35200 uut.cpu_I.decoded_imm[14]
.sym 35201 uut.cpu_I.reg_pc[14]
.sym 35202 $auto$alumacc.cc:474:replace_alu$5155.C[14]
.sym 35204 $auto$alumacc.cc:474:replace_alu$5155.C[16]
.sym 35206 uut.cpu_I.decoded_imm[15]
.sym 35207 uut.cpu_I.reg_pc[15]
.sym 35208 $auto$alumacc.cc:474:replace_alu$5155.C[15]
.sym 35210 $auto$alumacc.cc:474:replace_alu$5155.C[17]
.sym 35212 uut.cpu_I.decoded_imm[16]
.sym 35213 uut.cpu_I.reg_pc[16]
.sym 35214 $auto$alumacc.cc:474:replace_alu$5155.C[16]
.sym 35216 $auto$alumacc.cc:474:replace_alu$5155.C[18]
.sym 35218 uut.cpu_I.reg_pc[17]
.sym 35219 uut.cpu_I.decoded_imm[17]
.sym 35220 $auto$alumacc.cc:474:replace_alu$5155.C[17]
.sym 35224 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[13]
.sym 35225 uut.cpu_I.pcpi_rs2[16]
.sym 35226 uut.cpu_I.mem_la_wdata[7]
.sym 35227 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[12]
.sym 35228 uut.cpu_I.pcpi_rs2[10]
.sym 35229 uut.cpu_I.pcpi_rs2[11]
.sym 35230 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[16]
.sym 35231 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[14]
.sym 35233 uut.mem_addr[5]
.sym 35236 uut.cpu_I.pcpi_rs1[5]
.sym 35237 uut.cpu_I.decoded_imm[12]
.sym 35238 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[15]
.sym 35239 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[8]
.sym 35240 uut.cpu_I.reg_pc[17]
.sym 35241 uut.cpu_I.pcpi_rs1[8]
.sym 35242 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[12]
.sym 35243 uut.cpu_I.decoded_imm_j[20]
.sym 35244 uut.cpu_I.pcpi_rs1[17]
.sym 35245 uut.cpu_I.mem_la_wdata[6]
.sym 35246 uut.mem_addr[12]
.sym 35247 uut.cpu_I.cpu_state[6]
.sym 35248 uut.cpu_I.pcpi_rs2[13]
.sym 35249 uut.cpu_I.reg_pc[19]
.sym 35250 uut.cpu_I.reg_pc[18]
.sym 35251 uut.cpu_I.pcpi_rs2[20]
.sym 35252 uut.cpu_I.pcpi_rs1[1]
.sym 35253 uut.cpu_I.decoded_imm[13]
.sym 35254 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[21]_new_
.sym 35255 uut.cpu_I.reg_pc[24]
.sym 35256 $abc$24495$uut.cpu_I.cpuregs_rs2[8]_new_
.sym 35257 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[13]
.sym 35258 uut.cpu_I.reg_pc[25]
.sym 35259 uut.cpu_I.reg_pc[21]
.sym 35260 $auto$alumacc.cc:474:replace_alu$5155.C[18]
.sym 35267 uut.cpu_I.reg_pc[22]
.sym 35268 uut.cpu_I.reg_pc[18]
.sym 35271 uut.cpu_I.reg_pc[24]
.sym 35272 uut.cpu_I.decoded_imm[22]
.sym 35273 uut.cpu_I.reg_pc[19]
.sym 35274 uut.cpu_I.decoded_imm[18]
.sym 35278 uut.cpu_I.decoded_imm[25]
.sym 35279 uut.cpu_I.decoded_imm[23]
.sym 35281 uut.cpu_I.decoded_imm[20]
.sym 35283 uut.cpu_I.reg_pc[21]
.sym 35284 uut.cpu_I.reg_pc[25]
.sym 35288 uut.cpu_I.decoded_imm[24]
.sym 35289 uut.cpu_I.decoded_imm[21]
.sym 35292 uut.cpu_I.reg_pc[23]
.sym 35293 uut.cpu_I.reg_pc[20]
.sym 35296 uut.cpu_I.decoded_imm[19]
.sym 35297 $auto$alumacc.cc:474:replace_alu$5155.C[19]
.sym 35299 uut.cpu_I.reg_pc[18]
.sym 35300 uut.cpu_I.decoded_imm[18]
.sym 35301 $auto$alumacc.cc:474:replace_alu$5155.C[18]
.sym 35303 $auto$alumacc.cc:474:replace_alu$5155.C[20]
.sym 35305 uut.cpu_I.decoded_imm[19]
.sym 35306 uut.cpu_I.reg_pc[19]
.sym 35307 $auto$alumacc.cc:474:replace_alu$5155.C[19]
.sym 35309 $auto$alumacc.cc:474:replace_alu$5155.C[21]
.sym 35311 uut.cpu_I.reg_pc[20]
.sym 35312 uut.cpu_I.decoded_imm[20]
.sym 35313 $auto$alumacc.cc:474:replace_alu$5155.C[20]
.sym 35315 $auto$alumacc.cc:474:replace_alu$5155.C[22]
.sym 35317 uut.cpu_I.reg_pc[21]
.sym 35318 uut.cpu_I.decoded_imm[21]
.sym 35319 $auto$alumacc.cc:474:replace_alu$5155.C[21]
.sym 35321 $auto$alumacc.cc:474:replace_alu$5155.C[23]
.sym 35323 uut.cpu_I.decoded_imm[22]
.sym 35324 uut.cpu_I.reg_pc[22]
.sym 35325 $auto$alumacc.cc:474:replace_alu$5155.C[22]
.sym 35327 $auto$alumacc.cc:474:replace_alu$5155.C[24]
.sym 35329 uut.cpu_I.reg_pc[23]
.sym 35330 uut.cpu_I.decoded_imm[23]
.sym 35331 $auto$alumacc.cc:474:replace_alu$5155.C[23]
.sym 35333 $auto$alumacc.cc:474:replace_alu$5155.C[25]
.sym 35335 uut.cpu_I.decoded_imm[24]
.sym 35336 uut.cpu_I.reg_pc[24]
.sym 35337 $auto$alumacc.cc:474:replace_alu$5155.C[24]
.sym 35339 $auto$alumacc.cc:474:replace_alu$5155.C[26]
.sym 35341 uut.cpu_I.decoded_imm[25]
.sym 35342 uut.cpu_I.reg_pc[25]
.sym 35343 $auto$alumacc.cc:474:replace_alu$5155.C[25]
.sym 35347 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[7]_new_
.sym 35348 uut.cpu_I.pcpi_rs2[14]
.sym 35349 uut.cpu_I.pcpi_rs2[12]
.sym 35350 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[15]
.sym 35351 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[9]
.sym 35352 $abc$24495$new_n3085_
.sym 35353 uut.cpu_I.pcpi_rs2[13]
.sym 35354 $abc$24495$new_n1995_
.sym 35359 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[18]
.sym 35360 uut.cpu_I.pcpi_rs1[3]
.sym 35361 uut.cpu_I.decoded_imm[7]
.sym 35362 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[12]
.sym 35363 $abc$24495$uut.cpu_I.cpuregs_rs2[7]_new_
.sym 35365 uut.cpu_I.pcpi_rs1[7]
.sym 35366 uut.cpu_I.decoded_imm[11]
.sym 35367 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[5]_new_inv_
.sym 35368 uut.cpu_I.pcpi_rs1[23]
.sym 35369 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[22]
.sym 35370 uut.cpu_I.decoded_imm[18]
.sym 35371 uut.cpu_I.decoded_imm[28]
.sym 35372 uut.cpu_I.pcpi_rs1[7]
.sym 35373 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[22]
.sym 35374 uut.cpu_I.reg_pc[28]
.sym 35375 uut.cpu_I.pcpi_rs2[15]
.sym 35376 uut.cpu_I.reg_pc[26]
.sym 35377 uut.cpu_I.reg_pc[31]
.sym 35378 uut.cpu_I.reg_pc[23]
.sym 35379 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[23]
.sym 35380 uut.cpu_I.pcpi_rs1[1]
.sym 35381 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 35382 uut.cpu_I.pcpi_rs1[30]
.sym 35383 $auto$alumacc.cc:474:replace_alu$5155.C[26]
.sym 35388 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 35389 uut.cpu_I.decoded_imm[28]
.sym 35390 uut.cpu_I.reg_pc[28]
.sym 35391 uut.cpu_I.decoded_imm[27]
.sym 35392 uut.cpu_I.reg_pc[26]
.sym 35393 uut.cpu_I.decoded_imm[31]
.sym 35395 uut.cpu_I.reg_pc[31]
.sym 35397 uut.cpu_I.decoded_imm[15]
.sym 35398 uut.cpu_I.decoded_imm[26]
.sym 35399 uut.cpu_I.decoded_imm[29]
.sym 35400 uut.cpu_I.reg_pc[30]
.sym 35407 $abc$24495$uut.cpu_I.cpuregs_rs2[20]_new_
.sym 35410 uut.cpu_I.reg_pc[27]
.sym 35411 uut.cpu_I.reg_pc[29]
.sym 35415 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 35416 $abc$24495$uut.cpu_I.cpuregs_rs2[15]_new_
.sym 35417 uut.cpu_I.decoded_imm[30]
.sym 35419 uut.cpu_I.decoded_imm[20]
.sym 35420 $auto$alumacc.cc:474:replace_alu$5155.C[27]
.sym 35422 uut.cpu_I.decoded_imm[26]
.sym 35423 uut.cpu_I.reg_pc[26]
.sym 35424 $auto$alumacc.cc:474:replace_alu$5155.C[26]
.sym 35426 $auto$alumacc.cc:474:replace_alu$5155.C[28]
.sym 35428 uut.cpu_I.reg_pc[27]
.sym 35429 uut.cpu_I.decoded_imm[27]
.sym 35430 $auto$alumacc.cc:474:replace_alu$5155.C[27]
.sym 35432 $auto$alumacc.cc:474:replace_alu$5155.C[29]
.sym 35434 uut.cpu_I.decoded_imm[28]
.sym 35435 uut.cpu_I.reg_pc[28]
.sym 35436 $auto$alumacc.cc:474:replace_alu$5155.C[28]
.sym 35438 $auto$alumacc.cc:474:replace_alu$5155.C[30]
.sym 35440 uut.cpu_I.decoded_imm[29]
.sym 35441 uut.cpu_I.reg_pc[29]
.sym 35442 $auto$alumacc.cc:474:replace_alu$5155.C[29]
.sym 35444 $auto$alumacc.cc:474:replace_alu$5155.C[31]
.sym 35446 uut.cpu_I.reg_pc[30]
.sym 35447 uut.cpu_I.decoded_imm[30]
.sym 35448 $auto$alumacc.cc:474:replace_alu$5155.C[30]
.sym 35451 uut.cpu_I.decoded_imm[31]
.sym 35453 uut.cpu_I.reg_pc[31]
.sym 35454 $auto$alumacc.cc:474:replace_alu$5155.C[31]
.sym 35457 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 35458 $abc$24495$uut.cpu_I.cpuregs_rs2[15]_new_
.sym 35459 uut.cpu_I.decoded_imm[15]
.sym 35464 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 35465 $abc$24495$uut.cpu_I.cpuregs_rs2[20]_new_
.sym 35466 uut.cpu_I.decoded_imm[20]
.sym 35467 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 35468 clk24_$glb_clk
.sym 35470 uut.cpu_I.pcpi_rs2[9]
.sym 35471 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[14]_new_
.sym 35472 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[23]
.sym 35473 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[19]
.sym 35474 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[21]
.sym 35475 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[18]
.sym 35476 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[20]
.sym 35477 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[22]
.sym 35479 $abc$24495$new_n3085_
.sym 35482 uut.mem_addr[7]
.sym 35483 uut.cpu_I.pcpi_rs2[13]
.sym 35484 uut.cpu_I.pcpi_rs1[8]
.sym 35485 uut.cpu_I.decoded_imm_j[23]
.sym 35486 uut.cpu_I.reg_pc[22]
.sym 35488 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[22]
.sym 35489 uut.cpu_I.pcpi_rs1[23]
.sym 35490 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[29]
.sym 35491 uut.cpu_I.decoder_trigger
.sym 35492 uut.cpu_I.pcpi_rs1[25]
.sym 35493 uut.cpu_I.pcpi_rs2[12]
.sym 35494 uut.cpu_I.reg_pc[20]
.sym 35495 uut.cpu_I.pcpi_rs1[29]
.sym 35496 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[15]_new_inv_
.sym 35497 uut.cpu_I.reg_pc[29]
.sym 35498 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[26]
.sym 35499 uut.cpu_I.pcpi_rs1[9]
.sym 35500 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 35501 uut.cpu_I.cpuregs_wrdata[7]
.sym 35502 uut.cpu_I.cpuregs_wrdata[9]
.sym 35503 uut.cpu_I.pcpi_rs2[29]
.sym 35504 uut.cpu_I.decoded_imm[17]
.sym 35505 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 35511 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[7]_new_inv_
.sym 35513 uut.cpu_I.pcpi_rs2[12]
.sym 35514 uut.cpu_I.instr_or
.sym 35515 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[8]_new_inv_
.sym 35516 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[1]_new_
.sym 35517 uut.cpu_I.pcpi_rs2[15]
.sym 35518 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[1]_new_
.sym 35519 uut.cpu_I.pcpi_rs2[18]
.sym 35521 uut.cpu_I.pcpi_rs2[29]
.sym 35522 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 35525 uut.cpu_I.instr_ori
.sym 35526 uut.cpu_I.pcpi_rs1[15]
.sym 35527 uut.cpu_I.pcpi_rs1[18]
.sym 35533 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[8]
.sym 35534 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[9]
.sym 35536 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7989_Y[1]_new_
.sym 35537 uut.cpu_I.pcpi_rs1[12]
.sym 35541 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 35542 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[1]_new_inv_
.sym 35545 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 35546 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[8]_new_inv_
.sym 35547 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[9]
.sym 35551 uut.cpu_I.pcpi_rs2[15]
.sym 35553 uut.cpu_I.pcpi_rs1[15]
.sym 35556 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7989_Y[1]_new_
.sym 35557 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[1]_new_
.sym 35558 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[1]_new_inv_
.sym 35559 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[1]_new_
.sym 35562 uut.cpu_I.pcpi_rs2[29]
.sym 35568 uut.cpu_I.pcpi_rs2[12]
.sym 35571 uut.cpu_I.pcpi_rs1[12]
.sym 35574 uut.cpu_I.pcpi_rs2[18]
.sym 35577 uut.cpu_I.pcpi_rs1[18]
.sym 35581 uut.cpu_I.instr_ori
.sym 35583 uut.cpu_I.instr_or
.sym 35586 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 35587 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[7]_new_inv_
.sym 35589 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[8]
.sym 35590 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$21282
.sym 35591 clk24_$glb_clk
.sym 35593 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[26]
.sym 35594 $abc$24495$new_n2002_
.sym 35595 $abc$24495$new_n2006_
.sym 35596 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[25]
.sym 35597 uut.cpu_I.pcpi_rs2[19]
.sym 35598 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[24]
.sym 35599 uut.cpu_I.pcpi_rs2[17]
.sym 35600 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[29]_new_
.sym 35601 uut.cpu_I.decoded_imm_j[3]
.sym 35605 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[7]_new_inv_
.sym 35606 uut.cpu_I.pcpi_rs1[29]
.sym 35607 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[25]
.sym 35608 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[29]
.sym 35609 uut.cpu_I.decoded_imm_j[5]
.sym 35610 uut.cpu_I.pcpi_rs1[14]
.sym 35611 uut.cpu_I.pcpi_rs1[1]
.sym 35612 uut.cpu_I.pcpi_rs2[9]
.sym 35613 uut.cpu_I.decoded_imm[9]
.sym 35614 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[10]
.sym 35615 uut.cpu_I.decoded_imm_j[7]
.sym 35617 uut.cpu_I.decoded_imm[19]
.sym 35618 uut.cpu_I.cpuregs_wrdata[13]
.sym 35619 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 35620 uut.cpu_I.decoded_imm[24]
.sym 35621 $abc$24495$uut.cpu_I.cpuregs_rs2[6]_new_
.sym 35622 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[20]
.sym 35623 uut.cpu_I.pcpi_rs2[21]
.sym 35624 $abc$24495$uut.cpu_I.cpuregs_rs2[22]_new_
.sym 35625 uut.cpu_I.pcpi_rs2[18]
.sym 35626 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 35627 $abc$24495$uut.cpu_I.cpuregs_rs2[12]_new_
.sym 35628 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[13]_new_inv_
.sym 35634 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[6]_new_inv_
.sym 35635 uut.cpu_I.decoded_imm[18]
.sym 35636 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[4]
.sym 35637 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 35638 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[6]
.sym 35639 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[7]
.sym 35640 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[3]_new_inv_
.sym 35642 uut.cpu_I.decoded_imm[21]
.sym 35644 $abc$24495$uut.cpu_I.cpuregs_rs2[29]_new_
.sym 35645 uut.cpu_I.decoded_imm[22]
.sym 35647 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[5]_new_inv_
.sym 35648 $abc$24495$uut.cpu_I.cpuregs_rs2[22]_new_
.sym 35650 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 35652 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 35653 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 35654 $abc$24495$uut.cpu_I.cpuregs_rs2[23]_new_
.sym 35655 $abc$24495$uut.cpu_I.cpuregs_rs2[18]_new_
.sym 35657 uut.cpu_I.decoded_imm[29]
.sym 35660 uut.cpu_I.decoded_imm[23]
.sym 35661 $abc$24495$uut.cpu_I.cpuregs_rs2[21]_new_
.sym 35668 uut.cpu_I.decoded_imm[18]
.sym 35669 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 35670 $abc$24495$uut.cpu_I.cpuregs_rs2[18]_new_
.sym 35673 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[7]
.sym 35674 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[6]_new_inv_
.sym 35675 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 35679 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 35680 uut.cpu_I.decoded_imm[29]
.sym 35682 $abc$24495$uut.cpu_I.cpuregs_rs2[29]_new_
.sym 35685 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 35686 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[5]_new_inv_
.sym 35688 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[6]
.sym 35691 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 35692 uut.cpu_I.decoded_imm[23]
.sym 35693 $abc$24495$uut.cpu_I.cpuregs_rs2[23]_new_
.sym 35698 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[4]
.sym 35699 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 35700 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[3]_new_inv_
.sym 35703 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 35705 uut.cpu_I.decoded_imm[22]
.sym 35706 $abc$24495$uut.cpu_I.cpuregs_rs2[22]_new_
.sym 35709 uut.cpu_I.decoded_imm[21]
.sym 35710 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 35712 $abc$24495$uut.cpu_I.cpuregs_rs2[21]_new_
.sym 35713 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 35714 clk24_$glb_clk
.sym 35716 uut.cpu_I.pcpi_rs2[27]
.sym 35717 uut.cpu_I.pcpi_rs2[24]
.sym 35718 uut.cpu_I.pcpi_rs2[28]
.sym 35719 uut.cpu_I.pcpi_rs2[25]
.sym 35720 uut.cpu_I.pcpi_rs2[31]
.sym 35721 uut.cpu_I.pcpi_rs2[30]
.sym 35722 uut.cpu_I.pcpi_rs2[26]
.sym 35723 $abc$24495$new_n2005_
.sym 35728 uut.cpu_I.pcpi_rs2[18]
.sym 35729 uut.cpu_I.pcpi_rs2[17]
.sym 35730 $abc$24495$uut.cpu_I.cpuregs_rs2[29]_new_
.sym 35731 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[25]
.sym 35733 uut.cpu_I.decoded_imm[22]
.sym 35734 uut.cpu_I.pcpi_rs2[29]
.sym 35735 uut.cpu_I.reg_pc[11]
.sym 35736 uut.cpu_I.pcpi_rs1[5]
.sym 35737 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 35738 uut.cpu_I.pcpi_rs2[23]
.sym 35739 uut.cpu_I.decoded_imm[18]
.sym 35740 $abc$24495$uut.cpu_I.cpuregs_rs2[8]_new_
.sym 35741 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[9]_new_inv_
.sym 35742 uut.cpu_I.reg_pc[18]
.sym 35743 uut.cpu_I.cpuregs_wrdata[19]
.sym 35744 uut.cpu_I.pcpi_rs1[23]
.sym 35745 uut.cpu_I.reg_pc[21]
.sym 35746 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 35747 uut.cpu_I.reg_pc[24]
.sym 35748 uut.cpu_I.reg_pc[19]
.sym 35749 uut.cpu_I.reg_pc[25]
.sym 35750 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 35751 uut.cpu_I.pcpi_rs1[27]
.sym 35757 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[9]_new_inv_
.sym 35758 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[11]
.sym 35759 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[14]_new_inv_
.sym 35760 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[13]
.sym 35761 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[12]_new_inv_
.sym 35762 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[15]
.sym 35764 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[11]_new_inv_
.sym 35765 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[10]
.sym 35767 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[12]
.sym 35768 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[15]_new_inv_
.sym 35769 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[14]
.sym 35770 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[10]_new_inv_
.sym 35771 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[16]
.sym 35774 uut.cpu_I.cpuregs_wrdata[9]
.sym 35786 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 35788 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[13]_new_inv_
.sym 35793 uut.cpu_I.cpuregs_wrdata[9]
.sym 35796 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[11]_new_inv_
.sym 35797 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 35798 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[12]
.sym 35802 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 35804 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[9]_new_inv_
.sym 35805 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[10]
.sym 35809 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[15]_new_inv_
.sym 35810 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[16]
.sym 35811 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 35814 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[10]_new_inv_
.sym 35815 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[11]
.sym 35816 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 35821 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 35822 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[15]
.sym 35823 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[14]_new_inv_
.sym 35826 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 35828 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[12]_new_inv_
.sym 35829 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[13]
.sym 35833 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[13]_new_inv_
.sym 35834 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[14]
.sym 35835 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 35837 clk24_$glb_clk
.sym 35839 $abc$24495$new_n1981_
.sym 35840 $abc$24495$uut.cpu_I.cpuregs_rs2[9]_new_
.sym 35841 uut.cpu_I.reg_pc[19]
.sym 35842 $abc$24495$uut.cpu_I.cpuregs_rs2[14]_new_
.sym 35843 $abc$24495$new_n3088_
.sym 35844 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[28]_new_
.sym 35845 $abc$24495$uut.cpu_I.cpuregs_rs2[8]_new_
.sym 35846 uut.cpu_I.reg_pc[18]
.sym 35851 uut.cpu_I.reg_pc[29]
.sym 35852 uut.cpu_I.pcpi_rs1[29]
.sym 35853 uut.cpu_I.pcpi_rs1[10]
.sym 35854 uut.cpu_I.pcpi_rs2[25]
.sym 35855 $abc$24495$uut.cpu_I.cpuregs_rs2[31]_new_
.sym 35856 $abc$24495$uut.cpu_I.cpuregs_rs2[24]_new_
.sym 35857 $abc$24495$uut.cpu_I.cpuregs_rs2[26]_new_
.sym 35858 uut.cpu_I.pcpi_rs1[16]
.sym 35859 uut.cpu_I.decoded_imm[31]
.sym 35860 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[11]_new_inv_
.sym 35861 uut.cpu_I.pcpi_rs1[18]
.sym 35862 uut.cpu_I.pcpi_rs2[28]
.sym 35863 uut.cpu_I.reg_pc[30]
.sym 35864 $abc$24495$uut.cpu_I.cpuregs_rs2[25]_new_
.sym 35865 uut.cpu_I.reg_pc[23]
.sym 35866 $abc$24495$uut.cpu_I.cpuregs_rs2[17]_new_
.sym 35867 $abc$24495$uut.cpu_I.cpuregs_rs2[27]_new_
.sym 35868 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 35869 $abc$24495$uut.cpu_I.cpuregs_rs2[19]_new_
.sym 35870 uut.cpu_I.reg_pc[28]
.sym 35871 uut.cpu_I.pcpi_rs1[30]
.sym 35872 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 35873 uut.cpu_I.reg_pc[31]
.sym 35874 $abc$24495$uut.cpu_I.cpuregs_rs2[30]_new_
.sym 35881 uut.cpu_I.cpuregs_wrdata[12]
.sym 35883 uut.cpu_I.cpuregs_wrdata[8]
.sym 35885 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[18]_new_inv_
.sym 35887 uut.cpu_I.cpuregs_wrdata[14]
.sym 35888 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[22]_new_inv_
.sym 35889 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[19]
.sym 35890 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[16]_new_inv_
.sym 35891 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 35893 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[23]
.sym 35895 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[6]
.sym 35896 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 35897 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[12]
.sym 35902 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[12]
.sym 35903 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[6]
.sym 35910 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 35911 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[17]
.sym 35913 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 35915 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[17]
.sym 35916 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[16]_new_inv_
.sym 35919 uut.cpu_I.cpuregs_wrdata[12]
.sym 35925 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[6]
.sym 35926 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 35927 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 35928 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[6]
.sym 35931 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[22]_new_inv_
.sym 35932 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[23]
.sym 35934 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 35940 uut.cpu_I.cpuregs_wrdata[8]
.sym 35943 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 35944 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 35945 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[12]
.sym 35946 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[12]
.sym 35952 uut.cpu_I.cpuregs_wrdata[14]
.sym 35955 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[18]_new_inv_
.sym 35956 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 35958 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[19]
.sym 35960 clk24_$glb_clk
.sym 35962 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$8020_Y_new_inv_
.sym 35963 $abc$24495$uut.cpu_I.cpuregs_rs2[19]_new_
.sym 35964 uut.cpu_I.reg_pc[21]
.sym 35965 uut.cpu_I.reg_pc[24]
.sym 35966 uut.cpu_I.reg_pc[25]
.sym 35967 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10412[0]_new_inv_
.sym 35968 uut.cpu_I.reg_pc[30]
.sym 35969 uut.cpu_I.reg_pc[23]
.sym 35975 uut.cpu_I.pcpi_rs1[17]
.sym 35976 uut.cpu_I.pcpi_rs2[22]
.sym 35978 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[16]_new_inv_
.sym 35980 $PACKER_GND_NET
.sym 35981 uut.cpu_I.pcpi_rs1[25]
.sym 35982 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[19]
.sym 35983 uut.cpu_I.pcpi_rs1[19]
.sym 35984 uut.cpu_I.pcpi_rs1[21]
.sym 35985 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 35986 uut.cpu_I.reg_pc[20]
.sym 35989 uut.cpu_I.cpuregs_wrdata[23]
.sym 35994 uut.cpu_I.cpuregs_wrdata[22]
.sym 36003 uut.cpu_I.cpuregs_wrdata[17]
.sym 36009 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[24]_new_inv_
.sym 36010 uut.cpu_I.cpuregs_wrdata[19]
.sym 36011 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[9]
.sym 36013 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[28]
.sym 36016 uut.cpu_I.cpuregs_wrdata[25]
.sym 36018 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[21]_new_inv_
.sym 36020 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[1]
.sym 36021 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[9]
.sym 36022 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 36023 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[22]
.sym 36025 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[1]
.sym 36026 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[25]
.sym 36028 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 36031 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 36032 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[27]_new_inv_
.sym 36036 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[21]_new_inv_
.sym 36037 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 36038 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[22]
.sym 36043 uut.cpu_I.cpuregs_wrdata[17]
.sym 36050 uut.cpu_I.cpuregs_wrdata[25]
.sym 36056 uut.cpu_I.cpuregs_wrdata[19]
.sym 36061 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 36062 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[27]_new_inv_
.sym 36063 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[28]
.sym 36066 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[25]
.sym 36068 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 36069 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[24]_new_inv_
.sym 36072 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[9]
.sym 36073 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[9]
.sym 36074 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 36075 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 36078 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 36079 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 36080 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[1]
.sym 36081 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[1]
.sym 36083 clk24_$glb_clk
.sym 36085 uut.cpu_I.cpuregs_wrdata[18]
.sym 36087 $abc$24495$uut.cpu_I.cpuregs_rs2[28]_new_
.sym 36088 uut.cpu_I.reg_pc[28]
.sym 36089 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 36090 $abc$24495$uut.cpu_I.cpuregs_rs2[30]_new_
.sym 36091 uut.cpu_I.reg_pc[20]
.sym 36092 $abc$24495$uut.cpu_I.cpuregs_rs2[16]_new_
.sym 36097 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 36098 uut.cpu_I.reg_pc[30]
.sym 36100 uut.cpu_I.reg_pc[24]
.sym 36101 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[1]
.sym 36102 uut.cpu_I.reg_pc[23]
.sym 36103 uut.cpu_I.pcpi_rs1[22]
.sym 36104 uut.cpu_I.pcpi_rs1[27]
.sym 36105 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[24]_new_inv_
.sym 36106 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[21]_new_inv_
.sym 36108 uut.cpu_I.reg_pc[21]
.sym 36109 uut.cpu_I.reg_pc[21]
.sym 36110 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 36111 $abc$24495$uut.cpu_I.cpuregs_rs2[22]_new_
.sym 36113 uut.cpu_I.reg_pc[25]
.sym 36114 uut.cpu_I.reg_pc[20]
.sym 36116 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[17]_new_inv_
.sym 36118 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[18]
.sym 36119 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[12]
.sym 36126 uut.cpu_I.cpuregs_wrdata[22]
.sym 36130 uut.cpu_I.cpuregs_wrdata[28]
.sym 36134 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[19]_new_inv_
.sym 36137 uut.cpu_I.cpuregs_wrdata[16]
.sym 36139 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[20]
.sym 36140 uut.cpu_I.cpuregs_wrdata[23]
.sym 36141 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[21]
.sym 36143 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[20]_new_inv_
.sym 36144 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[7]
.sym 36146 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 36149 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[6]
.sym 36151 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[6]
.sym 36152 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 36153 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 36156 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[7]
.sym 36159 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 36160 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[19]_new_inv_
.sym 36161 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[20]
.sym 36166 uut.cpu_I.cpuregs_wrdata[22]
.sym 36171 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 36172 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 36173 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[7]
.sym 36174 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[7]
.sym 36178 uut.cpu_I.cpuregs_wrdata[28]
.sym 36183 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 36184 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[20]_new_inv_
.sym 36185 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[21]
.sym 36189 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 36190 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 36191 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[6]
.sym 36192 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[6]
.sym 36196 uut.cpu_I.cpuregs_wrdata[23]
.sym 36202 uut.cpu_I.cpuregs_wrdata[16]
.sym 36206 clk24_$glb_clk
.sym 36219 key_u$SB_IO_IN
.sym 36221 uut.cpu_I.reg_pc[20]
.sym 36222 uut.cpu_I.reg_pc[17]
.sym 36223 uut.cpu_I.reg_pc[28]
.sym 36224 uut.cpu_I.reg_pc[17]
.sym 36225 uut.cpu_I.pcpi_rs1[24]
.sym 36226 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[23]_new_inv_
.sym 36227 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[10]
.sym 36228 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[20]
.sym 36230 uut.cpu_I.latched_branch
.sym 36235 uut.cpu_I.cpuregs_wrdata[19]
.sym 36236 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[4]
.sym 36238 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 36240 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[5]
.sym 36249 uut.cpu_I.cpuregs_wrdata[20]
.sym 36253 uut.cpu_I.cpuregs_wrdata[21]
.sym 36254 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[4]
.sym 36255 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 36256 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 36257 uut.cpu_I.cpuregs_wrdata[18]
.sym 36260 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[11]
.sym 36261 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[11]
.sym 36263 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[2]
.sym 36264 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 36265 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[4]
.sym 36266 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[5]
.sym 36268 uut.cpu_I.cpuregs_wrdata[27]
.sym 36270 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[5]
.sym 36271 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[2]
.sym 36284 uut.cpu_I.cpuregs_wrdata[20]
.sym 36288 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 36289 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 36290 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[2]
.sym 36291 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[2]
.sym 36294 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 36295 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 36296 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[4]
.sym 36297 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[4]
.sym 36300 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 36301 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 36302 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[11]
.sym 36303 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[11]
.sym 36307 uut.cpu_I.cpuregs_wrdata[27]
.sym 36315 uut.cpu_I.cpuregs_wrdata[21]
.sym 36319 uut.cpu_I.cpuregs_wrdata[18]
.sym 36324 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[5]
.sym 36325 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 36326 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[5]
.sym 36327 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 36329 clk24_$glb_clk
.sym 36343 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[4]
.sym 36358 $abc$24495$uut.cpu_I.cpuregs_rs2[27]_new_
.sym 36467 clk24
.sym 36592 $PACKER_VCC_NET
.sym 36601 $PACKER_GND_NET
.sym 37098 $PACKER_GND_NET
.sym 37205 reset
.sym 37317 key_r$SB_IO_IN
.sym 37359 $PACKER_GND_NET
.sym 37381 $PACKER_GND_NET
.sym 37417 $abc$24495$techmap\uut.uacia.my_tx.$sub$acia_tx.v:58$1714_Y[2]
.sym 37418 $abc$24495$techmap\uut.uacia.my_tx.$sub$acia_tx.v:58$1714_Y[3]
.sym 37419 $abc$24495$techmap\uut.uacia.my_tx.$sub$acia_tx.v:58$1714_Y[4]
.sym 37420 $abc$24495$techmap\uut.uacia.my_tx.$sub$acia_tx.v:58$1714_Y[5]
.sym 37421 $abc$24495$techmap\uut.uacia.my_tx.$sub$acia_tx.v:58$1714_Y[6]
.sym 37422 $abc$24495$techmap\uut.uacia.my_tx.$sub$acia_tx.v:58$1714_Y[7]
.sym 37431 key_r$SB_IO_IN
.sym 37457 uut.uwbb.sbdato_1[7]
.sym 37459 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$23248
.sym 37463 uut.uwbb.sbdato_0[5]
.sym 37465 uut.uwbb.sbdato_1[5]
.sym 37466 uut.uwbb.sbdato_0[7]
.sym 37492 uut.uwbb.sbdato_0[5]
.sym 37493 uut.uwbb.sbdato_1[5]
.sym 37526 uut.uwbb.sbdato_1[7]
.sym 37528 uut.uwbb.sbdato_0[7]
.sym 37536 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$23248
.sym 37537 clk24_$glb_clk
.sym 37538 reset_$glb_sr
.sym 37544 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15496
.sym 37549 uut.uacia.my_tx.tx_rcnt[1]
.sym 37555 key_a$SB_IO_IN
.sym 37556 uut.uwbb.sbdato_1[2]
.sym 37557 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$23248
.sym 37558 uut.uwbb.sbadri[5]
.sym 37559 uut.uwbb.sbadri[0]
.sym 37560 uut.mem_wdata[6]
.sym 37561 uut.uwbb.sbadri[6]
.sym 37563 uut.uwbb.sbadri[7]
.sym 37564 uut.mem_wdata[5]
.sym 37565 uut.uwbb.sbadri[2]
.sym 37566 rx$SB_IO_IN
.sym 37571 uut.cnt[7]
.sym 37580 uut.mem_addr[29]
.sym 37586 uut.uacia.acia_rst
.sym 37589 $PACKER_VCC_NET
.sym 37592 uut.uacia.my_tx.tx_rcnt[0]
.sym 37593 uut.mem_wdata[1]
.sym 37595 $PACKER_VCC_NET
.sym 37599 uut.mem_addr[31]
.sym 37600 uut.mem_addr[28]
.sym 37603 uut.mem_valid
.sym 37608 uut.mem_addr[30]
.sym 37609 uut.mem_addr[28]
.sym 37612 uut.uacia.my_tx.tx_rcnt[0]
.sym 37621 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6652[0]_new_
.sym 37622 uut.cnt[0]
.sym 37624 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6450[0]_new_
.sym 37625 $abc$24495$uut.rom_sel_new_
.sym 37626 uut.wbb_do[7]
.sym 37628 uut.rom_do[0]
.sym 37629 uut.cnt[7]
.sym 37632 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6450[0]_new_
.sym 37637 uut.mem_addr[29]
.sym 37638 uut.mem_addr[28]
.sym 37639 $abc$24495$new_n2400_
.sym 37643 $abc$24495$new_n2443_
.sym 37659 uut.mem_addr[29]
.sym 37660 uut.mem_addr[28]
.sym 37661 $abc$24495$new_n2443_
.sym 37678 uut.mem_addr[29]
.sym 37679 uut.mem_addr[28]
.sym 37680 $abc$24495$new_n2400_
.sym 37683 $abc$24495$uut.rom_sel_new_
.sym 37684 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6450[0]_new_
.sym 37685 uut.rom_do[0]
.sym 37686 uut.cnt[0]
.sym 37695 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6652[0]_new_
.sym 37696 uut.cnt[7]
.sym 37697 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6450[0]_new_
.sym 37698 uut.wbb_do[7]
.sym 37702 uut.uacia.status[1]
.sym 37704 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$22532
.sym 37705 $abc$24495$techmap\uut.uacia.$procmux$1887_Y
.sym 37707 $abc$24495$uut.cpu_I.mem_rdata[3]_new_inv_
.sym 37709 $abc$24495$new_n2443_
.sym 37715 $PACKER_VCC_NET
.sym 37716 uut.cnt[0]
.sym 37718 uut.cnt[6]
.sym 37721 uut.uwbb.sbdato_1[7]
.sym 37722 uut.ram_do[29]
.sym 37723 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15596
.sym 37724 uut.ram_do[30]
.sym 37725 uut.uwbb.sbacko_1
.sym 37728 uut.mem_addr[2]
.sym 37729 $abc$24495$uut.cpu_I.mem_rdata[3]_new_inv_
.sym 37730 uut.ram_do[21]
.sym 37735 uut.uacia.status[1]
.sym 37736 uut.ram_do[20]
.sym 37737 uut.mem_addr[10]
.sym 37743 uut.mem_wstrb[2]
.sym 37745 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18032
.sym 37746 $abc$24495$new_n2400_
.sym 37748 uut.rom_do[1]
.sym 37750 uut.mem_wstrb[0]
.sym 37754 uut.mem_wstrb[1]
.sym 37755 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6450[0]_new_
.sym 37756 $abc$24495$uut.rom_sel_new_
.sym 37759 uut.mem_wdata[1]
.sym 37763 uut.mem_addr[29]
.sym 37764 uut.mem_wstrb[3]
.sym 37766 $abc$24495$new_n2443_
.sym 37768 uut.cnt[0]
.sym 37769 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 37770 uut.cnt[1]
.sym 37773 $abc$24495$techmap\uut.$reduce_or$system.v:157$40_Y
.sym 37774 uut.mem_addr[28]
.sym 37782 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 37784 uut.mem_wstrb[0]
.sym 37785 uut.cnt[0]
.sym 37789 $abc$24495$techmap\uut.$reduce_or$system.v:157$40_Y
.sym 37791 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6450[0]_new_
.sym 37795 uut.cnt[1]
.sym 37796 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 37797 uut.mem_wdata[1]
.sym 37800 uut.mem_addr[29]
.sym 37802 uut.mem_addr[28]
.sym 37803 $abc$24495$new_n2443_
.sym 37806 $abc$24495$new_n2400_
.sym 37807 uut.mem_addr[29]
.sym 37809 uut.mem_addr[28]
.sym 37812 uut.mem_wstrb[2]
.sym 37813 uut.mem_wstrb[3]
.sym 37814 uut.mem_wstrb[1]
.sym 37815 uut.mem_wstrb[0]
.sym 37818 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6450[0]_new_
.sym 37819 uut.cnt[1]
.sym 37820 uut.rom_do[1]
.sym 37821 $abc$24495$uut.rom_sel_new_
.sym 37822 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18032
.sym 37823 clk24_$glb_clk
.sym 37829 $abc$24495$new_n3863_
.sym 37835 uut.mem_addr[9]
.sym 37837 uut.uwbb.sbdato_1[0]
.sym 37838 uut.mem_wdata[29]
.sym 37840 $abc$24495$techmap\uut.uacia.$procmux$1887_Y
.sym 37841 uut.mem_wstrb[2]
.sym 37842 uut.mem_wdata[27]
.sym 37843 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 37844 uut.uacia.tx_busy
.sym 37845 uut.cnt[1]
.sym 37847 uut.uwbb.sbadri[1]
.sym 37848 uut.mem_wdata[11]
.sym 37849 uut.mem_addr[29]
.sym 37850 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 37851 uut.cpu_I.cpu_state[1]
.sym 37853 $abc$24495$new_n2899_
.sym 37855 uut.cpu_I.decoded_rd[4]
.sym 37857 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 37858 reset
.sym 37859 $abc$24495$uut.cpu_I.mem_rdata[9]_new_inv_
.sym 37860 uut.cnt[7]
.sym 37866 uut.cnt[5]
.sym 37867 $abc$24495$uut.cpu_I.mem_rdata[0]_new_inv_
.sym 37869 uut.mem_addr[29]
.sym 37871 $abc$24495$uut.rom_sel_new_
.sym 37872 $abc$24495$new_n2436_
.sym 37874 $abc$24495$uut.gpi_sel_new_
.sym 37875 key_b$SB_IO_IN
.sym 37876 uut.mem_addr[28]
.sym 37879 $abc$24495$uut.ser_sel_new_
.sym 37880 uut.wbb_do[5]
.sym 37881 $abc$24495$new_n2443_
.sym 37883 $abc$24495$uut.cpu_I.mem_rdata[6]_new_inv_
.sym 37884 $abc$24495$new_n2611_
.sym 37886 $abc$24495$new_n3863_
.sym 37887 $abc$24495$new_n3752_
.sym 37888 uut.mem_addr[2]
.sym 37891 uut.rom_do[4]
.sym 37893 $abc$24495$new_n2400_
.sym 37895 $abc$24495$uut.cpu_I.mem_la_wstrb[0]_new_inv_
.sym 37901 $abc$24495$new_n2611_
.sym 37902 uut.mem_addr[29]
.sym 37906 $abc$24495$uut.cpu_I.mem_la_wstrb[0]_new_inv_
.sym 37907 $abc$24495$uut.cpu_I.mem_rdata[0]_new_inv_
.sym 37911 $abc$24495$new_n3863_
.sym 37912 $abc$24495$new_n3752_
.sym 37913 uut.rom_do[4]
.sym 37914 $abc$24495$uut.rom_sel_new_
.sym 37917 uut.mem_addr[29]
.sym 37918 $abc$24495$new_n2436_
.sym 37920 $abc$24495$new_n2400_
.sym 37924 $abc$24495$uut.cpu_I.mem_rdata[6]_new_inv_
.sym 37925 $abc$24495$uut.cpu_I.mem_la_wstrb[0]_new_inv_
.sym 37929 uut.mem_addr[28]
.sym 37930 uut.cnt[5]
.sym 37931 uut.wbb_do[5]
.sym 37932 $abc$24495$new_n2443_
.sym 37937 key_b$SB_IO_IN
.sym 37938 $abc$24495$uut.gpi_sel_new_
.sym 37942 $abc$24495$uut.ser_sel_new_
.sym 37944 uut.mem_addr[2]
.sym 37948 gpio_o[14]
.sym 37949 $abc$24495$new_n3806_
.sym 37950 $abc$24495$new_n2611_
.sym 37951 $abc$24495$uut.cpu_I.mem_rdata[9]_new_inv_
.sym 37952 $abc$24495$new_n3884_
.sym 37953 gpio_o[9]
.sym 37954 gpio_o[12]
.sym 37955 $abc$24495$new_n3775_
.sym 37960 uut.uwbb.sbdati[7]
.sym 37961 uut.ram_do[31]
.sym 37962 uut.uwbb.sbdato_1[6]
.sym 37963 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 37964 key_d$SB_IO_IN
.sym 37965 uut.ram_do[24]
.sym 37966 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19675
.sym 37967 uut.uwbb.sbdati[2]
.sym 37968 $abc$24495$new_n2436_
.sym 37969 uut.mem_wstrb[0]
.sym 37970 uut.cnt[5]
.sym 37971 key_b$SB_IO_IN
.sym 37972 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16869
.sym 37973 $abc$24495$new_n2901_
.sym 37975 uut.mem_wstrb[1]
.sym 37978 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 37981 gpio_o[14]
.sym 37983 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$and$/usr/bin/../share/yosys/techmap.v:434$7473_Y[3]_new_
.sym 37992 uut.cpu_I.decoded_imm[0]
.sym 37995 uut.cpu_I.latched_rd[1]
.sym 37996 $abc$24495$new_n1966_
.sym 37998 $abc$24495$new_n2936_
.sym 38000 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20368
.sym 38001 uut.cpu_I.decoded_rd[1]
.sym 38004 uut.cpu_I.latched_rd[4]
.sym 38006 uut.cpu_I.cpu_state[6]
.sym 38011 uut.cpu_I.cpu_state[1]
.sym 38015 uut.cpu_I.decoded_rd[4]
.sym 38017 $abc$24495$new_n2935_
.sym 38020 $abc$24495$new_n2923_
.sym 38028 $abc$24495$new_n2935_
.sym 38029 $abc$24495$new_n2936_
.sym 38030 uut.cpu_I.cpu_state[6]
.sym 38031 $abc$24495$new_n2923_
.sym 38054 uut.cpu_I.decoded_imm[0]
.sym 38058 uut.cpu_I.latched_rd[1]
.sym 38059 uut.cpu_I.decoded_rd[1]
.sym 38060 uut.cpu_I.cpu_state[1]
.sym 38061 $abc$24495$new_n1966_
.sym 38064 $abc$24495$new_n1966_
.sym 38065 uut.cpu_I.cpu_state[1]
.sym 38066 uut.cpu_I.decoded_rd[4]
.sym 38067 uut.cpu_I.latched_rd[4]
.sym 38068 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20368
.sym 38069 clk24_$glb_clk
.sym 38070 reset_$glb_sr
.sym 38071 $abc$24495$uut.cpu_I.mem_rdata[13]_new_inv_
.sym 38072 uut.cpu_I.reg_out[0]
.sym 38073 $abc$24495$new_n3774_
.sym 38074 $abc$24495$new_n3872_
.sym 38075 $abc$24495$new_n3875_
.sym 38076 uut.cpu_I.mem_rdata_latched[12]
.sym 38077 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16869
.sym 38078 $abc$24495$new_n2923_
.sym 38081 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[14]_new_
.sym 38083 uut.cpu_I.pcpi_rs1[1]
.sym 38084 uut.mem_wdata[5]
.sym 38086 uut.mem_wdata[9]
.sym 38087 uut.mem_wdata[6]
.sym 38088 uut.cpu_I.decoded_imm[0]
.sym 38089 uut.mem_wdata[14]
.sym 38090 uut.ram_do[26]
.sym 38091 uut.ram_do[28]
.sym 38092 $abc$24495$new_n1966_
.sym 38093 uut.ram_do[27]
.sym 38094 $abc$24495$new_n2936_
.sym 38095 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 38096 uut.mem_addr[30]
.sym 38097 uut.mem_addr[31]
.sym 38098 uut.mem_addr[28]
.sym 38099 uut.mem_addr[30]
.sym 38100 uut.cpu_I.instr_lui
.sym 38101 uut.mem_addr[28]
.sym 38102 uut.mem_addr[28]
.sym 38103 uut.mem_valid
.sym 38104 uut.ram_do[14]
.sym 38105 uut.cpu_I.reg_out[2]
.sym 38106 uut.cpu_I.reg_out[0]
.sym 38112 uut.mem_addr[30]
.sym 38113 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7493_Y[2]_new_
.sym 38115 uut.cnt[15]
.sym 38117 uut.ram_do[15]
.sym 38121 uut.cpu_I.mem_wordsize[1]
.sym 38123 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$and$/usr/bin/../share/yosys/techmap.v:434$7473_Y[3]_new_
.sym 38125 uut.cpu_I.pcpi_rs1[2]
.sym 38126 uut.cpu_I.mem_wordsize[0]
.sym 38127 uut.mem_addr[28]
.sym 38130 uut.cpu_I.pcpi_rs1[1]
.sym 38134 uut.cpu_I.mem_rdata_q[13]
.sym 38136 $abc$24495$uut.cpu_I.mem_rdata[13]_new_inv_
.sym 38138 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 38139 uut.cpu_I.cpu_state[4]
.sym 38140 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 38142 $abc$24495$new_n2937_
.sym 38151 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7493_Y[2]_new_
.sym 38152 uut.cpu_I.pcpi_rs1[2]
.sym 38153 $abc$24495$new_n2937_
.sym 38154 uut.cpu_I.cpu_state[4]
.sym 38159 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$and$/usr/bin/../share/yosys/techmap.v:434$7473_Y[3]_new_
.sym 38160 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 38164 uut.cpu_I.mem_wordsize[1]
.sym 38165 uut.cpu_I.mem_wordsize[0]
.sym 38166 uut.cpu_I.pcpi_rs1[1]
.sym 38171 uut.cpu_I.mem_wordsize[1]
.sym 38172 uut.cpu_I.mem_wordsize[0]
.sym 38175 $abc$24495$uut.cpu_I.mem_rdata[13]_new_inv_
.sym 38177 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 38178 uut.cpu_I.mem_rdata_q[13]
.sym 38181 uut.mem_addr[30]
.sym 38182 uut.ram_do[15]
.sym 38183 uut.mem_addr[28]
.sym 38184 uut.cnt[15]
.sym 38192 clk24_$glb_clk
.sym 38193 reset_$glb_sr
.sym 38194 $abc$24495$new_n2901_
.sym 38196 $abc$24495$new_n3874_
.sym 38197 $abc$24495$new_n3796_
.sym 38198 uut.mem_addr[2]
.sym 38199 $abc$24495$new_n3773_
.sym 38200 $abc$24495$uut.cpu_I.mem_rdata[14]_new_inv_
.sym 38201 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[1]_new_inv_
.sym 38204 $abc$24495$new_n2002_
.sym 38206 uut.cnt[14]
.sym 38207 uut.cnt[8]
.sym 38208 $abc$24495$new_n2996_
.sym 38209 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6011_new_inv_
.sym 38211 uut.cnt[15]
.sym 38213 $PACKER_VCC_NET
.sym 38214 uut.ram_do[13]
.sym 38216 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 38218 uut.ram_do[21]
.sym 38219 uut.mem_addr[2]
.sym 38220 uut.cpu_I.decoded_imm_j[16]
.sym 38221 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$and$/usr/bin/../share/yosys/techmap.v:434$7473_Y[3]_new_
.sym 38223 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 38224 uut.ram_do[20]
.sym 38226 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16869
.sym 38227 uut.mem_valid
.sym 38229 uut.cpu_I.cpu_state[6]
.sym 38235 gpio_o[15]
.sym 38236 $abc$24495$uut.cpu_I.mem_rdata[14]_new_inv_
.sym 38242 uut.rom_do[15]
.sym 38244 $abc$24495$new_n3841_
.sym 38245 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7476_Y_new_inv_
.sym 38246 uut.cpu_I.pcpi_rs1[0]
.sym 38247 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 38249 $abc$24495$new_n3842_
.sym 38252 uut.cpu_I.mem_wordsize[1]
.sym 38253 uut.cpu_I.mem_rdata_q[14]
.sym 38255 uut.cpu_I.mem_rdata_latched[19]
.sym 38256 uut.mem_valid
.sym 38257 uut.mem_addr[31]
.sym 38258 uut.cpu_I.pcpi_rs1[1]
.sym 38260 uut.cpu_I.mem_wordsize[1]
.sym 38261 uut.mem_addr[28]
.sym 38263 $abc$24495$uut.cpu_I.mem_rdata[18]_new_inv_
.sym 38264 uut.cpu_I.mem_rdata_latched[16]
.sym 38265 uut.cpu_I.mem_wordsize[0]
.sym 38266 uut.mem_addr[29]
.sym 38268 $abc$24495$new_n3841_
.sym 38269 uut.mem_valid
.sym 38270 uut.mem_addr[31]
.sym 38271 $abc$24495$new_n3842_
.sym 38274 uut.rom_do[15]
.sym 38275 gpio_o[15]
.sym 38276 uut.mem_addr[28]
.sym 38277 uut.mem_addr[29]
.sym 38280 uut.cpu_I.pcpi_rs1[0]
.sym 38281 uut.cpu_I.mem_wordsize[0]
.sym 38282 uut.cpu_I.mem_wordsize[1]
.sym 38283 uut.cpu_I.pcpi_rs1[1]
.sym 38286 uut.cpu_I.mem_wordsize[1]
.sym 38288 uut.cpu_I.mem_wordsize[0]
.sym 38294 uut.cpu_I.mem_rdata_latched[19]
.sym 38301 uut.cpu_I.mem_rdata_latched[16]
.sym 38305 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7476_Y_new_inv_
.sym 38307 $abc$24495$uut.cpu_I.mem_rdata[18]_new_inv_
.sym 38310 $abc$24495$uut.cpu_I.mem_rdata[14]_new_inv_
.sym 38312 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 38313 uut.cpu_I.mem_rdata_q[14]
.sym 38314 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663_$glb_ce
.sym 38315 clk24_$glb_clk
.sym 38317 $abc$24495$uut.cpu_I.next_pc[2]_new_inv_
.sym 38318 uut.cpu_I.alu_out_q[2]
.sym 38319 $abc$24495$new_n3857_
.sym 38320 uut.cpu_I.mem_rdata_q[21]
.sym 38321 uut.cpu_I.mem_rdata_q[31]
.sym 38322 uut.cpu_I.mem_rdata_latched[16]
.sym 38323 $abc$24495$new_n3851_
.sym 38326 $PACKER_VCC_NET
.sym 38327 uut.cpu_I.decoded_imm[25]
.sym 38328 $abc$24495$new_n1981_
.sym 38329 $abc$24495$uut.cpu_I.mem_rdata[15]_new_inv_
.sym 38330 uut.mem_addr[13]
.sym 38331 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18706
.sym 38332 uut.cpu_I.mem_do_prefetch
.sym 38333 uut.cpu_I.latched_stalu
.sym 38334 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20577
.sym 38336 uut.cpu_I.instr_jal
.sym 38337 uut.cpu_I.mem_do_prefetch
.sym 38339 $abc$24495$uut.cpu_I.mem_rdata[24]_new_inv_
.sym 38341 uut.cpu_I.mem_rdata_latched[19]
.sym 38342 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7476_Y_new_inv_
.sym 38343 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 38344 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 38345 $abc$24495$techmap\uut.cpu_I.$procmux$3779_CMP_new_inv_
.sym 38346 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[2]_new_
.sym 38347 $abc$24495$uut.cpu_I.mem_rdata[9]_new_inv_
.sym 38348 uut.cpu_I.decoded_imm_j[16]
.sym 38349 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 38350 uut.rom_do[20]
.sym 38351 uut.cpu_I.mem_rdata_q[13]
.sym 38352 uut.mem_addr[29]
.sym 38358 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 38360 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 38361 uut.cpu_I.mem_rdata_q[16]
.sym 38362 $abc$24495$new_n2382_
.sym 38363 uut.cpu_I.decoded_imm_j[17]
.sym 38364 $abc$24495$new_n2384_
.sym 38368 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 38370 uut.cpu_I.decoded_imm_j[19]
.sym 38371 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 38372 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 38375 uut.cpu_I.instr_lui
.sym 38376 uut.cpu_I.reg_out[0]
.sym 38377 uut.cpu_I.latched_stalu
.sym 38378 uut.cpu_I.instr_auipc
.sym 38381 uut.cpu_I.instr_jal
.sym 38382 uut.cpu_I.mem_rdata_q[17]
.sym 38383 uut.cpu_I.instr_lui
.sym 38384 uut.cpu_I.mem_rdata_q[19]
.sym 38386 uut.cpu_I.alu_out_q[0]
.sym 38388 uut.cpu_I.mem_rdata_q[18]
.sym 38391 $abc$24495$new_n2384_
.sym 38392 uut.cpu_I.decoded_imm_j[17]
.sym 38393 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 38394 uut.cpu_I.instr_jal
.sym 38403 uut.cpu_I.instr_auipc
.sym 38404 uut.cpu_I.mem_rdata_q[16]
.sym 38405 uut.cpu_I.instr_lui
.sym 38406 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 38409 uut.cpu_I.latched_stalu
.sym 38410 uut.cpu_I.reg_out[0]
.sym 38411 uut.cpu_I.alu_out_q[0]
.sym 38415 uut.cpu_I.instr_auipc
.sym 38416 uut.cpu_I.mem_rdata_q[19]
.sym 38417 uut.cpu_I.instr_lui
.sym 38418 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 38421 uut.cpu_I.instr_jal
.sym 38422 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 38423 uut.cpu_I.decoded_imm_j[19]
.sym 38424 $abc$24495$new_n2382_
.sym 38427 uut.cpu_I.instr_auipc
.sym 38428 uut.cpu_I.instr_lui
.sym 38429 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 38430 uut.cpu_I.mem_rdata_q[17]
.sym 38433 uut.cpu_I.mem_rdata_q[18]
.sym 38434 uut.cpu_I.instr_auipc
.sym 38435 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 38436 uut.cpu_I.instr_lui
.sym 38437 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19684_$glb_ce
.sym 38438 clk24_$glb_clk
.sym 38439 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 38440 uut.cpu_I.reg_next_pc[2]
.sym 38442 $abc$24495$new_n3781_
.sym 38443 $abc$24495$new_n3856_
.sym 38444 $abc$24495$uut.cpu_I.mem_rdata[20]_new_inv_
.sym 38445 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11936[0]_new_inv_
.sym 38446 $abc$24495$uut.cpu_I.mem_rdata[21]_new_inv_
.sym 38447 $abc$24495$new_n3850_
.sym 38449 uut.uwbb.moe_0
.sym 38450 uut.uwbb.moe_0
.sym 38451 uut.cpu_I.decoded_imm[28]
.sym 38452 $auto$alumacc.cc:474:replace_alu$5149.C[3]
.sym 38453 $PACKER_VCC_NET
.sym 38454 uut.cpu_I.decoded_imm[19]
.sym 38455 uut.cpu_I.mem_rdata_q[21]
.sym 38456 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 38457 uut.cpu_I.mem_rdata_q[16]
.sym 38458 uut.cpu_I.latched_store
.sym 38459 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20479[0]
.sym 38460 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 38461 uut.mem_valid
.sym 38462 uut.cpu_I.mem_rdata_latched[31]
.sym 38463 uut.cpu_I.instr_sub
.sym 38464 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$and$/usr/bin/../share/yosys/techmap.v:434$7473_Y[3]_new_
.sym 38465 uut.cpu_I.mem_rdata_q[28]
.sym 38466 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[28]_new_
.sym 38467 uut.cpu_I.decoded_imm_j[28]
.sym 38469 uut.cnt[21]
.sym 38470 uut.cpu_I.mem_rdata_q[14]
.sym 38471 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 38472 uut.mem_addr[11]
.sym 38473 uut.cpu_I.instr_auipc
.sym 38474 $abc$24495$uut.cpu_I.mem_rdata_word[1]_new_
.sym 38475 uut.mem_addr[28]
.sym 38482 uut.mem_addr[28]
.sym 38483 $abc$24495$uut.cpu_I.mem_rdata[17]_new_inv_
.sym 38484 uut.cpu_I.mem_rdata_q[21]
.sym 38486 $abc$24495$new_n3838_
.sym 38487 $abc$24495$new_n2970_
.sym 38489 $abc$24495$new_n2919_
.sym 38492 uut.cnt[18]
.sym 38494 uut.cpu_I.mem_rdata_q[20]
.sym 38495 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 38496 uut.ram_do[18]
.sym 38498 uut.cpu_I.pcpi_rs1[0]
.sym 38499 $abc$24495$new_n3781_
.sym 38500 $auto$alumacc.cc:474:replace_alu$5149.C[3]
.sym 38501 $abc$24495$uut.cpu_I.mem_rdata[20]_new_inv_
.sym 38502 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7476_Y_new_inv_
.sym 38503 $abc$24495$uut.cpu_I.mem_rdata[21]_new_inv_
.sym 38504 uut.mem_addr[30]
.sym 38508 $abc$24495$new_n3839_
.sym 38509 uut.mem_valid
.sym 38510 uut.mem_addr[31]
.sym 38512 $abc$24495$new_n3780_
.sym 38514 $abc$24495$uut.cpu_I.mem_rdata[17]_new_inv_
.sym 38515 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7476_Y_new_inv_
.sym 38520 $abc$24495$new_n2919_
.sym 38521 $abc$24495$new_n3781_
.sym 38522 uut.cpu_I.pcpi_rs1[0]
.sym 38523 $abc$24495$new_n3780_
.sym 38527 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 38528 $abc$24495$uut.cpu_I.mem_rdata[21]_new_inv_
.sym 38529 uut.cpu_I.mem_rdata_q[21]
.sym 38532 uut.mem_addr[30]
.sym 38533 uut.ram_do[18]
.sym 38534 uut.mem_addr[28]
.sym 38535 uut.cnt[18]
.sym 38538 $abc$24495$uut.cpu_I.mem_rdata[21]_new_inv_
.sym 38539 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7476_Y_new_inv_
.sym 38540 $abc$24495$new_n2970_
.sym 38544 $auto$alumacc.cc:474:replace_alu$5149.C[3]
.sym 38550 uut.mem_addr[31]
.sym 38551 $abc$24495$new_n3838_
.sym 38552 $abc$24495$new_n3839_
.sym 38553 uut.mem_valid
.sym 38557 $abc$24495$uut.cpu_I.mem_rdata[20]_new_inv_
.sym 38558 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 38559 uut.cpu_I.mem_rdata_q[20]
.sym 38560 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431_$glb_ce
.sym 38561 clk24_$glb_clk
.sym 38562 reset_$glb_sr
.sym 38563 $abc$24495$new_n3048_
.sym 38564 $abc$24495$new_n3833_
.sym 38565 $abc$24495$new_n3832_
.sym 38566 $abc$24495$new_n2332_
.sym 38567 $abc$24495$uut.cpu_I.mem_rdata[19]_new_inv_
.sym 38568 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7493_Y[5]_new_
.sym 38569 uut.cpu_I.decoded_imm_j[14]
.sym 38570 uut.cpu_I.decoded_imm_j[1]
.sym 38573 uut.cpu_I.decoded_imm[16]
.sym 38574 key_r$SB_IO_IN
.sym 38575 uut.cpu_I.latched_is_lh
.sym 38577 $abc$24495$uut.cpu_I.mem_rdata[17]_new_inv_
.sym 38578 uut.cpu_I.mem_la_wdata[4]
.sym 38580 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18234
.sym 38581 uut.cpu_I.pcpi_rs1[1]
.sym 38582 uut.mem_wstrb[3]
.sym 38583 $PACKER_VCC_NET
.sym 38584 uut.cpu_I.latched_is_lb
.sym 38585 uut.cpu_I.decoder_trigger
.sym 38586 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6011_new_inv_
.sym 38587 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 38588 uut.cpu_I.instr_lui
.sym 38590 uut.cpu_I.pcpi_rs2[30]
.sym 38591 uut.cpu_I.instr_sub
.sym 38592 $abc$24495$new_n1952_
.sym 38593 uut.cpu_I.pcpi_rs1[4]
.sym 38594 uut.cpu_I.pcpi_rs1[5]
.sym 38595 uut.mem_valid
.sym 38596 uut.cpu_I.pcpi_rs1[11]
.sym 38597 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[5]_new_
.sym 38604 uut.cpu_I.decoded_imm_j[25]
.sym 38605 uut.cpu_I.instr_lui
.sym 38607 uut.rom_do[18]
.sym 38608 uut.cpu_I.instr_auipc
.sym 38609 $abc$24495$uut.cpu_I.mem_rdata[19]_new_inv_
.sym 38611 uut.cpu_I.instr_jal
.sym 38613 uut.cpu_I.instr_lui
.sym 38614 gpio_o[18]
.sym 38616 $abc$24495$new_n2386_
.sym 38617 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 38618 uut.cpu_I.mem_rdata_q[19]
.sym 38619 uut.cpu_I.instr_jal
.sym 38621 uut.cpu_I.mem_rdata_q[25]
.sym 38622 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 38623 uut.cpu_I.mem_rdata_q[13]
.sym 38624 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 38625 uut.cpu_I.mem_rdata_q[28]
.sym 38626 uut.cpu_I.decoded_imm_j[16]
.sym 38627 uut.cpu_I.decoded_imm_j[28]
.sym 38629 uut.mem_addr[29]
.sym 38630 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 38631 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 38632 $abc$24495$new_n2376_
.sym 38634 $abc$24495$new_n2370_
.sym 38635 uut.mem_addr[28]
.sym 38638 $abc$24495$uut.cpu_I.mem_rdata[19]_new_inv_
.sym 38639 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 38640 uut.cpu_I.mem_rdata_q[19]
.sym 38643 $abc$24495$new_n2376_
.sym 38644 uut.cpu_I.decoded_imm_j[25]
.sym 38645 uut.cpu_I.instr_jal
.sym 38646 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 38649 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 38650 $abc$24495$new_n2370_
.sym 38651 uut.cpu_I.instr_jal
.sym 38652 uut.cpu_I.decoded_imm_j[28]
.sym 38655 $abc$24495$new_n2386_
.sym 38656 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 38657 uut.cpu_I.instr_jal
.sym 38658 uut.cpu_I.decoded_imm_j[16]
.sym 38661 uut.cpu_I.instr_lui
.sym 38662 uut.cpu_I.mem_rdata_q[25]
.sym 38663 uut.cpu_I.instr_auipc
.sym 38664 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 38667 gpio_o[18]
.sym 38668 uut.mem_addr[28]
.sym 38669 uut.rom_do[18]
.sym 38670 uut.mem_addr[29]
.sym 38673 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 38674 uut.cpu_I.instr_lui
.sym 38675 uut.cpu_I.instr_auipc
.sym 38676 uut.cpu_I.mem_rdata_q[28]
.sym 38679 uut.cpu_I.instr_lui
.sym 38680 uut.cpu_I.instr_auipc
.sym 38681 uut.cpu_I.mem_rdata_q[13]
.sym 38682 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 38683 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19684_$glb_ce
.sym 38684 clk24_$glb_clk
.sym 38685 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 38686 $abc$24495$new_n2971_
.sym 38687 $abc$24495$uut.cpu_I.mem_rdata_word[13]_new_inv_
.sym 38688 uut.cpu_I.decoded_imm_j[12]
.sym 38689 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[5]_new_
.sym 38690 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[4]_new_
.sym 38691 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[1]_new_
.sym 38692 $abc$24495$new_n1975_
.sym 38693 $abc$24495$new_n1976_
.sym 38696 $abc$24495$uut.cpu_I.cpuregs_rs2[14]_new_
.sym 38697 uut.cpu_I.pcpi_rs2[31]
.sym 38698 uut.cpu_I.decoded_imm_j[25]
.sym 38699 uut.cnt[18]
.sym 38700 gpio_o[18]
.sym 38701 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[4]_new_inv_
.sym 38703 uut.cpu_I.latched_stalu
.sym 38704 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 38705 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$19314
.sym 38706 uut.cnt[19]
.sym 38707 uut.mem_wdata[19]
.sym 38711 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 38712 uut.cpu_I.reg_pc[9]
.sym 38713 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 38714 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$and$/usr/bin/../share/yosys/techmap.v:434$7473_Y[3]_new_
.sym 38715 uut.cpu_I.mem_la_wdata[5]
.sym 38716 uut.cpu_I.pcpi_rs2[22]
.sym 38717 uut.mem_addr[6]
.sym 38718 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18706
.sym 38719 uut.rom_do[19]
.sym 38720 uut.cpu_I.decoded_imm_j[16]
.sym 38721 uut.cpu_I.cpu_state[6]
.sym 38728 $abc$24495$new_n1992_
.sym 38729 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18706
.sym 38731 uut.cpu_I.mem_rdata_q[28]
.sym 38732 uut.cpu_I.mem_rdata_q[25]
.sym 38733 $abc$24495$new_n1991_
.sym 38734 uut.cpu_I.mem_rdata_q[27]
.sym 38735 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 38736 uut.cpu_I.mem_la_wdata[0]
.sym 38738 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[28]_new_
.sym 38739 uut.cpu_I.pcpi_rs2[13]
.sym 38740 uut.cpu_I.mem_rdata_q[26]
.sym 38741 uut.cpu_I.pcpi_rs1[3]
.sym 38742 uut.cpu_I.mem_rdata_q[14]
.sym 38743 uut.cpu_I.instr_auipc
.sym 38744 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[3]
.sym 38745 uut.cpu_I.cpu_state[6]
.sym 38746 uut.cpu_I.pcpi_rs2[16]
.sym 38747 uut.cpu_I.cpu_state[4]
.sym 38748 uut.cpu_I.instr_lui
.sym 38749 $abc$24495$new_n1975_
.sym 38750 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 38751 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[19]_new_
.sym 38752 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[2]_new_
.sym 38753 $abc$24495$new_n1984_
.sym 38754 uut.cpu_I.mem_rdata_q[12]
.sym 38755 uut.cpu_I.pcpi_rs1[13]
.sym 38756 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[14]_new_
.sym 38757 $abc$24495$new_n2002_
.sym 38758 $abc$24495$new_n1995_
.sym 38760 uut.cpu_I.instr_auipc
.sym 38761 uut.cpu_I.instr_lui
.sym 38762 uut.cpu_I.mem_rdata_q[14]
.sym 38763 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 38766 uut.cpu_I.pcpi_rs1[13]
.sym 38767 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[2]_new_
.sym 38768 uut.cpu_I.pcpi_rs2[13]
.sym 38769 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[14]_new_
.sym 38772 uut.cpu_I.cpu_state[6]
.sym 38773 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[3]
.sym 38774 uut.cpu_I.cpu_state[4]
.sym 38775 uut.cpu_I.pcpi_rs1[3]
.sym 38778 $abc$24495$new_n2002_
.sym 38779 $abc$24495$new_n1975_
.sym 38780 $abc$24495$new_n1984_
.sym 38781 $abc$24495$new_n1991_
.sym 38784 uut.cpu_I.mem_rdata_q[26]
.sym 38785 uut.cpu_I.mem_rdata_q[25]
.sym 38786 uut.cpu_I.mem_rdata_q[28]
.sym 38787 uut.cpu_I.mem_rdata_q[27]
.sym 38790 uut.cpu_I.pcpi_rs2[16]
.sym 38792 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 38793 uut.cpu_I.mem_la_wdata[0]
.sym 38796 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[28]_new_
.sym 38797 $abc$24495$new_n1992_
.sym 38798 $abc$24495$new_n1995_
.sym 38799 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[19]_new_
.sym 38802 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 38803 uut.cpu_I.instr_auipc
.sym 38804 uut.cpu_I.instr_lui
.sym 38805 uut.cpu_I.mem_rdata_q[12]
.sym 38806 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18706
.sym 38807 clk24_$glb_clk
.sym 38809 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[19]_new_
.sym 38810 $abc$24495$new_n1985_
.sym 38811 $abc$24495$new_n1984_
.sym 38812 $abc$24495$new_n1990_
.sym 38813 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[6]_new_
.sym 38814 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[11]_new_
.sym 38815 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[8]_new_
.sym 38816 uut.cpu_I.reg_pc[9]
.sym 38820 $abc$24495$uut.cpu_I.cpuregs_rs2[28]_new_
.sym 38821 uut.cpu_I.mem_la_wdata[1]
.sym 38823 uut.mem_wdata[16]
.sym 38824 uut.mem_addr[12]
.sym 38825 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$19314
.sym 38826 uut.cpu_I.mem_la_wdata[4]
.sym 38827 $abc$24495$new_n2954_
.sym 38828 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18706
.sym 38829 uut.cpu_I.pcpi_rs1[3]
.sym 38830 uut.mem_addr[9]
.sym 38831 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9365[0]_new_inv_
.sym 38832 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[6]
.sym 38833 uut.cpu_I.cpu_state[4]
.sym 38834 uut.cpu_I.pcpi_rs2[17]
.sym 38835 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 38836 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 38837 uut.cpu_I.decoded_imm[6]
.sym 38838 uut.cpu_I.pcpi_rs1[30]
.sym 38839 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[0]
.sym 38840 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[4]
.sym 38841 uut.cpu_I.pcpi_rs1[13]
.sym 38842 uut.cpu_I.pcpi_rs1[10]
.sym 38843 uut.cpu_I.pcpi_rs2[11]
.sym 38844 $abc$24495$new_n1995_
.sym 38850 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[16]_new_
.sym 38851 uut.cpu_I.mem_la_wdata[6]
.sym 38855 uut.cpu_I.mem_la_wdata[1]
.sym 38859 $abc$24495$uut.cpu_I.cpuregs_rs2[8]_new_
.sym 38860 uut.cpu_I.decoded_imm[8]
.sym 38863 uut.cpu_I.decoded_imm[5]
.sym 38866 uut.cpu_I.mem_la_wdata[5]
.sym 38868 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 38869 uut.cpu_I.pcpi_rs1[31]
.sym 38872 uut.cpu_I.mem_la_wdata[3]
.sym 38873 uut.cpu_I.decoded_imm[1]
.sym 38874 $abc$24495$uut.cpu_I.cpuregs_rs2[1]_new_
.sym 38878 uut.cpu_I.pcpi_rs2[31]
.sym 38879 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 38880 $abc$24495$uut.cpu_I.cpuregs_rs2[5]_new_
.sym 38881 $abc$24495$new_n1981_
.sym 38883 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 38884 $abc$24495$uut.cpu_I.cpuregs_rs2[5]_new_
.sym 38885 uut.cpu_I.decoded_imm[5]
.sym 38889 uut.cpu_I.decoded_imm[8]
.sym 38890 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 38892 $abc$24495$uut.cpu_I.cpuregs_rs2[8]_new_
.sym 38898 uut.cpu_I.mem_la_wdata[1]
.sym 38902 uut.cpu_I.mem_la_wdata[5]
.sym 38908 uut.cpu_I.mem_la_wdata[6]
.sym 38913 $abc$24495$uut.cpu_I.cpuregs_rs2[1]_new_
.sym 38914 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 38915 uut.cpu_I.decoded_imm[1]
.sym 38919 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[16]_new_
.sym 38920 uut.cpu_I.pcpi_rs2[31]
.sym 38921 $abc$24495$new_n1981_
.sym 38922 uut.cpu_I.pcpi_rs1[31]
.sym 38928 uut.cpu_I.mem_la_wdata[3]
.sym 38929 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 38930 clk24_$glb_clk
.sym 38933 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[1]
.sym 38934 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[2]
.sym 38935 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[3]
.sym 38936 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[4]
.sym 38937 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[5]
.sym 38938 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[6]
.sym 38939 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[7]
.sym 38944 uut.mem_addr[31]
.sym 38945 $PACKER_VCC_NET
.sym 38946 uut.cpu_I.decoded_imm[13]
.sym 38947 uut.cpu_I.decoded_imm[18]
.sym 38948 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 38949 uut.cpu_I.mem_do_rinst
.sym 38950 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 38951 uut.cpu_I.pcpi_rs1[1]
.sym 38952 uut.cpu_I.pcpi_rs1[0]
.sym 38953 uut.cpu_I.pcpi_rs1[8]
.sym 38954 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 38955 $abc$24495$uut.cpu_I.cpuregs_rs2[8]_new_
.sym 38956 uut.mem_addr[11]
.sym 38957 uut.cpu_I.mem_rdata_q[28]
.sym 38958 uut.cpu_I.pcpi_rs2[26]
.sym 38959 uut.cpu_I.pcpi_rs1[3]
.sym 38960 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[9]
.sym 38961 uut.cpu_I.pcpi_rs2[19]
.sym 38962 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[28]_new_
.sym 38963 uut.cpu_I.pcpi_rs2[16]
.sym 38964 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[16]_new_
.sym 38965 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 38966 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 38967 $abc$24495$uut.cpu_I.cpuregs_rs2[16]_new_
.sym 38973 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 38974 uut.cpu_I.pcpi_rs2[8]
.sym 38975 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 38977 uut.cpu_I.pcpi_rs2[10]
.sym 38978 uut.cpu_I.pcpi_rs2[11]
.sym 38982 uut.cpu_I.pcpi_rs2[16]
.sym 38983 uut.cpu_I.mem_la_wdata[7]
.sym 38985 uut.cpu_I.pcpi_rs1[20]
.sym 38986 uut.cpu_I.pcpi_rs1[16]
.sym 38989 uut.cpu_I.pcpi_rs1[21]
.sym 38994 $abc$24495$uut.cpu_I.cpuregs_rs2[6]_new_
.sym 38996 uut.cpu_I.pcpi_rs2[20]
.sym 38997 uut.cpu_I.decoded_imm[6]
.sym 39000 uut.cpu_I.pcpi_rs2[21]
.sym 39002 uut.cpu_I.pcpi_rs1[10]
.sym 39006 uut.cpu_I.pcpi_rs2[16]
.sym 39008 uut.cpu_I.pcpi_rs1[16]
.sym 39012 $abc$24495$uut.cpu_I.cpuregs_rs2[6]_new_
.sym 39013 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 39014 uut.cpu_I.decoded_imm[6]
.sym 39019 uut.cpu_I.pcpi_rs2[11]
.sym 39024 uut.cpu_I.pcpi_rs2[8]
.sym 39032 uut.cpu_I.pcpi_rs2[10]
.sym 39037 uut.cpu_I.pcpi_rs1[21]
.sym 39039 uut.cpu_I.pcpi_rs2[21]
.sym 39042 uut.cpu_I.pcpi_rs2[10]
.sym 39043 uut.cpu_I.pcpi_rs2[20]
.sym 39044 uut.cpu_I.pcpi_rs1[10]
.sym 39045 uut.cpu_I.pcpi_rs1[20]
.sym 39048 uut.cpu_I.mem_la_wdata[7]
.sym 39052 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 39053 clk24_$glb_clk
.sym 39055 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[8]
.sym 39056 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[9]
.sym 39057 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[10]
.sym 39058 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[11]
.sym 39059 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[12]
.sym 39060 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[13]
.sym 39061 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[14]
.sym 39062 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[15]
.sym 39067 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[8]
.sym 39068 uut.cpu_I.pcpi_rs1[1]
.sym 39069 uut.cpu_I.pcpi_rs2[15]
.sym 39070 uut.mem_addr[11]
.sym 39071 uut.cpu_I.mem_la_wdata[6]
.sym 39072 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[14]
.sym 39073 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[0]_new_inv_
.sym 39074 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[16]
.sym 39075 uut.cpu_I.reg_pc[11]
.sym 39077 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[2]
.sym 39078 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[13]_new_
.sym 39079 uut.cpu_I.pcpi_rs1[17]
.sym 39080 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[11]
.sym 39081 uut.cpu_I.pcpi_rs2[11]
.sym 39083 uut.cpu_I.pcpi_rs1[17]
.sym 39084 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 39086 uut.cpu_I.pcpi_rs2[14]
.sym 39087 $abc$24495$uut.cpu_I.cpuregs_rs2[11]_new_
.sym 39088 uut.cpu_I.instr_sub
.sym 39089 uut.cpu_I.pcpi_rs2[30]
.sym 39090 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[15]
.sym 39097 uut.cpu_I.pcpi_rs2[16]
.sym 39098 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 39102 uut.cpu_I.pcpi_rs2[13]
.sym 39103 uut.cpu_I.decoded_imm[7]
.sym 39104 uut.cpu_I.decoded_imm[11]
.sym 39105 uut.cpu_I.pcpi_rs2[14]
.sym 39106 uut.cpu_I.pcpi_rs2[12]
.sym 39110 uut.cpu_I.decoded_imm[10]
.sym 39111 $abc$24495$uut.cpu_I.cpuregs_rs2[7]_new_
.sym 39113 $abc$24495$uut.cpu_I.cpuregs_rs2[11]_new_
.sym 39117 $abc$24495$uut.cpu_I.cpuregs_rs2[10]_new_
.sym 39125 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 39126 uut.cpu_I.decoded_imm[16]
.sym 39127 $abc$24495$uut.cpu_I.cpuregs_rs2[16]_new_
.sym 39131 uut.cpu_I.pcpi_rs2[13]
.sym 39135 uut.cpu_I.decoded_imm[16]
.sym 39136 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 39138 $abc$24495$uut.cpu_I.cpuregs_rs2[16]_new_
.sym 39141 $abc$24495$uut.cpu_I.cpuregs_rs2[7]_new_
.sym 39143 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 39144 uut.cpu_I.decoded_imm[7]
.sym 39147 uut.cpu_I.pcpi_rs2[12]
.sym 39154 uut.cpu_I.decoded_imm[10]
.sym 39155 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 39156 $abc$24495$uut.cpu_I.cpuregs_rs2[10]_new_
.sym 39159 uut.cpu_I.decoded_imm[11]
.sym 39160 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 39161 $abc$24495$uut.cpu_I.cpuregs_rs2[11]_new_
.sym 39166 uut.cpu_I.pcpi_rs2[16]
.sym 39174 uut.cpu_I.pcpi_rs2[14]
.sym 39175 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 39176 clk24_$glb_clk
.sym 39178 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[16]
.sym 39179 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[17]
.sym 39180 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[18]
.sym 39181 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[19]
.sym 39182 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[20]
.sym 39183 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[21]
.sym 39184 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[22]
.sym 39185 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[23]
.sym 39190 uut.cpu_I.pcpi_rs1[9]
.sym 39191 uut.cpu_I.pcpi_rs2[29]
.sym 39192 uut.cpu_I.pcpi_rs2[11]
.sym 39193 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[25]
.sym 39194 uut.cpu_I.pcpi_rs1[4]
.sym 39195 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[15]_new_inv_
.sym 39196 uut.cpu_I.mem_la_wdata[7]
.sym 39198 uut.cpu_I.decoded_imm[10]
.sym 39199 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[7]
.sym 39200 uut.cpu_I.pcpi_rs2[10]
.sym 39201 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[19]
.sym 39202 uut.cpu_I.reg_pc[12]
.sym 39203 uut.cpu_I.mem_la_wdata[7]
.sym 39204 uut.cpu_I.reg_pc[9]
.sym 39205 uut.cpu_I.pcpi_rs1[24]
.sym 39206 uut.cpu_I.reg_pc[16]
.sym 39207 uut.cpu_I.pcpi_rs2[22]
.sym 39208 uut.cpu_I.mem_la_wdata[5]
.sym 39209 uut.cpu_I.pcpi_rs1[28]
.sym 39210 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[7]_new_
.sym 39211 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 39212 uut.cpu_I.decoded_imm_j[16]
.sym 39213 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[19]
.sym 39219 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[7]_new_
.sym 39221 uut.cpu_I.mem_la_wdata[7]
.sym 39222 $abc$24495$uut.cpu_I.cpuregs_rs2[12]_new_
.sym 39223 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[30]
.sym 39225 uut.cpu_I.pcpi_rs2[15]
.sym 39227 uut.cpu_I.pcpi_rs2[9]
.sym 39228 uut.cpu_I.decoded_imm[13]
.sym 39233 uut.cpu_I.cpu_state[4]
.sym 39235 uut.cpu_I.decoded_imm[12]
.sym 39236 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[3]_new_
.sym 39237 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 39238 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 39240 $abc$24495$uut.cpu_I.cpuregs_rs2[13]_new_
.sym 39241 $abc$24495$uut.cpu_I.cpuregs_rs2[14]_new_
.sym 39243 uut.cpu_I.pcpi_rs1[7]
.sym 39244 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[15]_new_
.sym 39245 uut.cpu_I.pcpi_rs1[30]
.sym 39246 uut.cpu_I.cpu_state[6]
.sym 39247 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[12]_new_
.sym 39249 uut.cpu_I.decoded_imm[14]
.sym 39252 uut.cpu_I.mem_la_wdata[7]
.sym 39253 uut.cpu_I.pcpi_rs1[7]
.sym 39258 uut.cpu_I.decoded_imm[14]
.sym 39260 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 39261 $abc$24495$uut.cpu_I.cpuregs_rs2[14]_new_
.sym 39265 $abc$24495$uut.cpu_I.cpuregs_rs2[12]_new_
.sym 39266 uut.cpu_I.decoded_imm[12]
.sym 39267 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 39273 uut.cpu_I.pcpi_rs2[15]
.sym 39277 uut.cpu_I.pcpi_rs2[9]
.sym 39282 uut.cpu_I.cpu_state[4]
.sym 39283 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[30]
.sym 39284 uut.cpu_I.pcpi_rs1[30]
.sym 39285 uut.cpu_I.cpu_state[6]
.sym 39288 uut.cpu_I.decoded_imm[13]
.sym 39289 $abc$24495$uut.cpu_I.cpuregs_rs2[13]_new_
.sym 39291 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 39294 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[12]_new_
.sym 39295 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[7]_new_
.sym 39296 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[3]_new_
.sym 39297 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[15]_new_
.sym 39298 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 39299 clk24_$glb_clk
.sym 39301 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[24]
.sym 39302 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[25]
.sym 39303 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[26]
.sym 39304 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[27]
.sym 39305 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[28]
.sym 39306 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[29]
.sym 39307 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[30]
.sym 39308 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[31]
.sym 39310 uut.mem_addr[9]
.sym 39313 uut.cpu_I.mem_rdata_q[30]
.sym 39314 uut.cpu_I.pcpi_rs1[19]
.sym 39315 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[13]_new_inv_
.sym 39316 $abc$24495$uut.cpu_I.cpuregs_rs2[12]_new_
.sym 39317 uut.cpu_I.pcpi_rs2[14]
.sym 39318 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[23]
.sym 39319 uut.mem_addr[10]
.sym 39320 uut.cpu_I.pcpi_rs1[12]
.sym 39321 uut.cpu_I.pcpi_rs1[21]
.sym 39322 uut.mem_addr[12]
.sym 39323 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 39324 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[10]
.sym 39325 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[27]
.sym 39326 uut.cpu_I.pcpi_rs2[17]
.sym 39327 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 39328 uut.cpu_I.pcpi_rs1[18]
.sym 39329 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[20]
.sym 39330 uut.cpu_I.pcpi_rs1[11]
.sym 39331 uut.cpu_I.pcpi_rs2[11]
.sym 39332 uut.cpu_I.pcpi_rs1[16]
.sym 39333 uut.cpu_I.cpu_state[4]
.sym 39334 uut.cpu_I.pcpi_rs2[13]
.sym 39335 uut.cpu_I.pcpi_rs1[13]
.sym 39336 $abc$24495$new_n1995_
.sym 39345 uut.cpu_I.decoded_imm[9]
.sym 39346 uut.cpu_I.pcpi_rs2[19]
.sym 39351 uut.cpu_I.pcpi_rs2[14]
.sym 39356 uut.cpu_I.pcpi_rs1[14]
.sym 39358 uut.cpu_I.pcpi_rs2[18]
.sym 39360 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 39362 uut.cpu_I.pcpi_rs2[23]
.sym 39364 $abc$24495$uut.cpu_I.cpuregs_rs2[9]_new_
.sym 39365 uut.cpu_I.pcpi_rs2[20]
.sym 39367 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 39372 uut.cpu_I.pcpi_rs2[22]
.sym 39373 uut.cpu_I.pcpi_rs2[21]
.sym 39375 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 39377 $abc$24495$uut.cpu_I.cpuregs_rs2[9]_new_
.sym 39378 uut.cpu_I.decoded_imm[9]
.sym 39381 uut.cpu_I.pcpi_rs1[14]
.sym 39384 uut.cpu_I.pcpi_rs2[14]
.sym 39387 uut.cpu_I.pcpi_rs2[23]
.sym 39396 uut.cpu_I.pcpi_rs2[19]
.sym 39399 uut.cpu_I.pcpi_rs2[21]
.sym 39408 uut.cpu_I.pcpi_rs2[18]
.sym 39412 uut.cpu_I.pcpi_rs2[20]
.sym 39417 uut.cpu_I.pcpi_rs2[22]
.sym 39421 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 39422 clk24_$glb_clk
.sym 39424 $abc$24495$auto$alumacc.cc:491:replace_alu$5173[31]
.sym 39425 uut.cpu_I.alu_out_q[7]
.sym 39426 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[31]
.sym 39427 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[28]
.sym 39428 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[30]
.sym 39429 $abc$24495$new_n2800_
.sym 39430 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[27]
.sym 39431 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11961[0]_new_inv_
.sym 39436 uut.cpu_I.pcpi_rs2[9]
.sym 39437 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[21]_new_
.sym 39438 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 39440 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[14]_new_
.sym 39441 uut.cpu_I.pcpi_rs1[14]
.sym 39443 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[24]
.sym 39444 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[9]_new_inv_
.sym 39445 uut.cpu_I.pcpi_rs1[25]
.sym 39446 $PACKER_VCC_NET
.sym 39447 uut.cpu_I.pcpi_rs1[27]
.sym 39448 uut.cpu_I.pcpi_rs2[19]
.sym 39449 uut.cpu_I.pcpi_rs2[26]
.sym 39450 $abc$24495$uut.cpu_I.cpuregs_rs2[9]_new_
.sym 39451 uut.cpu_I.decoded_imm[26]
.sym 39452 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[15]
.sym 39453 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 39454 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[31]
.sym 39455 uut.cpu_I.reg_pc[27]
.sym 39456 uut.cpu_I.pcpi_rs2[16]
.sym 39457 $abc$24495$auto$alumacc.cc:491:replace_alu$5173[31]
.sym 39458 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[28]_new_
.sym 39459 $abc$24495$uut.cpu_I.cpuregs_rs2[16]_new_
.sym 39465 $abc$24495$uut.cpu_I.cpuregs_rs2[19]_new_
.sym 39466 uut.cpu_I.pcpi_rs1[9]
.sym 39467 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 39469 uut.cpu_I.pcpi_rs2[23]
.sym 39471 uut.cpu_I.decoded_imm[17]
.sym 39472 $abc$24495$new_n2005_
.sym 39473 uut.cpu_I.pcpi_rs2[9]
.sym 39474 uut.cpu_I.pcpi_rs2[24]
.sym 39475 uut.cpu_I.pcpi_rs2[29]
.sym 39476 uut.cpu_I.pcpi_rs2[25]
.sym 39477 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 39478 uut.cpu_I.pcpi_rs1[29]
.sym 39479 uut.cpu_I.pcpi_rs2[26]
.sym 39480 $abc$24495$uut.cpu_I.cpuregs_rs2[17]_new_
.sym 39481 uut.cpu_I.pcpi_rs1[23]
.sym 39482 uut.cpu_I.decoded_imm[19]
.sym 39483 $abc$24495$new_n2006_
.sym 39486 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[18]_new_
.sym 39496 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[29]_new_
.sym 39501 uut.cpu_I.pcpi_rs2[26]
.sym 39504 $abc$24495$new_n2005_
.sym 39505 $abc$24495$new_n2006_
.sym 39506 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[18]_new_
.sym 39507 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[29]_new_
.sym 39510 uut.cpu_I.pcpi_rs1[23]
.sym 39511 uut.cpu_I.pcpi_rs1[9]
.sym 39512 uut.cpu_I.pcpi_rs2[23]
.sym 39513 uut.cpu_I.pcpi_rs2[9]
.sym 39519 uut.cpu_I.pcpi_rs2[25]
.sym 39523 uut.cpu_I.decoded_imm[19]
.sym 39524 $abc$24495$uut.cpu_I.cpuregs_rs2[19]_new_
.sym 39525 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 39529 uut.cpu_I.pcpi_rs2[24]
.sym 39534 $abc$24495$uut.cpu_I.cpuregs_rs2[17]_new_
.sym 39535 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 39536 uut.cpu_I.decoded_imm[17]
.sym 39542 uut.cpu_I.pcpi_rs2[29]
.sym 39543 uut.cpu_I.pcpi_rs1[29]
.sym 39544 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 39545 clk24_$glb_clk
.sym 39547 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[15]
.sym 39548 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10464[0]_new_inv_
.sym 39549 uut.cpu_I.reg_pc[12]
.sym 39550 $abc$24495$new_n2847_
.sym 39551 $abc$24495$new_n2820_
.sym 39552 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[14]_new_inv_
.sym 39553 uut.cpu_I.reg_pc[15]
.sym 39554 $abc$24495$new_n2827_
.sym 39559 $abc$24495$uut.cpu_I.cpuregs_rs2[19]_new_
.sym 39563 uut.cpu_I.pcpi_rs1[1]
.sym 39564 $PACKER_VCC_NET
.sym 39565 uut.cpu_I.reg_pc[26]
.sym 39566 uut.cpu_I.pcpi_rs2[23]
.sym 39567 uut.cpu_I.pcpi_rs1[7]
.sym 39568 $abc$24495$uut.cpu_I.cpuregs_rs2[17]_new_
.sym 39569 uut.cpu_I.pcpi_rs2[19]
.sym 39571 uut.cpu_I.pcpi_rs2[31]
.sym 39573 uut.cpu_I.pcpi_rs2[30]
.sym 39574 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[3]
.sym 39575 uut.cpu_I.pcpi_rs1[17]
.sym 39576 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[26]
.sym 39579 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 39580 uut.cpu_I.instr_sub
.sym 39581 uut.cpu_I.instr_sub
.sym 39589 $abc$24495$uut.cpu_I.cpuregs_rs2[26]_new_
.sym 39590 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 39591 uut.cpu_I.decoded_imm[31]
.sym 39594 $abc$24495$uut.cpu_I.cpuregs_rs2[24]_new_
.sym 39595 uut.cpu_I.decoded_imm[24]
.sym 39596 uut.cpu_I.pcpi_rs2[27]
.sym 39597 uut.cpu_I.pcpi_rs2[24]
.sym 39598 uut.cpu_I.decoded_imm[30]
.sym 39603 $abc$24495$uut.cpu_I.cpuregs_rs2[31]_new_
.sym 39604 $abc$24495$uut.cpu_I.cpuregs_rs2[27]_new_
.sym 39605 uut.cpu_I.decoded_imm[27]
.sym 39606 uut.cpu_I.pcpi_rs1[27]
.sym 39607 $abc$24495$uut.cpu_I.cpuregs_rs2[28]_new_
.sym 39609 $abc$24495$uut.cpu_I.cpuregs_rs2[25]_new_
.sym 39611 uut.cpu_I.decoded_imm[26]
.sym 39613 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 39614 uut.cpu_I.decoded_imm[25]
.sym 39616 uut.cpu_I.decoded_imm[28]
.sym 39618 uut.cpu_I.pcpi_rs1[24]
.sym 39619 $abc$24495$uut.cpu_I.cpuregs_rs2[30]_new_
.sym 39621 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 39622 uut.cpu_I.decoded_imm[27]
.sym 39623 $abc$24495$uut.cpu_I.cpuregs_rs2[27]_new_
.sym 39627 uut.cpu_I.decoded_imm[24]
.sym 39628 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 39630 $abc$24495$uut.cpu_I.cpuregs_rs2[24]_new_
.sym 39633 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 39634 uut.cpu_I.decoded_imm[28]
.sym 39636 $abc$24495$uut.cpu_I.cpuregs_rs2[28]_new_
.sym 39639 $abc$24495$uut.cpu_I.cpuregs_rs2[25]_new_
.sym 39641 uut.cpu_I.decoded_imm[25]
.sym 39642 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 39645 $abc$24495$uut.cpu_I.cpuregs_rs2[31]_new_
.sym 39647 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 39648 uut.cpu_I.decoded_imm[31]
.sym 39651 uut.cpu_I.decoded_imm[30]
.sym 39652 $abc$24495$uut.cpu_I.cpuregs_rs2[30]_new_
.sym 39654 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 39658 $abc$24495$uut.cpu_I.cpuregs_rs2[26]_new_
.sym 39659 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 39660 uut.cpu_I.decoded_imm[26]
.sym 39663 uut.cpu_I.pcpi_rs2[27]
.sym 39664 uut.cpu_I.pcpi_rs2[24]
.sym 39665 uut.cpu_I.pcpi_rs1[24]
.sym 39666 uut.cpu_I.pcpi_rs1[27]
.sym 39667 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 39668 clk24_$glb_clk
.sym 39670 uut.cpu_I.alu_out_q[15]
.sym 39671 uut.cpu_I.alu_out_q[19]
.sym 39672 $abc$24495$new_n3055_
.sym 39673 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10439[0]_new_inv_
.sym 39674 $abc$24495$new_n2874_
.sym 39675 $abc$24495$new_n2840_
.sym 39676 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10402[0]_new_inv_
.sym 39677 uut.cpu_I.alu_out_q[28]
.sym 39682 uut.cpu_I.pcpi_rs2[27]
.sym 39683 uut.cpu_I.reg_pc[15]
.sym 39684 uut.cpu_I.pcpi_rs2[30]
.sym 39685 uut.cpu_I.decoded_imm_j[24]
.sym 39686 uut.cpu_I.decoded_imm[30]
.sym 39688 uut.cpu_I.latched_stalu
.sym 39689 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[15]
.sym 39690 uut.cpu_I.pcpi_rs1[9]
.sym 39691 uut.cpu_I.reg_next_pc[15]
.sym 39692 $PACKER_VCC_NET
.sym 39693 uut.cpu_I.reg_pc[29]
.sym 39694 uut.cpu_I.reg_pc[12]
.sym 39695 uut.cpu_I.pcpi_rs1[28]
.sym 39697 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[18]
.sym 39698 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[21]
.sym 39699 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 39700 uut.cpu_I.reg_pc[28]
.sym 39701 uut.cpu_I.pcpi_rs2[30]
.sym 39703 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 39704 uut.cpu_I.pcpi_rs1[24]
.sym 39705 uut.cpu_I.pcpi_rs1[28]
.sym 39711 uut.cpu_I.pcpi_rs1[25]
.sym 39712 uut.cpu_I.pcpi_rs1[28]
.sym 39713 uut.cpu_I.pcpi_rs2[28]
.sym 39714 uut.cpu_I.pcpi_rs2[25]
.sym 39715 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[8]
.sym 39716 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[8]
.sym 39717 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 39720 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[9]
.sym 39721 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[18]
.sym 39722 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[19]
.sym 39723 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 39725 uut.cpu_I.pcpi_rs2[26]
.sym 39726 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[31]
.sym 39728 uut.cpu_I.pcpi_rs1[31]
.sym 39729 uut.cpu_I.pcpi_rs1[26]
.sym 39732 uut.cpu_I.cpu_state[4]
.sym 39733 uut.cpu_I.cpu_state[6]
.sym 39734 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[14]
.sym 39735 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[9]
.sym 39736 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[14]
.sym 39744 uut.cpu_I.pcpi_rs1[25]
.sym 39745 uut.cpu_I.pcpi_rs2[26]
.sym 39746 uut.cpu_I.pcpi_rs1[26]
.sym 39747 uut.cpu_I.pcpi_rs2[25]
.sym 39750 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 39751 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[9]
.sym 39752 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[9]
.sym 39753 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 39758 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[19]
.sym 39762 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 39763 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 39764 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[14]
.sym 39765 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[14]
.sym 39768 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[31]
.sym 39769 uut.cpu_I.pcpi_rs1[31]
.sym 39770 uut.cpu_I.cpu_state[6]
.sym 39771 uut.cpu_I.cpu_state[4]
.sym 39776 uut.cpu_I.pcpi_rs1[28]
.sym 39777 uut.cpu_I.pcpi_rs2[28]
.sym 39780 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[8]
.sym 39781 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 39782 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 39783 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[8]
.sym 39788 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[18]
.sym 39790 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431_$glb_ce
.sym 39791 clk24_$glb_clk
.sym 39792 reset_$glb_sr
.sym 39793 uut.cpu_I.alu_out_q[31]
.sym 39794 uut.cpu_I.alu_out_q[30]
.sym 39795 $abc$24495$new_n2880_
.sym 39796 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$8021_Y_new_inv_
.sym 39797 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10417[0]_new_inv_
.sym 39798 $abc$24495$new_n2843_
.sym 39799 $abc$24495$new_n2884_
.sym 39800 $abc$24495$new_n2866_
.sym 39802 $PACKER_VCC_NET
.sym 39805 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[17]_new_inv_
.sym 39806 uut.cpu_I.pcpi_rs2[21]
.sym 39807 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[20]
.sym 39808 uut.cpu_I.pcpi_rs1[20]
.sym 39810 uut.cpu_I.pcpi_rs2[18]
.sym 39812 uut.cpu_I.pcpi_rs1[19]
.sym 39815 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 39816 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[9]
.sym 39817 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[28]
.sym 39818 uut.cpu_I.cpu_state[4]
.sym 39820 uut.cpu_I.latched_store
.sym 39822 uut.cpu_I.cpuregs_wrdata[18]
.sym 39826 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[20]
.sym 39835 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[25]
.sym 39837 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 39838 uut.cpu_I.pcpi_rs1[30]
.sym 39839 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[30]
.sym 39841 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 39842 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[23]
.sym 39843 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 39844 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[3]
.sym 39845 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[3]
.sym 39846 uut.cpu_I.pcpi_rs1[30]
.sym 39847 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 39851 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 39855 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10412[0]_new_inv_
.sym 39858 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[21]
.sym 39861 uut.cpu_I.pcpi_rs2[30]
.sym 39862 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[24]
.sym 39867 uut.cpu_I.pcpi_rs1[30]
.sym 39868 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10412[0]_new_inv_
.sym 39869 uut.cpu_I.pcpi_rs2[30]
.sym 39870 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 39873 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 39874 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 39875 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[3]
.sym 39876 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[3]
.sym 39880 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[21]
.sym 39885 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[24]
.sym 39892 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[25]
.sym 39897 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 39898 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 39899 uut.cpu_I.pcpi_rs1[30]
.sym 39900 uut.cpu_I.pcpi_rs2[30]
.sym 39906 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[30]
.sym 39911 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[23]
.sym 39913 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431_$glb_ce
.sym 39914 clk24_$glb_clk
.sym 39915 reset_$glb_sr
.sym 39919 uut.cpu_I.reg_pc[31]
.sym 39928 uut.cpu_I.latched_rd[0]
.sym 39930 uut.cpu_I.pcpi_rs1[30]
.sym 39932 $PACKER_VCC_NET
.sym 39933 uut.cpu_I.pcpi_rs1[25]
.sym 39934 uut.cpu_I.pcpi_rs1[27]
.sym 39935 uut.cpu_I.pcpi_rs1[23]
.sym 39936 $PACKER_VCC_NET
.sym 39937 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 39938 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[23]
.sym 39939 uut.cpu_I.pcpi_rs1[17]
.sym 39946 $abc$24495$uut.cpu_I.cpuregs_rs2[16]_new_
.sym 39948 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[24]
.sym 39957 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 39960 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[12]
.sym 39961 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 39962 uut.cpu_I.latched_branch
.sym 39968 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[20]
.sym 39969 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 39972 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[0]
.sym 39973 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[14]
.sym 39976 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[14]
.sym 39977 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[28]
.sym 39979 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[17]_new_inv_
.sym 39980 uut.cpu_I.latched_store
.sym 39981 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[18]
.sym 39983 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 39984 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[12]
.sym 39987 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[0]
.sym 39990 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[17]_new_inv_
.sym 39991 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[18]
.sym 39993 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 40002 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[12]
.sym 40003 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 40004 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 40005 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[12]
.sym 40009 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[28]
.sym 40015 uut.cpu_I.latched_branch
.sym 40017 uut.cpu_I.latched_store
.sym 40020 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[14]
.sym 40021 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 40022 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 40023 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[14]
.sym 40028 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[20]
.sym 40032 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[0]
.sym 40033 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[0]
.sym 40034 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 40035 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 40036 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431_$glb_ce
.sym 40037 clk24_$glb_clk
.sym 40038 reset_$glb_sr
.sym 40050 key_r$SB_IO_IN
.sym 40051 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 40052 $PACKER_VCC_NET
.sym 40054 uut.cpu_I.reg_pc[31]
.sym 40062 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[31]
.sym 40066 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[3]
.sym 40427 uut.cpu_I.latched_rd[0]
.sym 41190 $PACKER_GND_NET
.sym 41212 $PACKER_GND_NET
.sym 41246 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10153[1]_new_inv_
.sym 41247 uut.uacia.my_tx.tx_rcnt[7]
.sym 41248 uut.uacia.my_tx.tx_rcnt[5]
.sym 41249 uut.uacia.my_tx.tx_rcnt[6]
.sym 41250 uut.uacia.my_tx.tx_rcnt[2]
.sym 41251 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10153[0]_new_inv_
.sym 41252 uut.uacia.my_tx.tx_rcnt[4]
.sym 41253 uut.uacia.my_tx.tx_rcnt[3]
.sym 41260 $abc$24495$uut.cpu_I.mem_rdata[3]_new_inv_
.sym 41268 uut.cpu_I.mem_rdata_latched[12]
.sym 41270 uut.cpu_I.mem_rdata_q[31]
.sym 41290 uut.uacia.my_tx.tx_rcnt[0]
.sym 41302 uut.uacia.my_tx.tx_rcnt[1]
.sym 41305 uut.uacia.my_tx.tx_rcnt[7]
.sym 41306 $PACKER_VCC_NET
.sym 41308 uut.uacia.my_tx.tx_rcnt[2]
.sym 41309 $PACKER_VCC_NET
.sym 41310 uut.uacia.my_tx.tx_rcnt[4]
.sym 41314 uut.uacia.my_tx.tx_rcnt[5]
.sym 41315 uut.uacia.my_tx.tx_rcnt[6]
.sym 41319 uut.uacia.my_tx.tx_rcnt[3]
.sym 41320 $nextpnr_ICESTORM_LC_13$O
.sym 41323 uut.uacia.my_tx.tx_rcnt[0]
.sym 41326 $auto$alumacc.cc:474:replace_alu$5199.C[2]
.sym 41328 $PACKER_VCC_NET
.sym 41329 uut.uacia.my_tx.tx_rcnt[1]
.sym 41332 $auto$alumacc.cc:474:replace_alu$5199.C[3]
.sym 41334 $PACKER_VCC_NET
.sym 41335 uut.uacia.my_tx.tx_rcnt[2]
.sym 41336 $auto$alumacc.cc:474:replace_alu$5199.C[2]
.sym 41338 $auto$alumacc.cc:474:replace_alu$5199.C[4]
.sym 41340 uut.uacia.my_tx.tx_rcnt[3]
.sym 41341 $PACKER_VCC_NET
.sym 41342 $auto$alumacc.cc:474:replace_alu$5199.C[3]
.sym 41344 $auto$alumacc.cc:474:replace_alu$5199.C[5]
.sym 41346 $PACKER_VCC_NET
.sym 41347 uut.uacia.my_tx.tx_rcnt[4]
.sym 41348 $auto$alumacc.cc:474:replace_alu$5199.C[4]
.sym 41350 $auto$alumacc.cc:474:replace_alu$5199.C[6]
.sym 41352 $PACKER_VCC_NET
.sym 41353 uut.uacia.my_tx.tx_rcnt[5]
.sym 41354 $auto$alumacc.cc:474:replace_alu$5199.C[5]
.sym 41356 $auto$alumacc.cc:474:replace_alu$5199.C[7]
.sym 41358 $PACKER_VCC_NET
.sym 41359 uut.uacia.my_tx.tx_rcnt[6]
.sym 41360 $auto$alumacc.cc:474:replace_alu$5199.C[6]
.sym 41364 $PACKER_VCC_NET
.sym 41365 uut.uacia.my_tx.tx_rcnt[7]
.sym 41366 $auto$alumacc.cc:474:replace_alu$5199.C[7]
.sym 41374 uut.wbb_do[4]
.sym 41376 $abc$24495$new_n2408_
.sym 41377 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$15458
.sym 41378 uut.wbb_do[3]
.sym 41381 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15484[2]_new_
.sym 41386 uut.mem_wdata[1]
.sym 41390 uut.uacia.my_tx.tx_rcnt[0]
.sym 41396 $PACKER_VCC_NET
.sym 41415 uut.uacia.acia_rst
.sym 41416 uut.uwbb.sbdato_1[4]
.sym 41418 uut.mem_wstrb[0]
.sym 41422 uut.uwbb.sbdato_1[3]
.sym 41423 $PACKER_GND_NET
.sym 41429 uut.wbb_do[3]
.sym 41453 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15496
.sym 41454 $abc$24495$techmap\uut.uacia.$procmux$1887_Y
.sym 41455 uut.uacia.tx_busy
.sym 41461 uut.uacia.my_tx.tx_rcnt[0]
.sym 41465 uut.uacia.my_tx.tx_rcnt[1]
.sym 41466 uut.uacia.acia_rst
.sym 41469 $abc$24495$new_n2408_
.sym 41490 $abc$24495$techmap\uut.uacia.$procmux$1887_Y
.sym 41491 uut.uacia.acia_rst
.sym 41492 uut.uacia.my_tx.tx_rcnt[0]
.sym 41493 uut.uacia.tx_busy
.sym 41521 uut.uacia.my_tx.tx_rcnt[1]
.sym 41522 $abc$24495$new_n2408_
.sym 41530 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15496
.sym 41531 clk24_$glb_clk
.sym 41532 uut.uacia.acia_rst_$glb_sr
.sym 41536 uut.uacia.prev_tx_busy
.sym 41544 $abc$24495$uut.cpu_I.mem_rdata[13]_new_inv_
.sym 41545 uut.cpu_I.decoded_rd[0]
.sym 41548 uut.uacia.acia_rst
.sym 41549 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15496
.sym 41550 uut.mem_wdata[10]
.sym 41551 uut.uacia.tx_busy
.sym 41556 uut.mem_wdata[13]
.sym 41558 uut.ram_do[17]
.sym 41559 uut.cpu_I.mem_rdata_q[7]
.sym 41562 $abc$24495$new_n3883_
.sym 41563 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17583
.sym 41564 uut.ram_do[23]
.sym 41566 uut.cpu_I.mem_rdata_latched[20]
.sym 41568 uut.mem_wdata[2]
.sym 41575 uut.mem_valid
.sym 41580 uut.mem_addr[31]
.sym 41582 uut.uacia.tx_busy
.sym 41585 uut.mem_wstrb[0]
.sym 41588 uut.mem_addr[30]
.sym 41590 uut.ram_do[3]
.sym 41592 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$22532
.sym 41593 uut.uacia.prev_tx_busy
.sym 41594 uut.ram_sel
.sym 41595 $abc$24495$new_n3866_
.sym 41597 $abc$24495$new_n3761_
.sym 41601 $abc$24495$techmap\uut.uacia.$procmux$1887_Y
.sym 41603 reset
.sym 41605 $abc$24495$techmap\uut.uacia.$and$acia.v:105$989_Y_new_
.sym 41609 $abc$24495$techmap\uut.uacia.$procmux$1887_Y
.sym 41619 $abc$24495$techmap\uut.uacia.$procmux$1887_Y
.sym 41620 uut.uacia.prev_tx_busy
.sym 41621 reset
.sym 41622 uut.uacia.tx_busy
.sym 41626 $abc$24495$techmap\uut.uacia.$and$acia.v:105$989_Y_new_
.sym 41628 uut.mem_wstrb[0]
.sym 41637 $abc$24495$new_n3866_
.sym 41638 uut.ram_do[3]
.sym 41639 $abc$24495$new_n3761_
.sym 41640 uut.ram_sel
.sym 41649 uut.mem_addr[30]
.sym 41651 uut.mem_valid
.sym 41652 uut.mem_addr[31]
.sym 41653 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$22532
.sym 41654 clk24_$glb_clk
.sym 41655 reset_$glb_sr
.sym 41657 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17583
.sym 41658 uut.cpu_I.decoded_imm_j[13]
.sym 41659 $abc$24495$new_n3865_
.sym 41660 uut.cpu_I.decoded_imm_j[11]
.sym 41661 $abc$24495$new_n3866_
.sym 41662 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19675
.sym 41663 $abc$24495$new_n3862_
.sym 41667 uut.mem_addr[10]
.sym 41671 $PACKER_VCC_NET
.sym 41673 uut.mem_wdata[1]
.sym 41675 $PACKER_VCC_NET
.sym 41679 uut.mem_wdata[1]
.sym 41680 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18090
.sym 41683 uut.cnt[12]
.sym 41685 $abc$24495$uut.cpu_I.mem_rdata[11]_new_inv_
.sym 41687 $abc$24495$new_n3806_
.sym 41689 uut.cpu_I.mem_rdata_latched[13]
.sym 41691 $abc$24495$uut.cpu_I.mem_rdata[9]_new_inv_
.sym 41699 $abc$24495$new_n2611_
.sym 41704 key_d$SB_IO_IN
.sym 41720 $abc$24495$new_n3862_
.sym 41724 uut.mem_addr[29]
.sym 41754 $abc$24495$new_n2611_
.sym 41755 $abc$24495$new_n3862_
.sym 41756 uut.mem_addr[29]
.sym 41757 key_d$SB_IO_IN
.sym 41779 $abc$24495$new_n3868_
.sym 41781 $abc$24495$new_n3883_
.sym 41782 uut.cnt[9]
.sym 41783 $abc$24495$uut.cpu_I.mem_rdata[12]_new_inv_
.sym 41784 $abc$24495$new_n3869_
.sym 41785 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18090
.sym 41786 $abc$24495$new_n1959_
.sym 41789 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[2]
.sym 41791 uut.tone_div[24]
.sym 41792 uut.mem_valid
.sym 41793 uut.tone_div[28]
.sym 41794 uut.mem_addr[28]
.sym 41795 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 41796 uut.uwbb.sbadri[4]
.sym 41798 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18005
.sym 41799 uut.mem_addr[30]
.sym 41801 $abc$24495$uut.spk_sel_new_
.sym 41805 uut.mem_wstrb[0]
.sym 41808 $PACKER_GND_NET
.sym 41809 uut.mem_wdata[13]
.sym 41811 $abc$24495$uut.cpu_I.mem_rdata[11]_new_inv_
.sym 41814 reset
.sym 41820 uut.mem_wdata[12]
.sym 41821 uut.mem_valid
.sym 41822 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16869
.sym 41823 uut.mem_wdata[14]
.sym 41824 $abc$24495$new_n3884_
.sym 41825 uut.cpu_I.pcpi_rs1[1]
.sym 41826 uut.cpu_I.pcpi_rs1[0]
.sym 41828 $abc$24495$new_n2899_
.sym 41829 uut.mem_valid
.sym 41831 uut.cpu_I.cpu_state[6]
.sym 41832 $abc$24495$new_n3883_
.sym 41833 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[0]
.sym 41834 uut.mem_wdata[9]
.sym 41836 uut.mem_addr[30]
.sym 41837 $abc$24495$new_n2897_
.sym 41838 $abc$24495$uut.cpu_I.mem_rdata[4]_new_inv_
.sym 41839 uut.mem_addr[28]
.sym 41842 uut.mem_addr[31]
.sym 41843 uut.mem_addr[31]
.sym 41844 $abc$24495$new_n2901_
.sym 41846 uut.mem_addr[28]
.sym 41847 uut.cnt[9]
.sym 41850 uut.ram_do[9]
.sym 41856 uut.mem_wdata[14]
.sym 41859 uut.cpu_I.pcpi_rs1[1]
.sym 41860 uut.cpu_I.pcpi_rs1[0]
.sym 41861 $abc$24495$new_n2899_
.sym 41862 $abc$24495$uut.cpu_I.mem_rdata[4]_new_inv_
.sym 41865 uut.mem_valid
.sym 41866 uut.mem_addr[31]
.sym 41867 uut.mem_addr[30]
.sym 41868 uut.mem_addr[28]
.sym 41871 uut.mem_valid
.sym 41872 $abc$24495$new_n3884_
.sym 41873 $abc$24495$new_n3883_
.sym 41874 uut.mem_addr[31]
.sym 41877 uut.cnt[9]
.sym 41878 uut.mem_addr[28]
.sym 41879 uut.mem_addr[30]
.sym 41880 uut.ram_do[9]
.sym 41883 uut.mem_wdata[9]
.sym 41889 uut.mem_wdata[12]
.sym 41895 $abc$24495$new_n2897_
.sym 41896 uut.cpu_I.cpu_state[6]
.sym 41897 $abc$24495$new_n2901_
.sym 41898 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[0]
.sym 41899 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16869
.sym 41900 clk24_$glb_clk
.sym 41902 gpio_o[8]
.sym 41903 gpio_o[13]
.sym 41904 $abc$24495$uut.cpu_I.mem_rdata[11]_new_inv_
.sym 41905 $abc$24495$new_n3896_
.sym 41906 $abc$24495$uut.cpu_I.mem_rdata[8]_new_inv_
.sym 41907 $abc$24495$new_n3878_
.sym 41908 $abc$24495$new_n3871_
.sym 41909 $abc$24495$new_n3877_
.sym 41915 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18090
.sym 41916 uut.mem_wdata[1]
.sym 41917 uut.mem_wdata[14]
.sym 41918 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16869
.sym 41919 uut.cpu_I.cpu_state[6]
.sym 41920 uut.tone_div[14]
.sym 41921 uut.mem_wdata[0]
.sym 41922 $abc$24495$uut.cpu_I.mem_rdata[9]_new_inv_
.sym 41923 uut.mem_wdata[11]
.sym 41924 uut.mem_wdata[12]
.sym 41925 uut.mem_valid
.sym 41926 $abc$24495$new_n2785_
.sym 41927 $abc$24495$uut.cpu_I.mem_rdata[14]_new_inv_
.sym 41928 uut.ram_do[11]
.sym 41929 uut.mem_addr[31]
.sym 41930 $abc$24495$new_n2986_
.sym 41931 uut.ram_do[8]
.sym 41932 $abc$24495$uut.cpu_I.mem_rdata[26]_new_inv_
.sym 41933 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$19314
.sym 41934 uut.cpu_I.instr_jal
.sym 41935 uut.ram_do[10]
.sym 41936 uut.ram_do[9]
.sym 41937 uut.cpu_I.pcpi_rs1[0]
.sym 41944 uut.cpu_I.pcpi_rs1[0]
.sym 41945 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 41947 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 41948 uut.cnt[14]
.sym 41949 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6011_new_inv_
.sym 41950 uut.mem_wstrb[1]
.sym 41952 uut.cpu_I.cpu_state[4]
.sym 41953 uut.cnt[13]
.sym 41954 uut.ram_do[13]
.sym 41955 $abc$24495$uut.cpu_I.mem_rdata[12]_new_inv_
.sym 41956 $abc$24495$new_n3773_
.sym 41958 $abc$24495$new_n3775_
.sym 41959 uut.ram_do[14]
.sym 41960 uut.cpu_I.mem_rdata_q[12]
.sym 41961 $abc$24495$new_n3774_
.sym 41962 uut.mem_addr[31]
.sym 41966 uut.cpu_I.cpu_state[6]
.sym 41968 uut.mem_valid
.sym 41969 uut.mem_addr[28]
.sym 41970 $abc$24495$new_n3872_
.sym 41972 uut.mem_addr[30]
.sym 41973 $abc$24495$new_n3871_
.sym 41974 $abc$24495$new_n2924_
.sym 41976 $abc$24495$new_n3872_
.sym 41977 $abc$24495$new_n3871_
.sym 41978 uut.mem_valid
.sym 41979 uut.mem_addr[31]
.sym 41982 uut.cpu_I.cpu_state[6]
.sym 41983 $abc$24495$new_n3775_
.sym 41984 uut.cpu_I.pcpi_rs1[0]
.sym 41985 $abc$24495$new_n3774_
.sym 41988 $abc$24495$new_n3773_
.sym 41990 uut.cpu_I.cpu_state[4]
.sym 41991 uut.cpu_I.cpu_state[6]
.sym 41994 uut.cnt[13]
.sym 41995 uut.mem_addr[30]
.sym 41996 uut.mem_addr[28]
.sym 41997 uut.ram_do[13]
.sym 42000 uut.mem_addr[30]
.sym 42001 uut.mem_addr[28]
.sym 42002 uut.ram_do[14]
.sym 42003 uut.cnt[14]
.sym 42006 uut.cpu_I.mem_rdata_q[12]
.sym 42008 $abc$24495$uut.cpu_I.mem_rdata[12]_new_inv_
.sym 42009 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 42012 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6011_new_inv_
.sym 42015 uut.mem_wstrb[1]
.sym 42019 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 42021 $abc$24495$new_n2924_
.sym 42023 clk24_$glb_clk
.sym 42024 reset_$glb_sr
.sym 42025 gpio_o[11]
.sym 42026 $abc$24495$new_n3889_
.sym 42027 $abc$24495$new_n3895_
.sym 42028 gpio_o[10]
.sym 42029 gpio_o[15]
.sym 42030 $abc$24495$new_n3890_
.sym 42031 $abc$24495$uut.cpu_I.mem_rdata[10]_new_inv_
.sym 42032 $abc$24495$new_n2924_
.sym 42037 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 42038 uut.cpu_I.cpu_state[4]
.sym 42040 uut.cpu_I.latched_rd[0]
.sym 42044 uut.cnt[7]
.sym 42045 uut.cpu_I.cpu_state[1]
.sym 42048 $abc$24495$uut.cpu_I.mem_rdata[11]_new_inv_
.sym 42049 uut.mem_addr[2]
.sym 42050 uut.cpu_I.mem_rdata_latched[20]
.sym 42052 uut.mem_wdata[2]
.sym 42053 uut.cpu_I.instr_jalr
.sym 42054 uut.cpu_I.decoder_trigger
.sym 42055 $abc$24495$uut.cpu_I.mem_rdata[16]_new_inv_
.sym 42056 uut.cpu_I.mem_do_rinst
.sym 42057 uut.ram_do[23]
.sym 42058 uut.ram_do[17]
.sym 42059 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18162
.sym 42060 uut.cpu_I.pcpi_rs1[2]
.sym 42066 gpio_o[14]
.sym 42067 uut.cpu_I.pcpi_rs1[2]
.sym 42068 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7476_Y_new_inv_
.sym 42069 uut.mem_addr[28]
.sym 42070 $abc$24495$new_n3875_
.sym 42071 $abc$24495$uut.cpu_I.mem_rdata[24]_new_inv_
.sym 42072 uut.cpu_I.mem_do_rinst
.sym 42073 uut.cpu_I.latched_stalu
.sym 42074 $abc$24495$uut.cpu_I.next_pc[2]_new_inv_
.sym 42075 uut.cpu_I.alu_out_q[2]
.sym 42076 $abc$24495$new_n3874_
.sym 42077 uut.cpu_I.mem_do_prefetch
.sym 42078 $abc$24495$uut.cpu_I.mem_rdata[8]_new_inv_
.sym 42080 uut.mem_addr[31]
.sym 42081 $abc$24495$uut.cpu_I.mem_rdata[16]_new_inv_
.sym 42082 uut.mem_valid
.sym 42083 uut.cpu_I.reg_out[2]
.sym 42084 $abc$24495$new_n2899_
.sym 42086 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 42089 uut.mem_addr[29]
.sym 42091 uut.rom_do[14]
.sym 42092 $abc$24495$uut.cpu_I.mem_rdata[3]_new_inv_
.sym 42093 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$19314
.sym 42096 uut.cpu_I.pcpi_rs1[0]
.sym 42097 uut.cpu_I.pcpi_rs1[1]
.sym 42099 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7476_Y_new_inv_
.sym 42101 $abc$24495$uut.cpu_I.mem_rdata[16]_new_inv_
.sym 42111 gpio_o[14]
.sym 42112 uut.mem_addr[29]
.sym 42113 uut.rom_do[14]
.sym 42114 uut.mem_addr[28]
.sym 42117 uut.cpu_I.pcpi_rs1[0]
.sym 42118 $abc$24495$new_n2899_
.sym 42119 $abc$24495$uut.cpu_I.mem_rdata[3]_new_inv_
.sym 42120 uut.cpu_I.pcpi_rs1[1]
.sym 42123 uut.cpu_I.mem_do_rinst
.sym 42124 uut.cpu_I.pcpi_rs1[2]
.sym 42125 uut.cpu_I.mem_do_prefetch
.sym 42126 $abc$24495$uut.cpu_I.next_pc[2]_new_inv_
.sym 42129 $abc$24495$uut.cpu_I.mem_rdata[24]_new_inv_
.sym 42130 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 42131 $abc$24495$uut.cpu_I.mem_rdata[8]_new_inv_
.sym 42132 uut.cpu_I.pcpi_rs1[1]
.sym 42135 uut.mem_valid
.sym 42136 $abc$24495$new_n3874_
.sym 42137 $abc$24495$new_n3875_
.sym 42138 uut.mem_addr[31]
.sym 42141 uut.cpu_I.reg_out[2]
.sym 42143 uut.cpu_I.latched_stalu
.sym 42144 uut.cpu_I.alu_out_q[2]
.sym 42145 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$19314
.sym 42146 clk24_$glb_clk
.sym 42148 uut.cpu_I.latched_branch
.sym 42149 $abc$24495$uut.cpu_I.mem_rdata[16]_new_inv_
.sym 42150 $abc$24495$new_n3836_
.sym 42151 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18162
.sym 42152 $auto$alumacc.cc:474:replace_alu$5149.C[3]
.sym 42153 $abc$24495$new_n3845_
.sym 42154 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2777.$and$/usr/bin/../share/yosys/techmap.v:434$7616_Y_new_
.sym 42155 $abc$24495$uut.cpu_I.mem_rdata_word[10]_new_inv_
.sym 42156 uut.mem_addr[2]
.sym 42157 uut.tone_div[19]
.sym 42158 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[13]
.sym 42159 uut.cpu_I.pcpi_rs1[19]
.sym 42161 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 42162 uut.cnt[21]
.sym 42163 uut.mem_wdata[11]
.sym 42164 uut.cpu_I.decoded_imm_j[28]
.sym 42165 uut.mem_valid
.sym 42166 $PACKER_VCC_NET
.sym 42167 uut.mem_wdata[10]
.sym 42168 $abc$24495$new_n3796_
.sym 42169 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16869
.sym 42170 $abc$24495$techmap\uut.$add$system.v:162$42_Y[8]
.sym 42173 uut.cnt[20]
.sym 42175 $abc$24495$new_n3806_
.sym 42176 $abc$24495$new_n1946_
.sym 42177 uut.cnt[16]
.sym 42179 uut.cpu_I.latched_is_lb
.sym 42180 $abc$24495$uut.cpu_I.mem_rdata[25]_new_inv_
.sym 42181 uut.cpu_I.latched_branch
.sym 42182 uut.cpu_I.cpu_state[1]
.sym 42183 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[1]_new_inv_
.sym 42189 uut.cnt[20]
.sym 42191 uut.mem_addr[28]
.sym 42193 uut.cpu_I.latched_store
.sym 42194 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11936[0]_new_inv_
.sym 42195 uut.cpu_I.mem_rdata_q[16]
.sym 42196 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 42197 uut.cpu_I.reg_next_pc[2]
.sym 42198 $abc$24495$new_n2785_
.sym 42199 uut.ram_do[20]
.sym 42200 uut.cpu_I.reg_out[2]
.sym 42201 uut.ram_do[21]
.sym 42202 uut.cpu_I.mem_rdata_latched[31]
.sym 42203 uut.mem_addr[30]
.sym 42206 $abc$24495$uut.cpu_I.mem_rdata[16]_new_inv_
.sym 42207 uut.cpu_I.mem_rdata_latched[21]
.sym 42209 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[2]_new_
.sym 42212 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 42213 uut.cpu_I.latched_branch
.sym 42214 uut.cnt[21]
.sym 42222 uut.cpu_I.reg_out[2]
.sym 42223 uut.cpu_I.reg_next_pc[2]
.sym 42224 uut.cpu_I.latched_store
.sym 42225 uut.cpu_I.latched_branch
.sym 42228 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11936[0]_new_inv_
.sym 42229 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[2]_new_
.sym 42230 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 42231 $abc$24495$new_n2785_
.sym 42234 uut.mem_addr[28]
.sym 42235 uut.mem_addr[30]
.sym 42236 uut.cnt[20]
.sym 42237 uut.ram_do[20]
.sym 42241 uut.cpu_I.mem_rdata_latched[21]
.sym 42248 uut.cpu_I.mem_rdata_latched[31]
.sym 42252 $abc$24495$uut.cpu_I.mem_rdata[16]_new_inv_
.sym 42254 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 42255 uut.cpu_I.mem_rdata_q[16]
.sym 42258 uut.cnt[21]
.sym 42259 uut.ram_do[21]
.sym 42260 uut.mem_addr[28]
.sym 42261 uut.mem_addr[30]
.sym 42269 clk24_$glb_clk
.sym 42271 $abc$24495$uut.cpu_I.mem_rdata[23]_new_inv_
.sym 42272 $abc$24495$uut.cpu_I.mem_rdata[17]_new_inv_
.sym 42273 gpio_o[16]
.sym 42274 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17021
.sym 42275 $abc$24495$new_n3835_
.sym 42276 $abc$24495$new_n3854_
.sym 42277 gpio_o[20]
.sym 42278 gpio_o[21]
.sym 42281 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[7]
.sym 42282 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[19]_new_
.sym 42283 uut.mem_addr[30]
.sym 42284 uut.mem_addr[28]
.sym 42285 uut.mem_addr[31]
.sym 42286 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18162
.sym 42287 uut.mem_addr[28]
.sym 42288 $abc$24495$uut.cpu_I.mem_rdata_word[10]_new_inv_
.sym 42289 uut.mem_valid
.sym 42290 uut.cpu_I.latched_branch
.sym 42291 uut.mem_addr[30]
.sym 42292 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 42293 uut.cnt[17]
.sym 42295 $PACKER_GND_NET
.sym 42296 uut.cpu_I.decoded_imm_j[19]
.sym 42297 uut.rom_do[17]
.sym 42298 uut.cpu_I.mem_rdata_q[21]
.sym 42299 $abc$24495$uut.cpu_I.mem_rdata[21]_new_inv_
.sym 42300 $abc$24495$new_n3048_
.sym 42301 uut.mem_wdata[13]
.sym 42302 uut.cpu_I.mem_rdata_latched[14]
.sym 42303 $abc$24495$uut.cpu_I.mem_rdata[11]_new_inv_
.sym 42304 uut.mem_wdata[16]
.sym 42305 uut.rom_do[23]
.sym 42306 $abc$24495$new_n2332_
.sym 42312 uut.mem_valid
.sym 42313 uut.cpu_I.pcpi_rs1[1]
.sym 42314 $abc$24495$uut.cpu_I.mem_rdata[9]_new_inv_
.sym 42316 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 42318 $abc$24495$new_n3851_
.sym 42319 $abc$24495$new_n3850_
.sym 42320 uut.mem_valid
.sym 42322 $abc$24495$new_n3857_
.sym 42323 uut.rom_do[21]
.sym 42324 $auto$alumacc.cc:474:replace_alu$5149.C[3]
.sym 42325 uut.rom_do[20]
.sym 42326 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 42327 uut.mem_addr[29]
.sym 42329 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 42331 $abc$24495$new_n3856_
.sym 42332 uut.cpu_I.mem_la_wdata[2]
.sym 42334 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[2]
.sym 42335 gpio_o[21]
.sym 42336 uut.cpu_I.instr_jal
.sym 42337 uut.cpu_I.decoder_trigger
.sym 42338 uut.mem_addr[28]
.sym 42339 uut.mem_addr[31]
.sym 42340 $abc$24495$uut.cpu_I.mem_rdata[25]_new_inv_
.sym 42342 gpio_o[20]
.sym 42343 uut.cpu_I.pcpi_rs1[2]
.sym 42345 uut.cpu_I.decoder_trigger
.sym 42346 $auto$alumacc.cc:474:replace_alu$5149.C[3]
.sym 42347 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[2]
.sym 42348 uut.cpu_I.instr_jal
.sym 42357 $abc$24495$uut.cpu_I.mem_rdata[9]_new_inv_
.sym 42358 uut.cpu_I.pcpi_rs1[1]
.sym 42359 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 42360 $abc$24495$uut.cpu_I.mem_rdata[25]_new_inv_
.sym 42363 gpio_o[20]
.sym 42364 uut.rom_do[20]
.sym 42365 uut.mem_addr[28]
.sym 42366 uut.mem_addr[29]
.sym 42369 uut.mem_valid
.sym 42370 $abc$24495$new_n3856_
.sym 42371 uut.mem_addr[31]
.sym 42372 $abc$24495$new_n3857_
.sym 42375 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 42376 uut.cpu_I.mem_la_wdata[2]
.sym 42377 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 42378 uut.cpu_I.pcpi_rs1[2]
.sym 42381 uut.mem_addr[31]
.sym 42382 $abc$24495$new_n3850_
.sym 42383 $abc$24495$new_n3851_
.sym 42384 uut.mem_valid
.sym 42387 uut.mem_addr[28]
.sym 42388 uut.mem_addr[29]
.sym 42389 gpio_o[21]
.sym 42390 uut.rom_do[21]
.sym 42391 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431_$glb_ce
.sym 42392 clk24_$glb_clk
.sym 42393 reset_$glb_sr
.sym 42394 $abc$24495$new_n3853_
.sym 42395 gpio_o[18]
.sym 42396 $abc$24495$new_n2987_
.sym 42397 gpio_o[23]
.sym 42398 gpio_o[22]
.sym 42399 $abc$24495$new_n3844_
.sym 42400 gpio_o[19]
.sym 42401 gpio_o[17]
.sym 42404 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[15]
.sym 42406 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 42408 uut.mem_valid
.sym 42409 uut.rom_do[21]
.sym 42410 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$and$/usr/bin/../share/yosys/techmap.v:434$7473_Y[3]_new_
.sym 42411 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17173
.sym 42412 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18706
.sym 42413 $abc$24495$uut.cpu_I.mem_rdata[23]_new_inv_
.sym 42414 uut.cpu_I.cpu_state[6]
.sym 42415 uut.cpu_I.cpu_state[3]
.sym 42416 $abc$24495$uut.cpu_I.mem_rdata[20]_new_inv_
.sym 42417 uut.cpu_I.mem_la_wdata[5]
.sym 42418 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$19314
.sym 42419 uut.mem_wdata[22]
.sym 42420 uut.rom_do[16]
.sym 42421 uut.rom_do[22]
.sym 42422 uut.cpu_I.instr_jal
.sym 42423 uut.cnt[23]
.sym 42424 uut.cpu_I.pcpi_rs1[0]
.sym 42425 uut.mem_addr[31]
.sym 42427 $abc$24495$new_n2986_
.sym 42428 $abc$24495$techmap\uut.$add$system.v:162$42_Y[16]
.sym 42429 $abc$24495$new_n2785_
.sym 42435 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 42436 $abc$24495$new_n3833_
.sym 42437 uut.mem_addr[30]
.sym 42439 uut.mem_addr[29]
.sym 42440 $abc$24495$techmap\uut.cpu_I.$procmux$3779_CMP_new_inv_
.sym 42441 uut.mem_addr[31]
.sym 42442 uut.mem_addr[28]
.sym 42443 $abc$24495$new_n2971_
.sym 42444 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 42446 uut.cnt[19]
.sym 42448 uut.cpu_I.instr_jal
.sym 42449 uut.cpu_I.latched_is_lb
.sym 42450 uut.cpu_I.decoded_imm_j[1]
.sym 42452 uut.ram_do[19]
.sym 42453 uut.cpu_I.mem_rdata_latched[21]
.sym 42455 uut.cpu_I.latched_is_lh
.sym 42456 uut.rom_do[19]
.sym 42457 gpio_o[19]
.sym 42458 uut.cpu_I.mem_rdata_q[21]
.sym 42460 uut.mem_valid
.sym 42461 $abc$24495$new_n3832_
.sym 42462 uut.cpu_I.mem_rdata_latched[14]
.sym 42463 $abc$24495$new_n2969_
.sym 42465 $abc$24495$uut.cpu_I.mem_rdata[18]_new_inv_
.sym 42466 uut.cpu_I.cpu_state[6]
.sym 42468 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 42469 $abc$24495$uut.cpu_I.mem_rdata[18]_new_inv_
.sym 42470 uut.cpu_I.latched_is_lh
.sym 42471 uut.cpu_I.latched_is_lb
.sym 42474 uut.mem_addr[28]
.sym 42475 uut.mem_addr[30]
.sym 42476 uut.ram_do[19]
.sym 42477 uut.cnt[19]
.sym 42480 gpio_o[19]
.sym 42481 uut.rom_do[19]
.sym 42482 uut.mem_addr[29]
.sym 42483 uut.mem_addr[28]
.sym 42486 $abc$24495$techmap\uut.cpu_I.$procmux$3779_CMP_new_inv_
.sym 42487 uut.cpu_I.instr_jal
.sym 42488 uut.cpu_I.mem_rdata_q[21]
.sym 42489 uut.cpu_I.decoded_imm_j[1]
.sym 42492 uut.mem_valid
.sym 42493 $abc$24495$new_n3833_
.sym 42494 uut.mem_addr[31]
.sym 42495 $abc$24495$new_n3832_
.sym 42498 $abc$24495$new_n2971_
.sym 42499 uut.cpu_I.cpu_state[6]
.sym 42500 $abc$24495$new_n2969_
.sym 42501 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 42506 uut.cpu_I.mem_rdata_latched[14]
.sym 42513 uut.cpu_I.mem_rdata_latched[21]
.sym 42514 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663_$glb_ce
.sym 42515 clk24_$glb_clk
.sym 42517 $abc$24495$new_n3859_
.sym 42518 $abc$24495$uut.cpu_I.mem_rdata[22]_new_inv_
.sym 42519 $abc$24495$new_n3860_
.sym 42520 uut.cpu_I.reg_out[5]
.sym 42521 uut.cpu_I.reg_out[6]
.sym 42522 $abc$24495$new_n2920_
.sym 42523 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7493_Y[6]_new_
.sym 42524 uut.cpu_I.reg_out[1]
.sym 42525 $abc$24495$uut.cpu_I.mem_rdata[19]_new_inv_
.sym 42528 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[30]
.sym 42529 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7476_Y_new_inv_
.sym 42531 uut.mem_addr[29]
.sym 42532 $abc$24495$new_n1966_
.sym 42533 uut.mem_addr[30]
.sym 42534 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 42535 uut.mem_addr[29]
.sym 42536 uut.mem_addr[12]
.sym 42537 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7476_Y_new_inv_
.sym 42538 uut.mem_wdata[30]
.sym 42539 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 42540 uut.cpu_I.cpu_state[4]
.sym 42541 uut.cpu_I.latched_is_lh
.sym 42542 uut.cpu_I.reg_out[6]
.sym 42543 uut.mem_wdata[23]
.sym 42544 uut.cpu_I.mem_la_wdata[2]
.sym 42545 uut.cpu_I.mem_la_wdata[0]
.sym 42546 uut.cpu_I.pcpi_rs1[7]
.sym 42547 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18162
.sym 42548 uut.cpu_I.pcpi_rs1[6]
.sym 42549 uut.cpu_I.decoder_trigger
.sym 42550 uut.cpu_I.decoded_imm_j[14]
.sym 42551 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[5]
.sym 42552 uut.cpu_I.decoded_imm_j[1]
.sym 42559 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$and$/usr/bin/../share/yosys/techmap.v:434$7473_Y[3]_new_
.sym 42560 uut.cpu_I.pcpi_rs1[4]
.sym 42562 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[6]_new_
.sym 42563 uut.cpu_I.mem_la_wdata[0]
.sym 42564 uut.cpu_I.mem_la_wdata[4]
.sym 42565 $abc$24495$new_n1976_
.sym 42567 $abc$24495$uut.cpu_I.mem_rdata[29]_new_inv_
.sym 42569 uut.cpu_I.pcpi_rs1[5]
.sym 42570 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 42575 uut.cpu_I.mem_rdata_latched[12]
.sym 42578 uut.cpu_I.pcpi_rs1[1]
.sym 42579 uut.cpu_I.mem_la_wdata[1]
.sym 42580 $abc$24495$new_n1979_
.sym 42581 $abc$24495$uut.cpu_I.mem_rdata[13]_new_inv_
.sym 42582 uut.cpu_I.mem_la_wdata[5]
.sym 42584 uut.cpu_I.pcpi_rs1[0]
.sym 42585 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[5]_new_
.sym 42586 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[4]_new_
.sym 42587 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[1]_new_
.sym 42589 $abc$24495$uut.cpu_I.mem_rdata[13]_new_inv_
.sym 42591 $abc$24495$uut.cpu_I.mem_rdata[29]_new_inv_
.sym 42592 $abc$24495$uut.cpu_I.mem_rdata[13]_new_inv_
.sym 42593 uut.cpu_I.pcpi_rs1[1]
.sym 42594 uut.cpu_I.pcpi_rs1[0]
.sym 42597 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 42598 $abc$24495$uut.cpu_I.mem_rdata[29]_new_inv_
.sym 42599 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$and$/usr/bin/../share/yosys/techmap.v:434$7473_Y[3]_new_
.sym 42600 $abc$24495$uut.cpu_I.mem_rdata[13]_new_inv_
.sym 42606 uut.cpu_I.mem_rdata_latched[12]
.sym 42611 uut.cpu_I.mem_la_wdata[5]
.sym 42612 uut.cpu_I.pcpi_rs1[5]
.sym 42615 uut.cpu_I.pcpi_rs1[4]
.sym 42617 uut.cpu_I.mem_la_wdata[4]
.sym 42621 uut.cpu_I.mem_la_wdata[1]
.sym 42624 uut.cpu_I.pcpi_rs1[1]
.sym 42627 $abc$24495$new_n1979_
.sym 42628 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[4]_new_
.sym 42629 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[1]_new_
.sym 42630 $abc$24495$new_n1976_
.sym 42633 uut.cpu_I.mem_la_wdata[0]
.sym 42634 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[6]_new_
.sym 42635 uut.cpu_I.pcpi_rs1[0]
.sym 42636 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[5]_new_
.sym 42637 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663_$glb_ce
.sym 42638 clk24_$glb_clk
.sym 42640 uut.cnt[16]
.sym 42641 $abc$24495$new_n3028_
.sym 42642 uut.cnt[23]
.sym 42643 $abc$24495$new_n3041_
.sym 42644 $abc$24495$new_n3001_
.sym 42645 $abc$24495$new_n2785_
.sym 42646 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[8]_new_
.sym 42647 uut.cnt[22]
.sym 42650 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[31]
.sym 42652 uut.mem_valid
.sym 42653 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[5]
.sym 42654 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[13]
.sym 42655 $abc$24495$uut.cpu_I.mem_rdata_word[1]_new_
.sym 42656 $PACKER_VCC_NET
.sym 42657 uut.cpu_I.pcpi_rs2[26]
.sym 42659 uut.mem_addr[28]
.sym 42661 $abc$24495$uut.cpu_I.mem_rdata[22]_new_inv_
.sym 42662 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[4]_new_
.sym 42663 $abc$24495$uut.cpu_I.mem_rdata[29]_new_inv_
.sym 42664 $abc$24495$new_n1946_
.sym 42665 uut.cpu_I.decoded_imm_j[12]
.sym 42667 uut.cpu_I.decoded_imm_j[21]
.sym 42668 uut.cpu_I.instr_sub
.sym 42670 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[1]
.sym 42671 uut.cpu_I.mem_rdata_q[26]
.sym 42672 uut.cpu_I.pcpi_rs1[15]
.sym 42673 uut.cnt[16]
.sym 42674 uut.cpu_I.latched_branch
.sym 42675 uut.cpu_I.cpu_state[4]
.sym 42681 uut.cpu_I.pcpi_rs1[11]
.sym 42682 $abc$24495$new_n1985_
.sym 42683 uut.cpu_I.pcpi_rs2[22]
.sym 42684 uut.cpu_I.pcpi_rs1[8]
.sym 42686 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[11]_new_
.sym 42687 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[8]_new_
.sym 42690 uut.cpu_I.pcpi_rs2[8]
.sym 42691 uut.cpu_I.pcpi_rs2[30]
.sym 42692 $abc$24495$new_n1990_
.sym 42695 uut.cpu_I.pcpi_rs1[17]
.sym 42697 uut.cpu_I.pcpi_rs2[17]
.sym 42698 uut.cpu_I.mem_la_wdata[6]
.sym 42700 uut.cpu_I.pcpi_rs2[11]
.sym 42701 uut.cpu_I.pcpi_rs1[30]
.sym 42702 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[21]_new_
.sym 42703 $abc$24495$new_n1987_
.sym 42705 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[9]
.sym 42706 uut.cpu_I.pcpi_rs2[19]
.sym 42707 uut.cpu_I.pcpi_rs1[22]
.sym 42708 uut.cpu_I.pcpi_rs1[6]
.sym 42712 uut.cpu_I.pcpi_rs1[19]
.sym 42714 uut.cpu_I.pcpi_rs2[19]
.sym 42716 uut.cpu_I.pcpi_rs1[19]
.sym 42720 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[21]_new_
.sym 42721 $abc$24495$new_n1987_
.sym 42722 uut.cpu_I.pcpi_rs1[22]
.sym 42723 uut.cpu_I.pcpi_rs2[22]
.sym 42726 $abc$24495$new_n1990_
.sym 42727 $abc$24495$new_n1985_
.sym 42728 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[8]_new_
.sym 42729 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[11]_new_
.sym 42732 uut.cpu_I.pcpi_rs2[30]
.sym 42733 uut.cpu_I.pcpi_rs2[17]
.sym 42734 uut.cpu_I.pcpi_rs1[17]
.sym 42735 uut.cpu_I.pcpi_rs1[30]
.sym 42739 uut.cpu_I.mem_la_wdata[6]
.sym 42740 uut.cpu_I.pcpi_rs1[6]
.sym 42744 uut.cpu_I.pcpi_rs2[11]
.sym 42745 uut.cpu_I.pcpi_rs1[11]
.sym 42750 uut.cpu_I.pcpi_rs2[8]
.sym 42751 uut.cpu_I.pcpi_rs1[8]
.sym 42758 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[9]
.sym 42760 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431_$glb_ce
.sym 42761 clk24_$glb_clk
.sym 42762 reset_$glb_sr
.sym 42763 $abc$24495$new_n2788_
.sym 42764 $abc$24495$new_n2791_
.sym 42765 $abc$24495$new_n2782_
.sym 42766 $abc$24495$new_n3046_
.sym 42767 $abc$24495$new_n3043_
.sym 42768 $abc$24495$new_n2797_
.sym 42769 $abc$24495$new_n2794_
.sym 42770 uut.cpu_I.reg_out[15]
.sym 42771 uut.cpu_I.mem_rdata_q[31]
.sym 42776 uut.cpu_I.pcpi_rs1[5]
.sym 42777 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[11]_new_
.sym 42778 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[5]_new_
.sym 42779 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[9]
.sym 42780 uut.cpu_I.pcpi_rs1[4]
.sym 42781 $abc$24495$new_n1952_
.sym 42782 uut.cpu_I.instr_sub
.sym 42783 uut.cpu_I.pcpi_rs1[17]
.sym 42784 uut.cpu_I.mem_la_wdata[3]
.sym 42785 uut.cpu_I.pcpi_rs2[11]
.sym 42786 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 42787 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 42788 uut.cpu_I.mem_rdata_q[26]
.sym 42789 uut.cpu_I.pcpi_rs1[12]
.sym 42790 uut.mem_wdata[16]
.sym 42791 $PACKER_GND_NET
.sym 42792 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[3]
.sym 42793 $abc$24495$new_n3048_
.sym 42794 uut.cpu_I.reg_out[15]
.sym 42795 uut.cpu_I.pcpi_rs2[20]
.sym 42796 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[8]_new_
.sym 42798 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[8]
.sym 42805 uut.cpu_I.pcpi_rs1[2]
.sym 42808 uut.cpu_I.pcpi_rs1[1]
.sym 42814 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[0]
.sym 42815 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[4]
.sym 42817 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[2]
.sym 42819 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[7]
.sym 42820 uut.cpu_I.pcpi_rs1[5]
.sym 42821 uut.cpu_I.pcpi_rs1[7]
.sym 42822 uut.cpu_I.pcpi_rs1[3]
.sym 42823 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[5]
.sym 42824 uut.cpu_I.pcpi_rs1[0]
.sym 42827 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[3]
.sym 42830 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[1]
.sym 42831 uut.cpu_I.pcpi_rs1[6]
.sym 42832 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[6]
.sym 42834 uut.cpu_I.pcpi_rs1[4]
.sym 42836 $auto$alumacc.cc:474:replace_alu$5171.C[1]
.sym 42838 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[0]
.sym 42839 uut.cpu_I.pcpi_rs1[0]
.sym 42842 $auto$alumacc.cc:474:replace_alu$5171.C[2]
.sym 42844 uut.cpu_I.pcpi_rs1[1]
.sym 42845 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[1]
.sym 42846 $auto$alumacc.cc:474:replace_alu$5171.C[1]
.sym 42848 $auto$alumacc.cc:474:replace_alu$5171.C[3]
.sym 42850 uut.cpu_I.pcpi_rs1[2]
.sym 42851 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[2]
.sym 42852 $auto$alumacc.cc:474:replace_alu$5171.C[2]
.sym 42854 $auto$alumacc.cc:474:replace_alu$5171.C[4]
.sym 42856 uut.cpu_I.pcpi_rs1[3]
.sym 42857 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[3]
.sym 42858 $auto$alumacc.cc:474:replace_alu$5171.C[3]
.sym 42860 $auto$alumacc.cc:474:replace_alu$5171.C[5]
.sym 42862 uut.cpu_I.pcpi_rs1[4]
.sym 42863 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[4]
.sym 42864 $auto$alumacc.cc:474:replace_alu$5171.C[4]
.sym 42866 $auto$alumacc.cc:474:replace_alu$5171.C[6]
.sym 42868 uut.cpu_I.pcpi_rs1[5]
.sym 42869 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[5]
.sym 42870 $auto$alumacc.cc:474:replace_alu$5171.C[5]
.sym 42872 $auto$alumacc.cc:474:replace_alu$5171.C[7]
.sym 42874 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[6]
.sym 42875 uut.cpu_I.pcpi_rs1[6]
.sym 42876 $auto$alumacc.cc:474:replace_alu$5171.C[6]
.sym 42878 $auto$alumacc.cc:474:replace_alu$5171.C[8]
.sym 42880 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[7]
.sym 42881 uut.cpu_I.pcpi_rs1[7]
.sym 42882 $auto$alumacc.cc:474:replace_alu$5171.C[7]
.sym 42886 uut.cpu_I.decoded_imm[6]
.sym 42887 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[17]
.sym 42888 $abc$24495$new_n3052_
.sym 42889 $abc$24495$new_n3067_
.sym 42890 $abc$24495$new_n3061_
.sym 42891 $abc$24495$new_n3070_
.sym 42892 $abc$24495$new_n3064_
.sym 42893 uut.cpu_I.decoded_imm[10]
.sym 42894 uut.cpu_I.reg_out[8]
.sym 42898 uut.cpu_I.decoded_imm_j[15]
.sym 42899 uut.mem_addr[6]
.sym 42900 uut.cpu_I.cpu_state[6]
.sym 42901 uut.mem_addr[5]
.sym 42902 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 42903 uut.cpu_I.cpu_state[4]
.sym 42904 uut.cpu_I.mem_la_wdata[5]
.sym 42905 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$and$/usr/bin/../share/yosys/techmap.v:434$7473_Y[3]_new_
.sym 42906 uut.cpu_I.reg_out[13]
.sym 42907 $abc$24495$new_n2791_
.sym 42908 uut.cpu_I.reg_pc[14]
.sym 42909 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[17]
.sym 42910 uut.cpu_I.pcpi_rs1[0]
.sym 42911 uut.cpu_I.decoded_imm_j[6]
.sym 42912 uut.cpu_I.pcpi_rs2[8]
.sym 42913 uut.cpu_I.mem_la_wdata[1]
.sym 42914 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[14]
.sym 42915 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 42916 uut.cpu_I.decoded_imm_j[10]
.sym 42917 uut.cpu_I.cpu_state[6]
.sym 42918 uut.cpu_I.pcpi_rs1[20]
.sym 42920 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[9]
.sym 42921 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 42922 $auto$alumacc.cc:474:replace_alu$5171.C[8]
.sym 42927 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[13]
.sym 42930 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[12]
.sym 42935 uut.cpu_I.pcpi_rs1[10]
.sym 42938 uut.cpu_I.pcpi_rs1[9]
.sym 42940 uut.cpu_I.pcpi_rs1[11]
.sym 42941 uut.cpu_I.pcpi_rs1[13]
.sym 42942 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[14]
.sym 42944 uut.cpu_I.pcpi_rs1[15]
.sym 42945 uut.cpu_I.pcpi_rs1[8]
.sym 42946 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[8]
.sym 42947 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[10]
.sym 42949 uut.cpu_I.pcpi_rs1[12]
.sym 42953 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[11]
.sym 42954 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[15]
.sym 42955 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[9]
.sym 42957 uut.cpu_I.pcpi_rs1[14]
.sym 42959 $auto$alumacc.cc:474:replace_alu$5171.C[9]
.sym 42961 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[8]
.sym 42962 uut.cpu_I.pcpi_rs1[8]
.sym 42963 $auto$alumacc.cc:474:replace_alu$5171.C[8]
.sym 42965 $auto$alumacc.cc:474:replace_alu$5171.C[10]
.sym 42967 uut.cpu_I.pcpi_rs1[9]
.sym 42968 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[9]
.sym 42969 $auto$alumacc.cc:474:replace_alu$5171.C[9]
.sym 42971 $auto$alumacc.cc:474:replace_alu$5171.C[11]
.sym 42973 uut.cpu_I.pcpi_rs1[10]
.sym 42974 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[10]
.sym 42975 $auto$alumacc.cc:474:replace_alu$5171.C[10]
.sym 42977 $auto$alumacc.cc:474:replace_alu$5171.C[12]
.sym 42979 uut.cpu_I.pcpi_rs1[11]
.sym 42980 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[11]
.sym 42981 $auto$alumacc.cc:474:replace_alu$5171.C[11]
.sym 42983 $auto$alumacc.cc:474:replace_alu$5171.C[13]
.sym 42985 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[12]
.sym 42986 uut.cpu_I.pcpi_rs1[12]
.sym 42987 $auto$alumacc.cc:474:replace_alu$5171.C[12]
.sym 42989 $auto$alumacc.cc:474:replace_alu$5171.C[14]
.sym 42991 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[13]
.sym 42992 uut.cpu_I.pcpi_rs1[13]
.sym 42993 $auto$alumacc.cc:474:replace_alu$5171.C[13]
.sym 42995 $auto$alumacc.cc:474:replace_alu$5171.C[15]
.sym 42997 uut.cpu_I.pcpi_rs1[14]
.sym 42998 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[14]
.sym 42999 $auto$alumacc.cc:474:replace_alu$5171.C[14]
.sym 43001 $auto$alumacc.cc:474:replace_alu$5171.C[16]
.sym 43003 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[15]
.sym 43004 uut.cpu_I.pcpi_rs1[15]
.sym 43005 $auto$alumacc.cc:474:replace_alu$5171.C[15]
.sym 43009 uut.cpu_I.alu_out_q[8]
.sym 43010 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10517[0]_new_inv_
.sym 43011 uut.cpu_I.alu_out_q[16]
.sym 43012 $abc$24495$new_n3082_
.sym 43013 uut.cpu_I.alu_out_q[3]
.sym 43014 $abc$24495$new_n2803_
.sym 43015 $abc$24495$new_n3073_
.sym 43016 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10469[0]_new_inv_
.sym 43017 uut.cpu_I.reg_out[7]
.sym 43021 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[7]_new_inv_
.sym 43022 uut.mem_addr[7]
.sym 43023 uut.cpu_I.pcpi_rs1[11]
.sym 43024 uut.cpu_I.pcpi_rs1[30]
.sym 43025 uut.cpu_I.pcpi_rs1[10]
.sym 43026 uut.mem_addr[4]
.sym 43027 uut.cpu_I.reg_pc[11]
.sym 43028 uut.cpu_I.decoded_imm[6]
.sym 43029 uut.cpu_I.pcpi_rs1[13]
.sym 43030 uut.cpu_I.cpu_state[4]
.sym 43031 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 43032 uut.mem_addr[3]
.sym 43033 uut.cpu_I.pcpi_rs1[26]
.sym 43034 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[10]
.sym 43035 uut.cpu_I.pcpi_rs1[2]
.sym 43036 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[11]
.sym 43037 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 43038 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[12]
.sym 43039 uut.cpu_I.mem_la_wdata[3]
.sym 43040 uut.cpu_I.pcpi_rs1[26]
.sym 43041 uut.cpu_I.pcpi_rs1[6]
.sym 43042 uut.cpu_I.mem_la_wdata[0]
.sym 43043 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[17]
.sym 43044 uut.cpu_I.mem_la_wdata[2]
.sym 43045 $auto$alumacc.cc:474:replace_alu$5171.C[16]
.sym 43050 uut.cpu_I.pcpi_rs1[17]
.sym 43051 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[17]
.sym 43052 uut.cpu_I.pcpi_rs1[22]
.sym 43053 uut.cpu_I.pcpi_rs1[21]
.sym 43054 uut.cpu_I.pcpi_rs1[19]
.sym 43069 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[19]
.sym 43070 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[21]
.sym 43071 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[18]
.sym 43072 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[20]
.sym 43073 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[22]
.sym 43076 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[23]
.sym 43077 uut.cpu_I.pcpi_rs1[16]
.sym 43078 uut.cpu_I.pcpi_rs1[20]
.sym 43079 uut.cpu_I.pcpi_rs1[23]
.sym 43080 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[16]
.sym 43081 uut.cpu_I.pcpi_rs1[18]
.sym 43082 $auto$alumacc.cc:474:replace_alu$5171.C[17]
.sym 43084 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[16]
.sym 43085 uut.cpu_I.pcpi_rs1[16]
.sym 43086 $auto$alumacc.cc:474:replace_alu$5171.C[16]
.sym 43088 $auto$alumacc.cc:474:replace_alu$5171.C[18]
.sym 43090 uut.cpu_I.pcpi_rs1[17]
.sym 43091 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[17]
.sym 43092 $auto$alumacc.cc:474:replace_alu$5171.C[17]
.sym 43094 $auto$alumacc.cc:474:replace_alu$5171.C[19]
.sym 43096 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[18]
.sym 43097 uut.cpu_I.pcpi_rs1[18]
.sym 43098 $auto$alumacc.cc:474:replace_alu$5171.C[18]
.sym 43100 $auto$alumacc.cc:474:replace_alu$5171.C[20]
.sym 43102 uut.cpu_I.pcpi_rs1[19]
.sym 43103 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[19]
.sym 43104 $auto$alumacc.cc:474:replace_alu$5171.C[19]
.sym 43106 $auto$alumacc.cc:474:replace_alu$5171.C[21]
.sym 43108 uut.cpu_I.pcpi_rs1[20]
.sym 43109 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[20]
.sym 43110 $auto$alumacc.cc:474:replace_alu$5171.C[20]
.sym 43112 $auto$alumacc.cc:474:replace_alu$5171.C[22]
.sym 43114 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[21]
.sym 43115 uut.cpu_I.pcpi_rs1[21]
.sym 43116 $auto$alumacc.cc:474:replace_alu$5171.C[21]
.sym 43118 $auto$alumacc.cc:474:replace_alu$5171.C[23]
.sym 43120 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[22]
.sym 43121 uut.cpu_I.pcpi_rs1[22]
.sym 43122 $auto$alumacc.cc:474:replace_alu$5171.C[22]
.sym 43124 $auto$alumacc.cc:474:replace_alu$5171.C[24]
.sym 43126 uut.cpu_I.pcpi_rs1[23]
.sym 43127 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[23]
.sym 43128 $auto$alumacc.cc:474:replace_alu$5171.C[23]
.sym 43132 $abc$24495$new_n2817_
.sym 43133 $abc$24495$new_n2830_
.sym 43134 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11941[0]_new_inv_
.sym 43135 $abc$24495$new_n2810_
.sym 43136 $abc$24495$new_n2877_
.sym 43137 $abc$24495$new_n2806_
.sym 43138 $abc$24495$new_n2837_
.sym 43139 $abc$24495$new_n2824_
.sym 43140 uut.mem_addr[10]
.sym 43144 uut.cpu_I.pcpi_rs2[16]
.sym 43145 uut.cpu_I.decoded_imm_j[30]
.sym 43148 uut.cpu_I.pcpi_rs1[22]
.sym 43149 uut.cpu_I.pcpi_rs1[10]
.sym 43150 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[3]_new_
.sym 43151 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[9]
.sym 43152 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[19]
.sym 43153 uut.cpu_I.mem_rdata_q[28]
.sym 43154 uut.mem_addr[11]
.sym 43155 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[16]_new_
.sym 43156 uut.cpu_I.instr_sub
.sym 43157 uut.cpu_I.pcpi_rs1[8]
.sym 43158 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[29]
.sym 43159 uut.cpu_I.latched_branch
.sym 43160 uut.cpu_I.pcpi_rs2[10]
.sym 43161 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[10]
.sym 43162 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[1]
.sym 43163 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[21]
.sym 43164 uut.cpu_I.pcpi_rs1[15]
.sym 43165 uut.cpu_I.pcpi_rs1[14]
.sym 43168 $auto$alumacc.cc:474:replace_alu$5171.C[24]
.sym 43175 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[31]
.sym 43176 uut.cpu_I.pcpi_rs1[28]
.sym 43177 uut.cpu_I.pcpi_rs1[27]
.sym 43183 uut.cpu_I.pcpi_rs1[25]
.sym 43184 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[28]
.sym 43185 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[30]
.sym 43186 uut.cpu_I.pcpi_rs1[30]
.sym 43187 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[27]
.sym 43188 uut.cpu_I.pcpi_rs1[24]
.sym 43190 uut.cpu_I.pcpi_rs1[29]
.sym 43193 uut.cpu_I.pcpi_rs1[26]
.sym 43194 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[24]
.sym 43195 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[29]
.sym 43197 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[26]
.sym 43200 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[25]
.sym 43201 uut.cpu_I.pcpi_rs1[31]
.sym 43205 $auto$alumacc.cc:474:replace_alu$5171.C[25]
.sym 43207 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[24]
.sym 43208 uut.cpu_I.pcpi_rs1[24]
.sym 43209 $auto$alumacc.cc:474:replace_alu$5171.C[24]
.sym 43211 $auto$alumacc.cc:474:replace_alu$5171.C[26]
.sym 43213 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[25]
.sym 43214 uut.cpu_I.pcpi_rs1[25]
.sym 43215 $auto$alumacc.cc:474:replace_alu$5171.C[25]
.sym 43217 $auto$alumacc.cc:474:replace_alu$5171.C[27]
.sym 43219 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[26]
.sym 43220 uut.cpu_I.pcpi_rs1[26]
.sym 43221 $auto$alumacc.cc:474:replace_alu$5171.C[26]
.sym 43223 $auto$alumacc.cc:474:replace_alu$5171.C[28]
.sym 43225 uut.cpu_I.pcpi_rs1[27]
.sym 43226 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[27]
.sym 43227 $auto$alumacc.cc:474:replace_alu$5171.C[27]
.sym 43229 $auto$alumacc.cc:474:replace_alu$5171.C[29]
.sym 43231 uut.cpu_I.pcpi_rs1[28]
.sym 43232 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[28]
.sym 43233 $auto$alumacc.cc:474:replace_alu$5171.C[28]
.sym 43235 $auto$alumacc.cc:474:replace_alu$5171.C[30]
.sym 43237 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[29]
.sym 43238 uut.cpu_I.pcpi_rs1[29]
.sym 43239 $auto$alumacc.cc:474:replace_alu$5171.C[29]
.sym 43241 $auto$alumacc.cc:474:replace_alu$5171.C[31]
.sym 43243 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[30]
.sym 43244 uut.cpu_I.pcpi_rs1[30]
.sym 43245 $auto$alumacc.cc:474:replace_alu$5171.C[30]
.sym 43247 $nextpnr_ICESTORM_LC_5$I3
.sym 43249 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[31]
.sym 43250 uut.cpu_I.pcpi_rs1[31]
.sym 43251 $auto$alumacc.cc:474:replace_alu$5171.C[31]
.sym 43256 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[1]
.sym 43257 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[2]
.sym 43258 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[3]
.sym 43259 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[4]
.sym 43260 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[5]
.sym 43261 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[6]
.sym 43262 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[7]
.sym 43264 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[2]
.sym 43268 uut.cpu_I.pcpi_rs2[31]
.sym 43269 uut.cpu_I.pcpi_rs1[12]
.sym 43271 uut.cpu_I.instr_sub
.sym 43272 uut.cpu_I.pcpi_rs1[11]
.sym 43273 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[26]
.sym 43274 uut.cpu_I.pcpi_rs1[30]
.sym 43275 uut.cpu_I.pcpi_rs2[14]
.sym 43276 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 43277 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[12]_new_
.sym 43279 uut.cpu_I.pcpi_rs2[15]
.sym 43280 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[16]
.sym 43281 uut.cpu_I.pcpi_rs2[14]
.sym 43282 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[27]
.sym 43283 $PACKER_GND_NET
.sym 43284 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[28]
.sym 43286 uut.cpu_I.reg_out[15]
.sym 43287 uut.cpu_I.pcpi_rs1[12]
.sym 43288 uut.cpu_I.pcpi_rs2[20]
.sym 43290 uut.cpu_I.latched_store
.sym 43291 $nextpnr_ICESTORM_LC_5$I3
.sym 43296 uut.cpu_I.mem_la_wdata[7]
.sym 43297 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[7]_new_
.sym 43299 uut.cpu_I.pcpi_rs1[7]
.sym 43302 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 43304 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 43309 $abc$24495$new_n2800_
.sym 43312 uut.cpu_I.pcpi_rs2[27]
.sym 43316 uut.cpu_I.pcpi_rs2[31]
.sym 43317 uut.cpu_I.pcpi_rs2[30]
.sym 43318 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 43319 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11961[0]_new_inv_
.sym 43322 uut.cpu_I.pcpi_rs2[28]
.sym 43324 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 43325 uut.cpu_I.instr_sub
.sym 43326 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[7]
.sym 43327 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[7]
.sym 43332 $nextpnr_ICESTORM_LC_5$I3
.sym 43335 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[7]_new_
.sym 43336 $abc$24495$new_n2800_
.sym 43337 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11961[0]_new_inv_
.sym 43338 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 43341 uut.cpu_I.pcpi_rs2[31]
.sym 43347 uut.cpu_I.pcpi_rs2[28]
.sym 43356 uut.cpu_I.pcpi_rs2[30]
.sym 43359 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[7]
.sym 43360 uut.cpu_I.instr_sub
.sym 43361 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 43362 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[7]
.sym 43365 uut.cpu_I.pcpi_rs2[27]
.sym 43371 uut.cpu_I.pcpi_rs1[7]
.sym 43372 uut.cpu_I.mem_la_wdata[7]
.sym 43373 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 43374 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 43376 clk24_$glb_clk
.sym 43378 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[8]
.sym 43379 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[9]
.sym 43380 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[10]
.sym 43381 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[11]
.sym 43382 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[12]
.sym 43383 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[13]
.sym 43384 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[14]
.sym 43385 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[15]
.sym 43390 uut.cpu_I.mem_la_wdata[7]
.sym 43391 $PACKER_VCC_NET
.sym 43392 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[28]_new_inv_
.sym 43393 uut.cpu_I.decoded_imm_j[16]
.sym 43394 uut.cpu_I.alu_out_q[7]
.sym 43395 uut.cpu_I.reg_pc[14]
.sym 43397 uut.cpu_I.reg_pc[16]
.sym 43399 uut.cpu_I.mem_la_wdata[5]
.sym 43400 uut.cpu_I.pcpi_rs1[28]
.sym 43401 uut.cpu_I.pcpi_rs2[21]
.sym 43402 uut.cpu_I.pcpi_rs1[31]
.sym 43403 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[15]_new_
.sym 43404 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 43405 uut.cpu_I.cpu_state[6]
.sym 43406 uut.cpu_I.mem_la_wdata[1]
.sym 43407 uut.cpu_I.pcpi_rs1[0]
.sym 43408 uut.cpu_I.pcpi_rs1[23]
.sym 43409 uut.cpu_I.pcpi_rs1[31]
.sym 43410 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[15]
.sym 43411 uut.cpu_I.pcpi_rs2[9]
.sym 43412 uut.cpu_I.pcpi_rs2[8]
.sym 43419 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[15]
.sym 43421 uut.cpu_I.reg_next_pc[15]
.sym 43424 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[14]_new_inv_
.sym 43427 uut.cpu_I.alu_out_q[15]
.sym 43428 uut.cpu_I.latched_stalu
.sym 43429 uut.cpu_I.latched_branch
.sym 43430 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 43433 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[21]
.sym 43435 uut.cpu_I.instr_sub
.sym 43436 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 43438 uut.cpu_I.pcpi_rs1[15]
.sym 43439 uut.cpu_I.pcpi_rs2[15]
.sym 43440 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[13]
.sym 43442 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[15]
.sym 43443 uut.cpu_I.instr_sub
.sym 43444 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 43445 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[13]
.sym 43446 uut.cpu_I.reg_out[15]
.sym 43447 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[12]
.sym 43448 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[21]
.sym 43449 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[15]
.sym 43450 uut.cpu_I.latched_store
.sym 43452 uut.cpu_I.latched_store
.sym 43453 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[14]_new_inv_
.sym 43454 uut.cpu_I.reg_next_pc[15]
.sym 43455 uut.cpu_I.latched_branch
.sym 43458 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 43459 uut.cpu_I.pcpi_rs2[15]
.sym 43460 uut.cpu_I.pcpi_rs1[15]
.sym 43461 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 43465 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[12]
.sym 43470 uut.cpu_I.instr_sub
.sym 43471 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[21]
.sym 43472 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[21]
.sym 43473 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 43476 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 43477 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[13]
.sym 43478 uut.cpu_I.instr_sub
.sym 43479 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[13]
.sym 43482 uut.cpu_I.alu_out_q[15]
.sym 43483 uut.cpu_I.reg_out[15]
.sym 43485 uut.cpu_I.latched_stalu
.sym 43488 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[15]
.sym 43494 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[15]
.sym 43495 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 43496 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[15]
.sym 43497 uut.cpu_I.instr_sub
.sym 43498 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431_$glb_ce
.sym 43499 clk24_$glb_clk
.sym 43500 reset_$glb_sr
.sym 43501 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[16]
.sym 43502 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[17]
.sym 43503 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[18]
.sym 43504 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[19]
.sym 43505 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[20]
.sym 43506 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[21]
.sym 43507 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[22]
.sym 43508 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[23]
.sym 43509 $abc$24495$new_n2820_
.sym 43513 uut.cpu_I.reg_pc[16]
.sym 43514 uut.cpu_I.reg_pc[29]
.sym 43516 uut.cpu_I.pcpi_rs1[13]
.sym 43517 uut.cpu_I.pcpi_rs2[13]
.sym 43518 uut.cpu_I.reg_pc[14]
.sym 43519 uut.cpu_I.pcpi_rs1[11]
.sym 43521 $abc$24495$new_n2847_
.sym 43522 uut.cpu_I.pcpi_rs2[11]
.sym 43523 uut.cpu_I.latched_store
.sym 43524 uut.cpu_I.pcpi_rs1[29]
.sym 43528 uut.cpu_I.pcpi_rs2[29]
.sym 43529 uut.cpu_I.pcpi_rs1[28]
.sym 43530 uut.cpu_I.pcpi_rs1[26]
.sym 43533 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[12]
.sym 43534 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 43536 uut.cpu_I.pcpi_rs1[26]
.sym 43543 uut.cpu_I.pcpi_rs2[19]
.sym 43544 $abc$24495$new_n2840_
.sym 43545 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[19]
.sym 43546 $abc$24495$new_n2874_
.sym 43547 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[28]_new_
.sym 43548 uut.cpu_I.pcpi_rs1[20]
.sym 43549 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[20]
.sym 43550 uut.cpu_I.pcpi_rs1[19]
.sym 43551 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10464[0]_new_inv_
.sym 43553 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10439[0]_new_inv_
.sym 43554 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 43555 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 43556 uut.cpu_I.instr_sub
.sym 43557 $abc$24495$new_n2827_
.sym 43558 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 43560 uut.cpu_I.pcpi_rs2[28]
.sym 43561 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[19]_new_
.sym 43562 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[28]
.sym 43563 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[15]_new_
.sym 43564 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 43565 uut.cpu_I.cpu_state[6]
.sym 43566 uut.cpu_I.pcpi_rs1[28]
.sym 43567 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[28]
.sym 43568 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 43569 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[19]
.sym 43570 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 43571 uut.cpu_I.cpu_state[4]
.sym 43572 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10402[0]_new_inv_
.sym 43573 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 43575 $abc$24495$new_n2827_
.sym 43576 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 43577 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10464[0]_new_inv_
.sym 43578 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[15]_new_
.sym 43581 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[19]_new_
.sym 43582 $abc$24495$new_n2840_
.sym 43583 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 43584 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10439[0]_new_inv_
.sym 43587 uut.cpu_I.cpu_state[4]
.sym 43588 uut.cpu_I.cpu_state[6]
.sym 43589 uut.cpu_I.pcpi_rs1[20]
.sym 43590 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[20]
.sym 43593 uut.cpu_I.pcpi_rs2[19]
.sym 43594 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 43595 uut.cpu_I.pcpi_rs1[19]
.sym 43596 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 43599 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[28]
.sym 43600 uut.cpu_I.instr_sub
.sym 43601 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[28]
.sym 43602 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 43605 uut.cpu_I.instr_sub
.sym 43606 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[19]
.sym 43607 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[19]
.sym 43608 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 43611 uut.cpu_I.pcpi_rs2[28]
.sym 43612 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 43613 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 43614 uut.cpu_I.pcpi_rs1[28]
.sym 43617 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10402[0]_new_inv_
.sym 43618 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 43619 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[28]_new_
.sym 43620 $abc$24495$new_n2874_
.sym 43622 clk24_$glb_clk
.sym 43624 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[24]
.sym 43625 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[25]
.sym 43626 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[26]
.sym 43627 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[27]
.sym 43628 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[28]
.sym 43629 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[29]
.sym 43630 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[30]
.sym 43631 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[31]
.sym 43637 $abc$24495$new_n3088_
.sym 43638 $abc$24495$new_n2840_
.sym 43639 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[19]
.sym 43640 uut.cpu_I.alu_out_q[19]
.sym 43641 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[24]
.sym 43642 $abc$24495$new_n3055_
.sym 43643 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[15]
.sym 43644 uut.cpu_I.reg_pc[27]
.sym 43645 uut.cpu_I.pcpi_rs2[19]
.sym 43646 uut.cpu_I.pcpi_rs1[22]
.sym 43647 uut.cpu_I.pcpi_rs2[16]
.sym 43653 uut.cpu_I.instr_sub
.sym 43656 uut.cpu_I.pcpi_rs2[26]
.sym 43657 uut.cpu_I.pcpi_rs2[27]
.sym 43659 uut.cpu_I.pcpi_rs2[24]
.sym 43665 uut.cpu_I.instr_sub
.sym 43666 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 43667 $abc$24495$new_n2880_
.sym 43669 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[20]
.sym 43670 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 43671 $abc$24495$new_n2884_
.sym 43673 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$8020_Y_new_inv_
.sym 43674 uut.cpu_I.pcpi_rs1[31]
.sym 43675 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 43677 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[26]
.sym 43679 uut.cpu_I.pcpi_rs1[31]
.sym 43680 uut.cpu_I.pcpi_rs2[31]
.sym 43683 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[26]
.sym 43685 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[30]
.sym 43687 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[31]
.sym 43688 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[31]
.sym 43689 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[20]
.sym 43692 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$8021_Y_new_inv_
.sym 43693 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10417[0]_new_inv_
.sym 43694 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 43695 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[30]
.sym 43698 $abc$24495$new_n2884_
.sym 43700 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$8021_Y_new_inv_
.sym 43704 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$8020_Y_new_inv_
.sym 43705 $abc$24495$new_n2880_
.sym 43710 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[30]
.sym 43711 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 43712 uut.cpu_I.instr_sub
.sym 43713 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[30]
.sym 43716 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 43717 uut.cpu_I.pcpi_rs2[31]
.sym 43718 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10417[0]_new_inv_
.sym 43719 uut.cpu_I.pcpi_rs1[31]
.sym 43722 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 43723 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 43724 uut.cpu_I.pcpi_rs2[31]
.sym 43725 uut.cpu_I.pcpi_rs1[31]
.sym 43728 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 43729 uut.cpu_I.instr_sub
.sym 43730 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[20]
.sym 43731 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[20]
.sym 43734 uut.cpu_I.instr_sub
.sym 43735 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[31]
.sym 43736 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[31]
.sym 43737 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 43740 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 43741 uut.cpu_I.instr_sub
.sym 43742 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[26]
.sym 43743 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[26]
.sym 43745 clk24_$glb_clk
.sym 43748 $abc$24495$new_n2870_
.sym 43749 uut.cpu_I.alu_out_q[20]
.sym 43750 uut.cpu_I.alu_out_q[26]
.sym 43751 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10444[1]_new_
.sym 43752 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10392[1]_new_
.sym 43753 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10392[0]_new_inv_
.sym 43754 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10444[0]_new_inv_
.sym 43755 uut.uwbb.mo_0
.sym 43759 uut.cpu_I.alu_out_q[31]
.sym 43760 uut.cpu_I.reg_pc[27]
.sym 43761 uut.cpu_I.latched_stalu
.sym 43763 uut.cpu_I.alu_out_q[30]
.sym 43764 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 43766 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[27]_new_inv_
.sym 43767 $PACKER_VCC_NET
.sym 43768 uut.cpu_I.pcpi_rs2[31]
.sym 43769 uut.cpu_I.instr_sub
.sym 43770 uut.cpu_I.pcpi_rs2[30]
.sym 43772 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 43774 $PACKER_GND_NET
.sym 43775 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[27]
.sym 43781 uut.cpu_I.pcpi_rs2[20]
.sym 43800 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[31]
.sym 43841 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[31]
.sym 43867 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431_$glb_ce
.sym 43868 clk24_$glb_clk
.sym 43869 reset_$glb_sr
.sym 43883 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[20]_new_inv_
.sym 43885 $PACKER_VCC_NET
.sym 43887 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[28]_new_inv_
.sym 43889 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[21]
.sym 43890 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[25]_new_inv_
.sym 43892 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[26]_new_inv_
.sym 43893 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[18]
.sym 43899 uut.cpu_I.pcpi_rs1[20]
.sym 44015 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[28]
.sym 44134 $PACKER_GND_NET
.sym 44256 $PACKER_VCC_NET
.sym 44257 $PACKER_VCC_NET
.sym 44747 $PACKER_VCC_NET
.sym 45077 $abc$24495$techmap\uut.uacia.my_tx.$sub$acia_tx.v:58$1714_Y[0]
.sym 45082 uut.uacia.my_tx.tx_rcnt[0]
.sym 45090 uut.uwbb.sbdato_0[4]
.sym 45100 $abc$24495$new_n1959_
.sym 45110 $PACKER_GND_NET
.sym 45112 $abc$24495$auto$rtlil.cc:1969:NotGate$24363
.sym 45121 $abc$24495$new_n2408_
.sym 45122 $abc$24495$techmap\uut.uacia.my_tx.$sub$acia_tx.v:58$1714_Y[3]
.sym 45125 uut.uacia.my_tx.tx_rcnt[4]
.sym 45129 $abc$24495$techmap\uut.uacia.my_tx.$sub$acia_tx.v:58$1714_Y[2]
.sym 45130 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$15458
.sym 45131 $abc$24495$techmap\uut.uacia.my_tx.$sub$acia_tx.v:58$1714_Y[4]
.sym 45132 $abc$24495$techmap\uut.uacia.my_tx.$sub$acia_tx.v:58$1714_Y[5]
.sym 45133 $abc$24495$techmap\uut.uacia.my_tx.$sub$acia_tx.v:58$1714_Y[6]
.sym 45134 $abc$24495$techmap\uut.uacia.my_tx.$sub$acia_tx.v:58$1714_Y[7]
.sym 45136 uut.uacia.my_tx.tx_rcnt[7]
.sym 45141 uut.uacia.my_tx.tx_rcnt[1]
.sym 45142 uut.uacia.my_tx.tx_rcnt[3]
.sym 45145 uut.uacia.my_tx.tx_rcnt[5]
.sym 45146 uut.uacia.my_tx.tx_rcnt[6]
.sym 45147 uut.uacia.my_tx.tx_rcnt[2]
.sym 45148 uut.uacia.my_tx.tx_rcnt[0]
.sym 45152 uut.uacia.my_tx.tx_rcnt[0]
.sym 45153 uut.uacia.my_tx.tx_rcnt[2]
.sym 45154 uut.uacia.my_tx.tx_rcnt[1]
.sym 45155 uut.uacia.my_tx.tx_rcnt[3]
.sym 45159 $abc$24495$techmap\uut.uacia.my_tx.$sub$acia_tx.v:58$1714_Y[7]
.sym 45161 $abc$24495$new_n2408_
.sym 45164 $abc$24495$new_n2408_
.sym 45166 $abc$24495$techmap\uut.uacia.my_tx.$sub$acia_tx.v:58$1714_Y[5]
.sym 45170 $abc$24495$techmap\uut.uacia.my_tx.$sub$acia_tx.v:58$1714_Y[6]
.sym 45171 $abc$24495$new_n2408_
.sym 45176 $abc$24495$new_n2408_
.sym 45179 $abc$24495$techmap\uut.uacia.my_tx.$sub$acia_tx.v:58$1714_Y[2]
.sym 45182 uut.uacia.my_tx.tx_rcnt[5]
.sym 45183 uut.uacia.my_tx.tx_rcnt[4]
.sym 45184 uut.uacia.my_tx.tx_rcnt[7]
.sym 45185 uut.uacia.my_tx.tx_rcnt[6]
.sym 45190 $abc$24495$new_n2408_
.sym 45191 $abc$24495$techmap\uut.uacia.my_tx.$sub$acia_tx.v:58$1714_Y[4]
.sym 45194 $abc$24495$techmap\uut.uacia.my_tx.$sub$acia_tx.v:58$1714_Y[3]
.sym 45197 $abc$24495$new_n2408_
.sym 45198 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$15458
.sym 45199 clk24_$glb_clk
.sym 45200 uut.uacia.acia_rst_$glb_sr
.sym 45207 $abc$24495$auto$wreduce.cc:455:run$5058[2]
.sym 45208 $abc$24495$auto$wreduce.cc:455:run$5058[3]
.sym 45209 $abc$24495$techmap\uut.uacia.my_tx.$procmux$1863_Y_new_inv_
.sym 45210 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15596
.sym 45211 uut.uacia.tx_busy
.sym 45212 $abc$24495$new_n2403_
.sym 45219 uut.mem_wdata[4]
.sym 45220 uut.uwbb.sbadri[3]
.sym 45221 tx$SB_IO_OUT
.sym 45222 uut.mem_wdata[2]
.sym 45241 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 45250 uut.uwbb.sbdato_0[3]
.sym 45262 uut.mem_addr[29]
.sym 45268 uut.wbb_do[4]
.sym 45285 uut.uwbb.sbdato_1[3]
.sym 45287 uut.uacia.acia_rst
.sym 45290 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10153[1]_new_inv_
.sym 45294 uut.uwbb.sbdato_1[4]
.sym 45295 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10153[0]_new_inv_
.sym 45301 $abc$24495$techmap\uut.uacia.$procmux$1887_Y
.sym 45304 uut.uacia.tx_busy
.sym 45307 uut.uwbb.sbdato_0[3]
.sym 45308 uut.uwbb.sbdato_0[4]
.sym 45309 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$23248
.sym 45312 uut.uacia.tx_busy
.sym 45313 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15484[2]_new_
.sym 45316 uut.uwbb.sbdato_0[4]
.sym 45318 uut.uwbb.sbdato_1[4]
.sym 45327 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15484[2]_new_
.sym 45330 uut.uacia.tx_busy
.sym 45333 $abc$24495$techmap\uut.uacia.$procmux$1887_Y
.sym 45335 uut.uacia.acia_rst
.sym 45336 uut.uacia.tx_busy
.sym 45341 uut.uwbb.sbdato_0[3]
.sym 45342 uut.uwbb.sbdato_1[3]
.sym 45358 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10153[0]_new_inv_
.sym 45359 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10153[1]_new_inv_
.sym 45361 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$23248
.sym 45362 clk24_$glb_clk
.sym 45363 reset_$glb_sr
.sym 45366 uut.uacia.my_tx.tx_bcnt[1]
.sym 45371 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15638
.sym 45377 uut.mem_wdata[4]
.sym 45383 uut.mem_addr[4]
.sym 45386 $abc$24495$auto$rtlil.cc:1863:Or$5128
.sym 45388 uut.mem_wstrb[1]
.sym 45390 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18090
.sym 45391 uut.uwbb.sbdato_1[1]
.sym 45392 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 45393 key_l$SB_IO_IN
.sym 45398 uut.ram_do[16]
.sym 45419 uut.uacia.tx_busy
.sym 45456 uut.uacia.tx_busy
.sym 45485 clk24_$glb_clk
.sym 45486 reset_$glb_sr
.sym 45487 uut.tone_div[27]
.sym 45488 uut.tone_div[28]
.sym 45489 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17887
.sym 45490 uut.tone_div[25]
.sym 45491 uut.tone_div[24]
.sym 45492 uut.tone_div[26]
.sym 45493 uut.tone_div[29]
.sym 45494 uut.tone_div[30]
.sym 45502 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431
.sym 45504 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15638
.sym 45505 key_m$SB_IO_IN
.sym 45506 uut.mem_addr[5]
.sym 45507 uut.uwbb.sbdato_1[3]
.sym 45508 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15638
.sym 45509 uut.uwbb.sbdato_1[4]
.sym 45510 uut.uacia.acia_rst
.sym 45511 uut.cpu_I.decoded_imm_j[11]
.sym 45513 uut.ram_do[25]
.sym 45514 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 45519 uut.cnt[4]
.sym 45520 uut.mem_wdata[7]
.sym 45521 uut.cnt[3]
.sym 45522 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16869
.sym 45528 uut.cnt[3]
.sym 45530 uut.cnt[4]
.sym 45533 uut.cpu_I.mem_rdata_latched[20]
.sym 45536 uut.wbb_do[3]
.sym 45538 uut.mem_addr[29]
.sym 45539 $abc$24495$new_n3865_
.sym 45541 $abc$24495$uut.spk_sel_new_
.sym 45542 uut.mem_addr[28]
.sym 45544 uut.cpu_I.mem_rdata_latched[13]
.sym 45545 uut.wbb_do[4]
.sym 45548 uut.mem_wstrb[1]
.sym 45551 reset
.sym 45552 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 45553 key_l$SB_IO_IN
.sym 45554 $abc$24495$new_n2611_
.sym 45559 $abc$24495$new_n2443_
.sym 45568 $abc$24495$uut.spk_sel_new_
.sym 45570 uut.mem_wstrb[1]
.sym 45573 uut.cpu_I.mem_rdata_latched[13]
.sym 45579 uut.mem_addr[28]
.sym 45580 uut.cnt[3]
.sym 45581 uut.wbb_do[3]
.sym 45582 $abc$24495$new_n2443_
.sym 45588 uut.cpu_I.mem_rdata_latched[20]
.sym 45591 $abc$24495$new_n2611_
.sym 45592 key_l$SB_IO_IN
.sym 45593 uut.mem_addr[29]
.sym 45594 $abc$24495$new_n3865_
.sym 45598 reset
.sym 45600 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 45603 uut.mem_addr[28]
.sym 45604 uut.cnt[4]
.sym 45605 uut.wbb_do[4]
.sym 45606 $abc$24495$new_n2443_
.sym 45607 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663_$glb_ce
.sym 45608 clk24_$glb_clk
.sym 45610 uut.tone_div[11]
.sym 45611 uut.tone_div[12]
.sym 45612 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[9]
.sym 45613 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[10]
.sym 45614 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[15]
.sym 45615 uut.tone_div[8]
.sym 45616 uut.tone_div[14]
.sym 45617 uut.tone_div[13]
.sym 45628 uut.cpu_I.decoded_imm_j[13]
.sym 45629 uut.cpu_I.instr_jal
.sym 45633 uut.cpu_I.instr_jal
.sym 45634 $abc$24495$uut.cpu_I.mem_rdata[12]_new_inv_
.sym 45637 $abc$24495$techmap\uut.$add$system.v:162$42_Y[9]
.sym 45640 uut.rom_do[9]
.sym 45642 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 45651 uut.rom_do[12]
.sym 45653 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 45654 uut.cpu_I.mem_rdata_q[7]
.sym 45655 uut.cpu_I.decoded_imm_j[11]
.sym 45656 $abc$24495$new_n3869_
.sym 45657 gpio_o[12]
.sym 45658 uut.rom_do[9]
.sym 45659 $abc$24495$new_n3868_
.sym 45661 $abc$24495$techmap\uut.$add$system.v:162$42_Y[9]
.sym 45662 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18090
.sym 45664 gpio_o[9]
.sym 45666 uut.cnt[12]
.sym 45668 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 45669 uut.mem_wstrb[1]
.sym 45670 uut.mem_wdata[9]
.sym 45671 uut.cpu_I.instr_jal
.sym 45672 uut.mem_addr[28]
.sym 45673 uut.mem_valid
.sym 45674 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 45676 uut.mem_addr[30]
.sym 45677 uut.ram_do[12]
.sym 45678 uut.mem_addr[29]
.sym 45681 uut.mem_addr[29]
.sym 45682 uut.mem_addr[31]
.sym 45684 uut.rom_do[12]
.sym 45685 uut.mem_addr[29]
.sym 45686 gpio_o[12]
.sym 45687 uut.mem_addr[28]
.sym 45696 gpio_o[9]
.sym 45697 uut.mem_addr[28]
.sym 45698 uut.mem_addr[29]
.sym 45699 uut.rom_do[9]
.sym 45702 $abc$24495$techmap\uut.$add$system.v:162$42_Y[9]
.sym 45703 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 45704 uut.mem_wdata[9]
.sym 45708 uut.mem_addr[31]
.sym 45709 $abc$24495$new_n3869_
.sym 45710 uut.mem_valid
.sym 45711 $abc$24495$new_n3868_
.sym 45714 uut.mem_addr[28]
.sym 45715 uut.mem_addr[30]
.sym 45716 uut.ram_do[12]
.sym 45717 uut.cnt[12]
.sym 45720 uut.mem_wstrb[1]
.sym 45721 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 45726 uut.cpu_I.mem_rdata_q[7]
.sym 45727 uut.cpu_I.instr_jal
.sym 45728 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 45729 uut.cpu_I.decoded_imm_j[11]
.sym 45730 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18090
.sym 45731 clk24_$glb_clk
.sym 45735 $abc$24495$techmap\uut.$add$system.v:162$42_Y[2]
.sym 45736 $abc$24495$techmap\uut.$add$system.v:162$42_Y[3]
.sym 45737 $abc$24495$techmap\uut.$add$system.v:162$42_Y[4]
.sym 45738 $abc$24495$techmap\uut.$add$system.v:162$42_Y[5]
.sym 45739 $abc$24495$techmap\uut.$add$system.v:162$42_Y[6]
.sym 45740 $abc$24495$techmap\uut.$add$system.v:162$42_Y[7]
.sym 45744 reset
.sym 45745 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[12]
.sym 45746 uut.mem_wdata[4]
.sym 45748 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[10]
.sym 45750 uut.tone_div[13]
.sym 45752 uut.tone_div[11]
.sym 45753 uut.mem_addr[2]
.sym 45754 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17583
.sym 45755 uut.rom_do[12]
.sym 45756 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[9]
.sym 45757 $abc$24495$uut.cpu_I.mem_rdata[8]_new_inv_
.sym 45758 uut.mem_addr[28]
.sym 45759 uut.mem_valid
.sym 45760 uut.cnt[9]
.sym 45762 uut.mem_addr[30]
.sym 45763 uut.ram_do[12]
.sym 45764 uut.mem_addr[29]
.sym 45765 uut.mem_valid
.sym 45766 uut.mem_wdata[15]
.sym 45767 uut.mem_addr[29]
.sym 45768 uut.rom_do[10]
.sym 45774 uut.rom_do[8]
.sym 45776 $abc$24495$new_n3895_
.sym 45777 $abc$24495$new_n3896_
.sym 45778 uut.mem_addr[30]
.sym 45780 uut.mem_addr[29]
.sym 45782 uut.mem_addr[28]
.sym 45783 gpio_o[13]
.sym 45784 uut.mem_wdata[13]
.sym 45785 uut.mem_valid
.sym 45786 uut.cnt[11]
.sym 45787 $abc$24495$new_n3878_
.sym 45788 uut.mem_addr[29]
.sym 45789 $abc$24495$new_n3877_
.sym 45790 gpio_o[8]
.sym 45791 uut.mem_valid
.sym 45792 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16869
.sym 45799 uut.cnt[8]
.sym 45800 uut.mem_addr[31]
.sym 45801 uut.ram_do[11]
.sym 45802 uut.ram_do[8]
.sym 45804 uut.rom_do[13]
.sym 45805 uut.mem_wdata[8]
.sym 45809 uut.mem_wdata[8]
.sym 45815 uut.mem_wdata[13]
.sym 45819 uut.mem_valid
.sym 45820 $abc$24495$new_n3896_
.sym 45821 $abc$24495$new_n3895_
.sym 45822 uut.mem_addr[31]
.sym 45825 uut.mem_addr[28]
.sym 45826 uut.ram_do[11]
.sym 45827 uut.cnt[11]
.sym 45828 uut.mem_addr[30]
.sym 45831 $abc$24495$new_n3877_
.sym 45832 uut.mem_addr[31]
.sym 45833 $abc$24495$new_n3878_
.sym 45834 uut.mem_valid
.sym 45837 uut.ram_do[8]
.sym 45838 uut.mem_addr[30]
.sym 45839 uut.mem_addr[28]
.sym 45840 uut.cnt[8]
.sym 45843 uut.mem_addr[29]
.sym 45844 uut.mem_addr[28]
.sym 45845 gpio_o[13]
.sym 45846 uut.rom_do[13]
.sym 45849 uut.mem_addr[28]
.sym 45850 uut.rom_do[8]
.sym 45851 uut.mem_addr[29]
.sym 45852 gpio_o[8]
.sym 45853 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16869
.sym 45854 clk24_$glb_clk
.sym 45856 $abc$24495$techmap\uut.$add$system.v:162$42_Y[8]
.sym 45857 $abc$24495$techmap\uut.$add$system.v:162$42_Y[9]
.sym 45858 $abc$24495$techmap\uut.$add$system.v:162$42_Y[10]
.sym 45859 $abc$24495$techmap\uut.$add$system.v:162$42_Y[11]
.sym 45860 $abc$24495$techmap\uut.$add$system.v:162$42_Y[12]
.sym 45861 $abc$24495$techmap\uut.$add$system.v:162$42_Y[13]
.sym 45862 $abc$24495$techmap\uut.$add$system.v:162$42_Y[14]
.sym 45863 $abc$24495$techmap\uut.$add$system.v:162$42_Y[15]
.sym 45866 uut.cpu_I.pcpi_rs1[16]
.sym 45868 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 45869 uut.mem_addr[6]
.sym 45870 uut.mem_wdata[4]
.sym 45872 uut.mem_addr[5]
.sym 45874 uut.cnt[11]
.sym 45875 uut.cpu_I.latched_rd[0]
.sym 45876 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[8]
.sym 45877 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18090
.sym 45878 uut.rom_do[8]
.sym 45879 uut.cnt[12]
.sym 45880 $abc$24495$techmap\uut.$add$system.v:162$42_Y[22]
.sym 45882 $abc$24495$techmap\uut.$add$system.v:162$42_Y[23]
.sym 45883 uut.mem_wdata[21]
.sym 45884 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 45885 uut.cpu_I.latched_branch
.sym 45886 uut.ram_do[16]
.sym 45887 uut.uwbb.sbdato_1[1]
.sym 45888 uut.cnt[20]
.sym 45890 uut.rom_do[13]
.sym 45891 uut.mem_wdata[8]
.sym 45897 uut.mem_wdata[10]
.sym 45898 $abc$24495$new_n3889_
.sym 45899 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16869
.sym 45900 uut.cnt[10]
.sym 45902 $abc$24495$new_n3890_
.sym 45903 $abc$24495$uut.cpu_I.mem_rdata[10]_new_inv_
.sym 45904 uut.cpu_I.pcpi_rs1[0]
.sym 45905 uut.rom_do[11]
.sym 45907 $abc$24495$uut.cpu_I.mem_rdata[26]_new_inv_
.sym 45910 uut.ram_do[10]
.sym 45911 uut.mem_wdata[11]
.sym 45912 uut.mem_addr[31]
.sym 45913 gpio_o[11]
.sym 45915 uut.cpu_I.pcpi_rs1[1]
.sym 45916 gpio_o[10]
.sym 45918 uut.mem_addr[28]
.sym 45919 uut.mem_valid
.sym 45922 uut.mem_addr[30]
.sym 45924 uut.mem_addr[29]
.sym 45926 uut.mem_wdata[15]
.sym 45928 uut.rom_do[10]
.sym 45931 uut.mem_wdata[11]
.sym 45936 uut.mem_addr[28]
.sym 45937 uut.rom_do[10]
.sym 45938 gpio_o[10]
.sym 45939 uut.mem_addr[29]
.sym 45942 gpio_o[11]
.sym 45943 uut.rom_do[11]
.sym 45944 uut.mem_addr[29]
.sym 45945 uut.mem_addr[28]
.sym 45949 uut.mem_wdata[10]
.sym 45954 uut.mem_wdata[15]
.sym 45960 uut.mem_addr[28]
.sym 45961 uut.mem_addr[30]
.sym 45962 uut.cnt[10]
.sym 45963 uut.ram_do[10]
.sym 45966 uut.mem_addr[31]
.sym 45967 $abc$24495$new_n3889_
.sym 45968 uut.mem_valid
.sym 45969 $abc$24495$new_n3890_
.sym 45972 uut.cpu_I.pcpi_rs1[0]
.sym 45973 $abc$24495$uut.cpu_I.mem_rdata[10]_new_inv_
.sym 45974 $abc$24495$uut.cpu_I.mem_rdata[26]_new_inv_
.sym 45975 uut.cpu_I.pcpi_rs1[1]
.sym 45976 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16869
.sym 45977 clk24_$glb_clk
.sym 45979 $abc$24495$techmap\uut.$add$system.v:162$42_Y[16]
.sym 45980 $abc$24495$techmap\uut.$add$system.v:162$42_Y[17]
.sym 45981 $abc$24495$techmap\uut.$add$system.v:162$42_Y[18]
.sym 45982 $abc$24495$techmap\uut.$add$system.v:162$42_Y[19]
.sym 45983 $abc$24495$techmap\uut.$add$system.v:162$42_Y[20]
.sym 45984 $abc$24495$techmap\uut.$add$system.v:162$42_Y[21]
.sym 45985 $abc$24495$techmap\uut.$add$system.v:162$42_Y[22]
.sym 45986 $abc$24495$techmap\uut.$add$system.v:162$42_Y[23]
.sym 45987 uut.rom_do[11]
.sym 45989 uut.uwbb.sbdato_0[4]
.sym 45990 uut.cpu_I.pcpi_rs1[22]
.sym 45991 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[26]
.sym 45992 uut.mem_addr[7]
.sym 45993 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[29]
.sym 45994 uut.cnt[11]
.sym 45995 uut.cnt[15]
.sym 45996 uut.cnt[10]
.sym 45997 uut.cnt[8]
.sym 45998 uut.cnt[12]
.sym 45999 $PACKER_GND_NET
.sym 46000 uut.cpu_I.mem_do_prefetch
.sym 46001 uut.cnt[14]
.sym 46002 $abc$24495$new_n1937_
.sym 46003 uut.cpu_I.decoded_imm_j[11]
.sym 46004 uut.cpu_I.instr_jal
.sym 46005 uut.ram_do[25]
.sym 46006 uut.cnt[13]
.sym 46007 $abc$24495$techmap\uut.$add$system.v:162$42_Y[12]
.sym 46008 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$and$/usr/bin/../share/yosys/techmap.v:434$7473_Y[3]_new_
.sym 46009 $abc$24495$techmap\uut.$add$system.v:162$42_Y[13]
.sym 46010 uut.cnt[19]
.sym 46011 uut.cpu_I.latched_branch
.sym 46012 $abc$24495$uut.cpu_I.mem_rdata[10]_new_inv_
.sym 46013 $abc$24495$uut.cpu_I.mem_rdata[16]_new_inv_
.sym 46014 uut.cnt[22]
.sym 46020 uut.cpu_I.instr_jalr
.sym 46021 uut.cpu_I.instr_jal
.sym 46022 $abc$24495$new_n1966_
.sym 46023 uut.mem_addr[30]
.sym 46024 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$and$/usr/bin/../share/yosys/techmap.v:434$7473_Y[3]_new_
.sym 46025 uut.ram_do[17]
.sym 46026 $abc$24495$uut.cpu_I.mem_rdata[10]_new_inv_
.sym 46027 uut.mem_addr[31]
.sym 46029 uut.cpu_I.decoder_trigger
.sym 46030 $abc$24495$uut.cpu_I.mem_rdata[26]_new_inv_
.sym 46032 $abc$24495$new_n3835_
.sym 46033 uut.cnt[17]
.sym 46034 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2777.$and$/usr/bin/../share/yosys/techmap.v:434$7616_Y_new_
.sym 46035 uut.mem_addr[28]
.sym 46036 uut.cpu_I.reg_next_pc[2]
.sym 46037 $abc$24495$new_n1972_
.sym 46038 $abc$24495$new_n3836_
.sym 46039 uut.cpu_I.cpu_state[1]
.sym 46040 uut.cnt[16]
.sym 46043 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[1]_new_inv_
.sym 46044 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 46045 uut.cpu_I.latched_branch
.sym 46046 uut.ram_do[16]
.sym 46047 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20368
.sym 46048 uut.cpu_I.latched_store
.sym 46049 uut.mem_wstrb[2]
.sym 46050 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 46051 uut.mem_valid
.sym 46053 uut.cpu_I.instr_jalr
.sym 46054 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2777.$and$/usr/bin/../share/yosys/techmap.v:434$7616_Y_new_
.sym 46055 $abc$24495$new_n1966_
.sym 46056 $abc$24495$new_n1972_
.sym 46059 $abc$24495$new_n3835_
.sym 46060 $abc$24495$new_n3836_
.sym 46061 uut.mem_addr[31]
.sym 46062 uut.mem_valid
.sym 46065 uut.cnt[16]
.sym 46066 uut.mem_addr[30]
.sym 46067 uut.mem_addr[28]
.sym 46068 uut.ram_do[16]
.sym 46073 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 46074 uut.mem_wstrb[2]
.sym 46077 uut.cpu_I.latched_branch
.sym 46078 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[1]_new_inv_
.sym 46079 uut.cpu_I.reg_next_pc[2]
.sym 46080 uut.cpu_I.latched_store
.sym 46083 uut.mem_addr[30]
.sym 46084 uut.mem_addr[28]
.sym 46085 uut.ram_do[17]
.sym 46086 uut.cnt[17]
.sym 46090 uut.cpu_I.instr_jal
.sym 46091 uut.cpu_I.decoder_trigger
.sym 46092 uut.cpu_I.cpu_state[1]
.sym 46095 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 46096 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$and$/usr/bin/../share/yosys/techmap.v:434$7473_Y[3]_new_
.sym 46097 $abc$24495$uut.cpu_I.mem_rdata[26]_new_inv_
.sym 46098 $abc$24495$uut.cpu_I.mem_rdata[10]_new_inv_
.sym 46099 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20368
.sym 46100 clk24_$glb_clk
.sym 46101 reset_$glb_sr
.sym 46102 $abc$24495$techmap\uut.$add$system.v:162$42_Y[24]
.sym 46103 $abc$24495$techmap\uut.$add$system.v:162$42_Y[25]
.sym 46104 $abc$24495$techmap\uut.$add$system.v:162$42_Y[26]
.sym 46105 $abc$24495$techmap\uut.$add$system.v:162$42_Y[27]
.sym 46106 $abc$24495$techmap\uut.$add$system.v:162$42_Y[28]
.sym 46107 $abc$24495$techmap\uut.$add$system.v:162$42_Y[29]
.sym 46108 $abc$24495$techmap\uut.$add$system.v:162$42_Y[30]
.sym 46109 $abc$24495$techmap\uut.$add$system.v:162$42_Y[31]
.sym 46112 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[3]
.sym 46114 $abc$24495$uut.cpu_I.mem_rdata[14]_new_inv_
.sym 46115 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$19314
.sym 46116 $abc$24495$new_n1966_
.sym 46117 $abc$24495$techmap\uut.$add$system.v:162$42_Y[19]
.sym 46118 $abc$24495$uut.cpu_I.mem_rdata[26]_new_inv_
.sym 46119 uut.cpu_I.decoded_imm_j[4]
.sym 46120 uut.cnt[23]
.sym 46121 $abc$24495$techmap\uut.$add$system.v:162$42_Y[16]
.sym 46122 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18162
.sym 46123 uut.cpu_I.decoded_imm_j[18]
.sym 46124 $auto$alumacc.cc:474:replace_alu$5149.C[3]
.sym 46125 $abc$24495$techmap\uut.$add$system.v:162$42_Y[18]
.sym 46126 $abc$24495$uut.cpu_I.mem_rdata[12]_new_inv_
.sym 46128 uut.mem_wdata[23]
.sym 46130 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 46131 $abc$24495$uut.cpu_I.mem_rdata[14]_new_inv_
.sym 46132 $abc$24495$techmap\uut.$add$system.v:162$42_Y[21]
.sym 46133 uut.mem_wdata[20]
.sym 46134 $abc$24495$uut.cpu_I.mem_rdata[23]_new_inv_
.sym 46135 uut.mem_wstrb[2]
.sym 46136 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 46143 $abc$24495$new_n3853_
.sym 46145 $abc$24495$new_n3854_
.sym 46146 uut.mem_wstrb[2]
.sym 46147 uut.mem_addr[30]
.sym 46148 $abc$24495$new_n3845_
.sym 46150 uut.mem_valid
.sym 46152 uut.ram_do[23]
.sym 46153 uut.mem_wdata[21]
.sym 46154 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17021
.sym 46156 $abc$24495$new_n3844_
.sym 46157 uut.mem_wdata[20]
.sym 46160 uut.cnt[23]
.sym 46162 uut.mem_addr[31]
.sym 46164 uut.mem_addr[28]
.sym 46165 uut.rom_do[16]
.sym 46167 uut.mem_wdata[16]
.sym 46168 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6011_new_inv_
.sym 46169 gpio_o[16]
.sym 46170 uut.mem_addr[31]
.sym 46174 uut.mem_addr[29]
.sym 46176 $abc$24495$new_n3853_
.sym 46177 uut.mem_valid
.sym 46178 $abc$24495$new_n3854_
.sym 46179 uut.mem_addr[31]
.sym 46182 $abc$24495$new_n3845_
.sym 46183 uut.mem_addr[31]
.sym 46184 uut.mem_valid
.sym 46185 $abc$24495$new_n3844_
.sym 46189 uut.mem_wdata[16]
.sym 46194 uut.mem_wstrb[2]
.sym 46195 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6011_new_inv_
.sym 46200 uut.mem_addr[29]
.sym 46201 gpio_o[16]
.sym 46202 uut.rom_do[16]
.sym 46203 uut.mem_addr[28]
.sym 46206 uut.cnt[23]
.sym 46207 uut.ram_do[23]
.sym 46208 uut.mem_addr[28]
.sym 46209 uut.mem_addr[30]
.sym 46213 uut.mem_wdata[20]
.sym 46218 uut.mem_wdata[21]
.sym 46222 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17021
.sym 46223 clk24_$glb_clk
.sym 46225 uut.cnt[25]
.sym 46226 $abc$24495$new_n3045_
.sym 46227 uut.cnt[24]
.sym 46228 $abc$24495$new_n2953_
.sym 46229 $abc$24495$new_n3881_
.sym 46230 $abc$24495$new_n3905_
.sym 46231 uut.cnt[30]
.sym 46232 uut.cnt[31]
.sym 46236 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[4]
.sym 46237 uut.cpu_I.mem_do_rinst
.sym 46238 uut.cpu_I.decoded_imm_j[14]
.sym 46239 $abc$24495$new_n3854_
.sym 46243 uut.mem_addr[30]
.sym 46244 uut.cpu_I.latched_store
.sym 46245 $abc$24495$new_n1946_
.sym 46246 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18706
.sym 46247 uut.cpu_I.latched_is_lh
.sym 46248 uut.mem_wdata[2]
.sym 46249 uut.cnt[16]
.sym 46250 uut.mem_addr[28]
.sym 46251 uut.mem_addr[29]
.sym 46252 uut.mem_addr[15]
.sym 46253 uut.mem_addr[28]
.sym 46254 uut.cpu_I.latched_is_lh
.sym 46255 $abc$24495$uut.cpu_I.mem_rdata[8]_new_inv_
.sym 46256 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[5]
.sym 46257 uut.mem_valid
.sym 46258 uut.mem_addr[30]
.sym 46260 uut.mem_addr[29]
.sym 46266 uut.mem_addr[28]
.sym 46267 uut.mem_addr[29]
.sym 46271 uut.mem_addr[28]
.sym 46272 uut.rom_do[23]
.sym 46275 $abc$24495$uut.cpu_I.mem_rdata[22]_new_inv_
.sym 46277 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17021
.sym 46279 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7476_Y_new_inv_
.sym 46280 uut.rom_do[17]
.sym 46281 gpio_o[17]
.sym 46282 uut.mem_wdata[22]
.sym 46284 uut.mem_addr[29]
.sym 46285 gpio_o[23]
.sym 46288 uut.mem_wdata[23]
.sym 46294 uut.mem_wdata[17]
.sym 46296 uut.mem_wdata[18]
.sym 46297 uut.mem_wdata[19]
.sym 46299 uut.rom_do[23]
.sym 46300 gpio_o[23]
.sym 46301 uut.mem_addr[29]
.sym 46302 uut.mem_addr[28]
.sym 46307 uut.mem_wdata[18]
.sym 46311 $abc$24495$uut.cpu_I.mem_rdata[22]_new_inv_
.sym 46313 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7476_Y_new_inv_
.sym 46320 uut.mem_wdata[23]
.sym 46323 uut.mem_wdata[22]
.sym 46329 uut.rom_do[17]
.sym 46330 uut.mem_addr[28]
.sym 46331 uut.mem_addr[29]
.sym 46332 gpio_o[17]
.sym 46337 uut.mem_wdata[19]
.sym 46343 uut.mem_wdata[17]
.sym 46345 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17021
.sym 46346 clk24_$glb_clk
.sym 46348 $abc$24495$new_n2979_
.sym 46349 $abc$24495$new_n2980_
.sym 46350 $abc$24495$new_n3060_
.sym 46351 uut.mem_wdata[20]
.sym 46352 uut.mem_wdata[17]
.sym 46353 $abc$24495$new_n3051_
.sym 46354 uut.mem_wdata[18]
.sym 46355 $abc$24495$uut.cpu_I.mem_rdata_word[8]_new_inv_
.sym 46358 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[5]
.sym 46360 uut.cnt[20]
.sym 46361 uut.cpu_I.mem_rdata_q[25]
.sym 46362 uut.cpu_I.latched_is_lb
.sym 46363 uut.cpu_I.instr_sub
.sym 46364 uut.mem_addr[4]
.sym 46365 uut.cpu_I.latched_is_lb
.sym 46366 $abc$24495$uut.cpu_I.mem_rdata[25]_new_inv_
.sym 46367 uut.cpu_I.decoded_imm_j[12]
.sym 46368 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[16]
.sym 46370 $abc$24495$new_n3806_
.sym 46371 $abc$24495$new_n1955_
.sym 46372 uut.cpu_I.pcpi_rs2[17]
.sym 46373 uut.cpu_I.latched_branch
.sym 46374 $abc$24495$techmap\uut.$add$system.v:162$42_Y[23]
.sym 46375 uut.cpu_I.pcpi_rs2[18]
.sym 46376 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[2]
.sym 46377 $abc$24495$techmap\uut.$add$system.v:162$42_Y[22]
.sym 46378 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20368
.sym 46379 uut.cpu_I.cpu_state[6]
.sym 46380 uut.cpu_I.mem_la_wdata[2]
.sym 46381 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 46382 uut.cpu_I.cpu_state[6]
.sym 46383 uut.cpu_I.mem_la_wdata[4]
.sym 46389 $abc$24495$new_n3859_
.sym 46391 $abc$24495$new_n2987_
.sym 46392 uut.mem_addr[31]
.sym 46393 gpio_o[22]
.sym 46394 $abc$24495$new_n2986_
.sym 46395 uut.cpu_I.cpu_state[6]
.sym 46396 uut.rom_do[22]
.sym 46397 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[6]_new_
.sym 46399 uut.cpu_I.decoded_imm[1]
.sym 46402 $abc$24495$new_n2920_
.sym 46403 $abc$24495$uut.cpu_I.mem_rdata_word[1]_new_
.sym 46404 uut.cnt[22]
.sym 46405 $abc$24495$new_n2979_
.sym 46406 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[6]
.sym 46407 $abc$24495$new_n3860_
.sym 46408 uut.cpu_I.cpu_state[6]
.sym 46409 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 46410 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7493_Y[5]_new_
.sym 46411 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7493_Y[6]_new_
.sym 46412 uut.cpu_I.cpu_state[4]
.sym 46413 uut.mem_addr[28]
.sym 46414 uut.cpu_I.pcpi_rs1[1]
.sym 46415 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[5]_new_
.sym 46416 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[5]
.sym 46417 uut.mem_valid
.sym 46418 uut.mem_addr[30]
.sym 46419 uut.ram_do[22]
.sym 46420 uut.mem_addr[29]
.sym 46422 uut.mem_addr[29]
.sym 46423 uut.mem_addr[28]
.sym 46424 gpio_o[22]
.sym 46425 uut.rom_do[22]
.sym 46428 uut.mem_valid
.sym 46429 $abc$24495$new_n3859_
.sym 46430 uut.mem_addr[31]
.sym 46431 $abc$24495$new_n3860_
.sym 46434 uut.cnt[22]
.sym 46435 uut.ram_do[22]
.sym 46436 uut.mem_addr[30]
.sym 46437 uut.mem_addr[28]
.sym 46440 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[5]_new_
.sym 46441 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 46442 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7493_Y[5]_new_
.sym 46443 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[5]
.sym 46446 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 46447 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[6]_new_
.sym 46448 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7493_Y[6]_new_
.sym 46449 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[6]
.sym 46452 uut.cpu_I.decoded_imm[1]
.sym 46453 uut.cpu_I.pcpi_rs1[1]
.sym 46454 uut.cpu_I.cpu_state[4]
.sym 46455 uut.cpu_I.cpu_state[6]
.sym 46458 $abc$24495$new_n2979_
.sym 46459 uut.cpu_I.cpu_state[6]
.sym 46460 $abc$24495$new_n2987_
.sym 46461 $abc$24495$new_n2986_
.sym 46465 $abc$24495$new_n2920_
.sym 46466 $abc$24495$uut.cpu_I.mem_rdata_word[1]_new_
.sym 46467 uut.cpu_I.cpu_state[6]
.sym 46469 clk24_$glb_clk
.sym 46470 reset_$glb_sr
.sym 46471 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[0]_new_inv_
.sym 46472 uut.cpu_I.alu_out_q[6]
.sym 46473 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11956[0]_new_inv_
.sym 46474 $abc$24495$new_n3004_
.sym 46475 uut.cpu_I.alu_out_q[5]
.sym 46476 uut.cpu_I.alu_out_q[1]
.sym 46477 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[4]_new_inv_
.sym 46478 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[5]_new_inv_
.sym 46479 uut.uwbb.mi_0
.sym 46482 uut.uwbb.mi_0
.sym 46483 uut.cpu_I.decoded_imm_j[19]
.sym 46484 uut.mem_wdata[18]
.sym 46486 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[6]
.sym 46487 uut.cpu_I.pcpi_rs2[20]
.sym 46488 $abc$24495$new_n3904_
.sym 46489 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 46490 $abc$24495$uut.cpu_I.mem_rdata[21]_new_inv_
.sym 46491 uut.cpu_I.reg_out[5]
.sym 46492 uut.mem_wdata[13]
.sym 46493 uut.cpu_I.reg_out[4]
.sym 46494 $abc$24495$uut.cpu_I.mem_rdata[11]_new_inv_
.sym 46495 $abc$24495$new_n3001_
.sym 46496 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$and$/usr/bin/../share/yosys/techmap.v:434$7473_Y[3]_new_
.sym 46497 uut.cpu_I.instr_jal
.sym 46498 uut.cpu_I.decoded_imm_j[17]
.sym 46499 $abc$24495$uut.cpu_I.mem_rdata[19]_new_inv_
.sym 46500 uut.cpu_I.decoded_imm_j[11]
.sym 46501 uut.cnt[22]
.sym 46502 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[5]_new_inv_
.sym 46503 uut.cpu_I.latched_branch
.sym 46504 $abc$24495$new_n3045_
.sym 46505 $abc$24495$uut.cpu_I.mem_rdata[16]_new_inv_
.sym 46512 uut.cpu_I.instr_sub
.sym 46513 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[7]
.sym 46514 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18162
.sym 46515 $abc$24495$techmap\uut.$add$system.v:162$42_Y[16]
.sym 46516 uut.cpu_I.latched_is_lh
.sym 46520 uut.mem_wdata[22]
.sym 46521 uut.cpu_I.pcpi_rs1[7]
.sym 46526 uut.mem_wdata[23]
.sym 46528 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 46529 $abc$24495$uut.cpu_I.mem_rdata_word[13]_new_inv_
.sym 46530 uut.cpu_I.cpu_state[4]
.sym 46531 $abc$24495$uut.cpu_I.mem_rdata[16]_new_inv_
.sym 46532 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 46533 uut.cpu_I.latched_is_lb
.sym 46534 $abc$24495$techmap\uut.$add$system.v:162$42_Y[23]
.sym 46535 uut.cpu_I.pcpi_rs1[8]
.sym 46536 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[2]
.sym 46537 $abc$24495$techmap\uut.$add$system.v:162$42_Y[22]
.sym 46538 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[2]
.sym 46541 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 46542 uut.cpu_I.cpu_state[6]
.sym 46543 uut.mem_wdata[16]
.sym 46545 uut.mem_wdata[16]
.sym 46546 $abc$24495$techmap\uut.$add$system.v:162$42_Y[16]
.sym 46547 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 46551 $abc$24495$uut.cpu_I.mem_rdata_word[13]_new_inv_
.sym 46553 uut.cpu_I.latched_is_lb
.sym 46554 uut.cpu_I.latched_is_lh
.sym 46557 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 46558 uut.mem_wdata[23]
.sym 46559 $abc$24495$techmap\uut.$add$system.v:162$42_Y[23]
.sym 46563 $abc$24495$uut.cpu_I.mem_rdata[16]_new_inv_
.sym 46564 uut.cpu_I.latched_is_lh
.sym 46565 uut.cpu_I.latched_is_lb
.sym 46566 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 46569 uut.cpu_I.cpu_state[4]
.sym 46570 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[7]
.sym 46571 uut.cpu_I.pcpi_rs1[7]
.sym 46572 uut.cpu_I.cpu_state[6]
.sym 46575 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[2]
.sym 46576 uut.cpu_I.instr_sub
.sym 46577 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[2]
.sym 46578 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 46581 uut.cpu_I.cpu_state[4]
.sym 46584 uut.cpu_I.pcpi_rs1[8]
.sym 46587 uut.mem_wdata[22]
.sym 46588 $abc$24495$techmap\uut.$add$system.v:162$42_Y[22]
.sym 46590 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 46591 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18162
.sym 46592 clk24_$glb_clk
.sym 46594 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7493_Y[8]_new_
.sym 46595 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7493_Y[13]_new_
.sym 46596 uut.cpu_I.reg_out[17]
.sym 46597 uut.cpu_I.reg_out[16]
.sym 46598 $abc$24495$new_n3063_
.sym 46599 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7493_Y[15]_new_
.sym 46600 uut.cpu_I.reg_out[8]
.sym 46601 uut.cpu_I.reg_out[13]
.sym 46602 uut.cpu_I.mem_rdata_q[29]
.sym 46603 $abc$24495$new_n1959_
.sym 46606 uut.mem_wdata[22]
.sym 46607 uut.mem_addr[31]
.sym 46608 uut.cpu_I.pcpi_rs2[8]
.sym 46609 uut.cpu_I.pcpi_rs1[31]
.sym 46610 uut.cpu_I.mem_la_wdata[1]
.sym 46611 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 46613 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[0]_new_inv_
.sym 46614 uut.cpu_I.cpu_state[6]
.sym 46615 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$19314
.sym 46616 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[6]_new_
.sym 46617 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 46618 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 46619 uut.cpu_I.mem_rdata_q[25]
.sym 46621 $abc$24495$new_n3041_
.sym 46622 $abc$24495$uut.cpu_I.mem_rdata[23]_new_inv_
.sym 46623 uut.cpu_I.mem_rdata_q[27]
.sym 46624 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[1]_new_
.sym 46625 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 46626 $abc$24495$new_n2788_
.sym 46627 uut.cpu_I.pcpi_rs1[25]
.sym 46628 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 46629 uut.cpu_I.pcpi_rs1[19]
.sym 46638 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[3]
.sym 46639 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[4]
.sym 46640 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[15]_new_
.sym 46641 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[6]
.sym 46642 uut.cpu_I.cpu_state[6]
.sym 46643 uut.cpu_I.instr_sub
.sym 46644 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[1]
.sym 46645 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[1]
.sym 46646 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[5]
.sym 46647 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[17]
.sym 46649 uut.cpu_I.cpu_state[4]
.sym 46650 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 46651 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 46653 uut.cpu_I.pcpi_rs1[16]
.sym 46655 uut.cpu_I.cpu_state[6]
.sym 46656 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7493_Y[15]_new_
.sym 46657 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[3]
.sym 46659 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[4]
.sym 46661 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[5]
.sym 46662 uut.cpu_I.pcpi_rs1[17]
.sym 46664 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[16]
.sym 46665 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[6]
.sym 46666 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[15]
.sym 46668 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 46669 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[3]
.sym 46670 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[3]
.sym 46671 uut.cpu_I.instr_sub
.sym 46674 uut.cpu_I.instr_sub
.sym 46675 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[4]
.sym 46676 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[4]
.sym 46677 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 46680 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 46681 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[1]
.sym 46682 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[1]
.sym 46683 uut.cpu_I.instr_sub
.sym 46686 uut.cpu_I.cpu_state[4]
.sym 46687 uut.cpu_I.cpu_state[6]
.sym 46688 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[17]
.sym 46689 uut.cpu_I.pcpi_rs1[17]
.sym 46692 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[16]
.sym 46693 uut.cpu_I.cpu_state[6]
.sym 46694 uut.cpu_I.pcpi_rs1[16]
.sym 46695 uut.cpu_I.cpu_state[4]
.sym 46698 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[6]
.sym 46699 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[6]
.sym 46700 uut.cpu_I.instr_sub
.sym 46701 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 46704 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[5]
.sym 46705 uut.cpu_I.instr_sub
.sym 46706 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 46707 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[5]
.sym 46710 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[15]_new_
.sym 46711 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 46712 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7493_Y[15]_new_
.sym 46713 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[15]
.sym 46715 clk24_$glb_clk
.sym 46716 reset_$glb_sr
.sym 46717 uut.cpu_I.reg_out[24]
.sym 46718 uut.cpu_I.reg_out[22]
.sym 46719 uut.cpu_I.reg_out[23]
.sym 46720 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[15]_new_inv_
.sym 46721 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[7]_new_inv_
.sym 46722 $abc$24495$new_n3081_
.sym 46723 uut.cpu_I.reg_out[7]
.sym 46724 uut.cpu_I.reg_out[19]
.sym 46730 uut.cpu_I.decoded_imm[11]
.sym 46731 uut.mem_wdata[23]
.sym 46732 uut.cpu_I.pcpi_rs1[12]
.sym 46733 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[13]
.sym 46734 uut.cpu_I.decoder_trigger
.sym 46735 uut.cpu_I.decoded_imm_j[1]
.sym 46736 uut.cpu_I.pcpi_rs1[6]
.sym 46737 uut.cpu_I.reg_out[6]
.sym 46738 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[11]
.sym 46739 uut.cpu_I.decoded_imm_j[14]
.sym 46740 uut.cpu_I.decoder_trigger
.sym 46741 uut.cpu_I.decoded_imm[9]
.sym 46742 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[7]_new_inv_
.sym 46743 uut.cpu_I.reg_out[16]
.sym 46744 $abc$24495$new_n3046_
.sym 46745 uut.cpu_I.pcpi_rs1[27]
.sym 46746 uut.cpu_I.latched_is_lh
.sym 46747 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 46748 uut.cpu_I.reg_out[19]
.sym 46749 uut.cpu_I.decoded_imm[6]
.sym 46751 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[6]
.sym 46752 $abc$24495$new_n3082_
.sym 46759 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[23]
.sym 46760 uut.cpu_I.cpu_state[4]
.sym 46761 uut.cpu_I.mem_rdata_q[30]
.sym 46762 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 46763 uut.cpu_I.mem_rdata_q[26]
.sym 46767 $abc$24495$new_n1946_
.sym 46769 uut.cpu_I.instr_jal
.sym 46770 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[24]
.sym 46775 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[19]
.sym 46776 uut.cpu_I.pcpi_rs1[23]
.sym 46777 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[25]
.sym 46778 uut.cpu_I.pcpi_rs2[17]
.sym 46779 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[22]
.sym 46780 uut.cpu_I.pcpi_rs1[24]
.sym 46781 uut.cpu_I.decoded_imm_j[10]
.sym 46782 uut.cpu_I.decoded_imm_j[6]
.sym 46785 uut.cpu_I.pcpi_rs1[22]
.sym 46787 uut.cpu_I.pcpi_rs1[25]
.sym 46788 uut.cpu_I.cpu_state[6]
.sym 46789 uut.cpu_I.pcpi_rs1[19]
.sym 46791 $abc$24495$new_n1946_
.sym 46792 uut.cpu_I.mem_rdata_q[26]
.sym 46793 uut.cpu_I.instr_jal
.sym 46794 uut.cpu_I.decoded_imm_j[6]
.sym 46798 uut.cpu_I.pcpi_rs2[17]
.sym 46803 uut.cpu_I.pcpi_rs1[19]
.sym 46804 uut.cpu_I.cpu_state[6]
.sym 46805 uut.cpu_I.cpu_state[4]
.sym 46806 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[19]
.sym 46809 uut.cpu_I.cpu_state[6]
.sym 46810 uut.cpu_I.pcpi_rs1[24]
.sym 46811 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[24]
.sym 46812 uut.cpu_I.cpu_state[4]
.sym 46815 uut.cpu_I.pcpi_rs1[22]
.sym 46816 uut.cpu_I.cpu_state[6]
.sym 46817 uut.cpu_I.cpu_state[4]
.sym 46818 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[22]
.sym 46821 uut.cpu_I.cpu_state[6]
.sym 46822 uut.cpu_I.pcpi_rs1[25]
.sym 46823 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[25]
.sym 46824 uut.cpu_I.cpu_state[4]
.sym 46827 uut.cpu_I.pcpi_rs1[23]
.sym 46828 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[23]
.sym 46829 uut.cpu_I.cpu_state[4]
.sym 46830 uut.cpu_I.cpu_state[6]
.sym 46833 uut.cpu_I.mem_rdata_q[30]
.sym 46834 $abc$24495$new_n1946_
.sym 46835 uut.cpu_I.decoded_imm_j[10]
.sym 46836 uut.cpu_I.instr_jal
.sym 46837 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19684_$glb_ce
.sym 46838 clk24_$glb_clk
.sym 46839 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 46840 $abc$24495$new_n3076_
.sym 46841 uut.cpu_I.reg_out[26]
.sym 46842 $abc$24495$new_n3049_
.sym 46843 uut.cpu_I.reg_out[29]
.sym 46844 $abc$24495$new_n3072_
.sym 46845 uut.cpu_I.reg_out[18]
.sym 46846 uut.cpu_I.reg_out[27]
.sym 46847 uut.cpu_I.reg_out[25]
.sym 46852 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[2]_new_inv_
.sym 46853 uut.cpu_I.mem_rdata_q[26]
.sym 46855 uut.cpu_I.mem_rdata_q[30]
.sym 46856 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[17]
.sym 46857 uut.cpu_I.pcpi_rs1[14]
.sym 46858 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[24]
.sym 46859 uut.cpu_I.pcpi_rs1[15]
.sym 46860 uut.cpu_I.decoded_imm_j[12]
.sym 46861 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[21]
.sym 46862 $abc$24495$new_n3058_
.sym 46863 uut.cpu_I.decoded_imm_j[21]
.sym 46864 uut.cpu_I.pcpi_rs2[17]
.sym 46866 uut.cpu_I.pcpi_rs1[24]
.sym 46867 uut.cpu_I.cpu_state[6]
.sym 46868 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[2]
.sym 46869 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 46870 uut.cpu_I.mem_la_wdata[6]
.sym 46871 uut.cpu_I.pcpi_rs2[18]
.sym 46872 uut.cpu_I.reg_out[7]
.sym 46873 uut.cpu_I.latched_branch
.sym 46874 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 46875 uut.cpu_I.mem_la_wdata[4]
.sym 46881 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[8]_new_
.sym 46882 $abc$24495$new_n2830_
.sym 46883 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11941[0]_new_inv_
.sym 46884 uut.cpu_I.cpu_state[6]
.sym 46885 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[16]_new_
.sym 46886 $abc$24495$new_n2803_
.sym 46887 uut.cpu_I.pcpi_rs2[8]
.sym 46888 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 46890 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[3]_new_
.sym 46891 uut.cpu_I.cpu_state[4]
.sym 46892 uut.cpu_I.cpu_state[6]
.sym 46893 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 46894 uut.cpu_I.pcpi_rs2[16]
.sym 46896 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[26]
.sym 46897 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[8]
.sym 46898 $abc$24495$new_n2788_
.sym 46901 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[8]
.sym 46903 uut.cpu_I.pcpi_rs1[26]
.sym 46904 uut.cpu_I.pcpi_rs1[8]
.sym 46905 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 46906 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10517[0]_new_inv_
.sym 46907 uut.cpu_I.pcpi_rs1[29]
.sym 46908 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[29]
.sym 46909 uut.cpu_I.instr_sub
.sym 46910 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 46911 uut.cpu_I.pcpi_rs1[16]
.sym 46912 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10469[0]_new_inv_
.sym 46914 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[8]_new_
.sym 46915 $abc$24495$new_n2803_
.sym 46916 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10517[0]_new_inv_
.sym 46917 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 46920 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 46921 uut.cpu_I.pcpi_rs2[8]
.sym 46922 uut.cpu_I.pcpi_rs1[8]
.sym 46923 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 46926 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[16]_new_
.sym 46927 $abc$24495$new_n2830_
.sym 46928 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10469[0]_new_inv_
.sym 46929 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 46932 uut.cpu_I.cpu_state[4]
.sym 46933 uut.cpu_I.cpu_state[6]
.sym 46934 uut.cpu_I.pcpi_rs1[29]
.sym 46935 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[29]
.sym 46938 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[3]_new_
.sym 46939 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 46940 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11941[0]_new_inv_
.sym 46941 $abc$24495$new_n2788_
.sym 46944 uut.cpu_I.instr_sub
.sym 46945 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[8]
.sym 46946 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 46947 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[8]
.sym 46950 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[26]
.sym 46951 uut.cpu_I.cpu_state[6]
.sym 46952 uut.cpu_I.pcpi_rs1[26]
.sym 46953 uut.cpu_I.cpu_state[4]
.sym 46956 uut.cpu_I.pcpi_rs1[16]
.sym 46957 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 46958 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 46959 uut.cpu_I.pcpi_rs2[16]
.sym 46961 clk24_$glb_clk
.sym 46963 uut.cpu_I.alu_out_q[18]
.sym 46964 uut.cpu_I.alu_out_q[14]
.sym 46965 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[17]_new_inv_
.sym 46966 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10459[0]_new_inv_
.sym 46967 uut.cpu_I.alu_out_q[10]
.sym 46968 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10434[0]_new_inv_
.sym 46969 uut.cpu_I.alu_out_q[12]
.sym 46970 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10486[0]_new_inv_
.sym 46975 uut.cpu_I.mem_rdata_q[26]
.sym 46976 $abc$24495$new_n3048_
.sym 46977 uut.cpu_I.decoded_imm[14]
.sym 46978 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[3]
.sym 46979 uut.mem_addr[9]
.sym 46980 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[27]
.sym 46981 uut.cpu_I.latched_store
.sym 46982 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[8]
.sym 46983 uut.cpu_I.reg_out[15]
.sym 46984 uut.cpu_I.cpu_state[6]
.sym 46985 uut.cpu_I.decoded_imm[12]
.sym 46986 uut.mem_addr[10]
.sym 46987 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[8]
.sym 46988 uut.cpu_I.latched_branch
.sym 46989 uut.cpu_I.reg_out[29]
.sym 46990 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[11]_new_inv_
.sym 46991 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[18]
.sym 46992 uut.cpu_I.alu_out_q[3]
.sym 46993 uut.cpu_I.pcpi_rs1[29]
.sym 46994 uut.cpu_I.pcpi_rs1[3]
.sym 46995 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[12]
.sym 46996 uut.cpu_I.pcpi_rs1[18]
.sym 46997 uut.cpu_I.pcpi_rs1[16]
.sym 46998 uut.cpu_I.decoded_imm_j[17]
.sym 47006 uut.cpu_I.mem_la_wdata[3]
.sym 47009 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[14]
.sym 47010 uut.cpu_I.pcpi_rs1[3]
.sym 47011 uut.cpu_I.instr_sub
.sym 47012 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 47013 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[12]
.sym 47014 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 47015 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[9]
.sym 47017 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[10]
.sym 47019 uut.cpu_I.instr_sub
.sym 47020 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[16]
.sym 47021 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[12]
.sym 47023 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[29]
.sym 47025 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[14]
.sym 47026 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[29]
.sym 47028 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[18]
.sym 47029 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 47030 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[18]
.sym 47031 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[9]
.sym 47032 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[10]
.sym 47033 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[16]
.sym 47034 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 47037 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[12]
.sym 47038 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 47039 uut.cpu_I.instr_sub
.sym 47040 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[12]
.sym 47043 uut.cpu_I.instr_sub
.sym 47044 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[16]
.sym 47045 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 47046 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[16]
.sym 47049 uut.cpu_I.pcpi_rs1[3]
.sym 47050 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 47051 uut.cpu_I.mem_la_wdata[3]
.sym 47052 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 47055 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[10]
.sym 47056 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[10]
.sym 47057 uut.cpu_I.instr_sub
.sym 47058 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 47061 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 47062 uut.cpu_I.instr_sub
.sym 47063 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[29]
.sym 47064 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[29]
.sym 47067 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 47068 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[9]
.sym 47069 uut.cpu_I.instr_sub
.sym 47070 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[9]
.sym 47073 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 47074 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[18]
.sym 47075 uut.cpu_I.instr_sub
.sym 47076 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[18]
.sym 47079 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[14]
.sym 47080 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 47081 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[14]
.sym 47082 uut.cpu_I.instr_sub
.sym 47086 uut.cpu_I.alu_out_q[29]
.sym 47087 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[28]_new_inv_
.sym 47088 $abc$24495$new_n2833_
.sym 47089 uut.cpu_I.alu_out_q[17]
.sym 47090 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[6]_new_inv_
.sym 47091 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[16]_new_inv_
.sym 47092 $abc$24495$new_n2814_
.sym 47093 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10407[0]_new_inv_
.sym 47099 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 47100 $abc$24495$new_n2806_
.sym 47101 uut.cpu_I.reg_next_pc[8]
.sym 47102 uut.cpu_I.decoded_imm_j[10]
.sym 47103 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10486[0]_new_inv_
.sym 47106 uut.cpu_I.decoded_imm_j[27]
.sym 47107 uut.cpu_I.decoded_imm_j[6]
.sym 47109 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[8]_new_inv_
.sym 47110 uut.cpu_I.pcpi_rs2[13]
.sym 47111 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[14]
.sym 47113 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[16]_new_inv_
.sym 47114 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[18]
.sym 47115 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[22]
.sym 47116 uut.cpu_I.pcpi_rs1[19]
.sym 47117 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[9]
.sym 47118 uut.cpu_I.pcpi_rs2[12]
.sym 47119 uut.cpu_I.pcpi_rs1[21]
.sym 47127 uut.cpu_I.mem_la_wdata[0]
.sym 47128 uut.cpu_I.pcpi_rs1[6]
.sym 47129 uut.cpu_I.mem_la_wdata[5]
.sym 47134 uut.cpu_I.mem_la_wdata[3]
.sym 47137 uut.cpu_I.mem_la_wdata[2]
.sym 47138 uut.cpu_I.pcpi_rs1[2]
.sym 47140 uut.cpu_I.mem_la_wdata[7]
.sym 47141 uut.cpu_I.pcpi_rs1[4]
.sym 47142 uut.cpu_I.mem_la_wdata[6]
.sym 47143 uut.cpu_I.mem_la_wdata[1]
.sym 47144 uut.cpu_I.pcpi_rs1[0]
.sym 47145 uut.cpu_I.mem_la_wdata[4]
.sym 47146 uut.cpu_I.pcpi_rs1[5]
.sym 47153 uut.cpu_I.pcpi_rs1[1]
.sym 47154 uut.cpu_I.pcpi_rs1[3]
.sym 47157 uut.cpu_I.pcpi_rs1[7]
.sym 47159 $auto$alumacc.cc:474:replace_alu$5168.C[1]
.sym 47161 uut.cpu_I.pcpi_rs1[0]
.sym 47162 uut.cpu_I.mem_la_wdata[0]
.sym 47165 $auto$alumacc.cc:474:replace_alu$5168.C[2]
.sym 47167 uut.cpu_I.mem_la_wdata[1]
.sym 47168 uut.cpu_I.pcpi_rs1[1]
.sym 47169 $auto$alumacc.cc:474:replace_alu$5168.C[1]
.sym 47171 $auto$alumacc.cc:474:replace_alu$5168.C[3]
.sym 47173 uut.cpu_I.mem_la_wdata[2]
.sym 47174 uut.cpu_I.pcpi_rs1[2]
.sym 47175 $auto$alumacc.cc:474:replace_alu$5168.C[2]
.sym 47177 $auto$alumacc.cc:474:replace_alu$5168.C[4]
.sym 47179 uut.cpu_I.pcpi_rs1[3]
.sym 47180 uut.cpu_I.mem_la_wdata[3]
.sym 47181 $auto$alumacc.cc:474:replace_alu$5168.C[3]
.sym 47183 $auto$alumacc.cc:474:replace_alu$5168.C[5]
.sym 47185 uut.cpu_I.pcpi_rs1[4]
.sym 47186 uut.cpu_I.mem_la_wdata[4]
.sym 47187 $auto$alumacc.cc:474:replace_alu$5168.C[4]
.sym 47189 $auto$alumacc.cc:474:replace_alu$5168.C[6]
.sym 47191 uut.cpu_I.mem_la_wdata[5]
.sym 47192 uut.cpu_I.pcpi_rs1[5]
.sym 47193 $auto$alumacc.cc:474:replace_alu$5168.C[5]
.sym 47195 $auto$alumacc.cc:474:replace_alu$5168.C[7]
.sym 47197 uut.cpu_I.pcpi_rs1[6]
.sym 47198 uut.cpu_I.mem_la_wdata[6]
.sym 47199 $auto$alumacc.cc:474:replace_alu$5168.C[6]
.sym 47201 $auto$alumacc.cc:474:replace_alu$5168.C[8]
.sym 47203 uut.cpu_I.mem_la_wdata[7]
.sym 47204 uut.cpu_I.pcpi_rs1[7]
.sym 47205 $auto$alumacc.cc:474:replace_alu$5168.C[7]
.sym 47209 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$8014_Y_new_inv_
.sym 47210 uut.cpu_I.alu_out_q[24]
.sym 47211 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10377[0]_new_inv_
.sym 47212 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10449[0]_new_inv_
.sym 47213 uut.cpu_I.alu_out_q[21]
.sym 47214 uut.cpu_I.alu_out_q[13]
.sym 47215 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[12]_new_inv_
.sym 47216 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[23]_new_inv_
.sym 47220 reset
.sym 47224 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[17]
.sym 47225 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[11]
.sym 47226 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[12]
.sym 47229 uut.cpu_I.pcpi_rs1[4]
.sym 47230 uut.cpu_I.pcpi_rs1[28]
.sym 47231 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[3]_new_inv_
.sym 47233 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 47235 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 47236 uut.cpu_I.reg_out[19]
.sym 47237 uut.cpu_I.pcpi_rs1[27]
.sym 47239 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 47240 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[17]
.sym 47242 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[6]
.sym 47243 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[29]
.sym 47244 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[25]
.sym 47245 $auto$alumacc.cc:474:replace_alu$5168.C[8]
.sym 47250 uut.cpu_I.pcpi_rs1[14]
.sym 47251 uut.cpu_I.pcpi_rs1[11]
.sym 47252 uut.cpu_I.pcpi_rs2[11]
.sym 47254 uut.cpu_I.pcpi_rs1[12]
.sym 47256 uut.cpu_I.pcpi_rs1[13]
.sym 47257 uut.cpu_I.pcpi_rs2[13]
.sym 47258 uut.cpu_I.pcpi_rs1[8]
.sym 47259 uut.cpu_I.pcpi_rs1[15]
.sym 47262 uut.cpu_I.pcpi_rs2[15]
.sym 47263 uut.cpu_I.pcpi_rs2[10]
.sym 47264 uut.cpu_I.pcpi_rs2[14]
.sym 47272 uut.cpu_I.pcpi_rs1[9]
.sym 47273 uut.cpu_I.pcpi_rs1[10]
.sym 47274 uut.cpu_I.pcpi_rs2[9]
.sym 47277 uut.cpu_I.pcpi_rs2[8]
.sym 47278 uut.cpu_I.pcpi_rs2[12]
.sym 47282 $auto$alumacc.cc:474:replace_alu$5168.C[9]
.sym 47284 uut.cpu_I.pcpi_rs1[8]
.sym 47285 uut.cpu_I.pcpi_rs2[8]
.sym 47286 $auto$alumacc.cc:474:replace_alu$5168.C[8]
.sym 47288 $auto$alumacc.cc:474:replace_alu$5168.C[10]
.sym 47290 uut.cpu_I.pcpi_rs1[9]
.sym 47291 uut.cpu_I.pcpi_rs2[9]
.sym 47292 $auto$alumacc.cc:474:replace_alu$5168.C[9]
.sym 47294 $auto$alumacc.cc:474:replace_alu$5168.C[11]
.sym 47296 uut.cpu_I.pcpi_rs1[10]
.sym 47297 uut.cpu_I.pcpi_rs2[10]
.sym 47298 $auto$alumacc.cc:474:replace_alu$5168.C[10]
.sym 47300 $auto$alumacc.cc:474:replace_alu$5168.C[12]
.sym 47302 uut.cpu_I.pcpi_rs2[11]
.sym 47303 uut.cpu_I.pcpi_rs1[11]
.sym 47304 $auto$alumacc.cc:474:replace_alu$5168.C[11]
.sym 47306 $auto$alumacc.cc:474:replace_alu$5168.C[13]
.sym 47308 uut.cpu_I.pcpi_rs2[12]
.sym 47309 uut.cpu_I.pcpi_rs1[12]
.sym 47310 $auto$alumacc.cc:474:replace_alu$5168.C[12]
.sym 47312 $auto$alumacc.cc:474:replace_alu$5168.C[14]
.sym 47314 uut.cpu_I.pcpi_rs1[13]
.sym 47315 uut.cpu_I.pcpi_rs2[13]
.sym 47316 $auto$alumacc.cc:474:replace_alu$5168.C[13]
.sym 47318 $auto$alumacc.cc:474:replace_alu$5168.C[15]
.sym 47320 uut.cpu_I.pcpi_rs2[14]
.sym 47321 uut.cpu_I.pcpi_rs1[14]
.sym 47322 $auto$alumacc.cc:474:replace_alu$5168.C[14]
.sym 47324 $auto$alumacc.cc:474:replace_alu$5168.C[16]
.sym 47326 uut.cpu_I.pcpi_rs1[15]
.sym 47327 uut.cpu_I.pcpi_rs2[15]
.sym 47328 $auto$alumacc.cc:474:replace_alu$5168.C[15]
.sym 47332 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[18]_new_inv_
.sym 47333 $abc$24495$new_n2850_
.sym 47334 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10454[0]_new_inv_
.sym 47335 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$8003_Y_new_inv_
.sym 47336 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[22]_new_inv_
.sym 47337 uut.cpu_I.alu_out_q[23]
.sym 47338 $abc$24495$new_n2854_
.sym 47339 $abc$24495$new_n2858_
.sym 47344 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[10]_new_inv_
.sym 47345 uut.cpu_I.pcpi_rs2[24]
.sym 47348 uut.cpu_I.latched_branch
.sym 47354 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[23]
.sym 47355 uut.cpu_I.decoded_imm_j[22]
.sym 47356 uut.cpu_I.pcpi_rs2[23]
.sym 47357 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 47358 uut.cpu_I.pcpi_rs1[24]
.sym 47361 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 47362 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 47363 uut.cpu_I.pcpi_rs2[17]
.sym 47365 uut.cpu_I.latched_branch
.sym 47366 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[23]_new_inv_
.sym 47368 $auto$alumacc.cc:474:replace_alu$5168.C[16]
.sym 47374 uut.cpu_I.pcpi_rs2[23]
.sym 47375 uut.cpu_I.pcpi_rs1[23]
.sym 47377 uut.cpu_I.pcpi_rs2[16]
.sym 47379 uut.cpu_I.pcpi_rs2[17]
.sym 47381 uut.cpu_I.pcpi_rs2[20]
.sym 47383 uut.cpu_I.pcpi_rs2[19]
.sym 47386 uut.cpu_I.pcpi_rs1[22]
.sym 47391 uut.cpu_I.pcpi_rs1[19]
.sym 47392 uut.cpu_I.pcpi_rs2[18]
.sym 47394 uut.cpu_I.pcpi_rs1[21]
.sym 47396 uut.cpu_I.pcpi_rs2[22]
.sym 47397 uut.cpu_I.pcpi_rs1[16]
.sym 47398 uut.cpu_I.pcpi_rs2[21]
.sym 47400 uut.cpu_I.pcpi_rs1[20]
.sym 47401 uut.cpu_I.pcpi_rs1[17]
.sym 47402 uut.cpu_I.pcpi_rs1[18]
.sym 47405 $auto$alumacc.cc:474:replace_alu$5168.C[17]
.sym 47407 uut.cpu_I.pcpi_rs1[16]
.sym 47408 uut.cpu_I.pcpi_rs2[16]
.sym 47409 $auto$alumacc.cc:474:replace_alu$5168.C[16]
.sym 47411 $auto$alumacc.cc:474:replace_alu$5168.C[18]
.sym 47413 uut.cpu_I.pcpi_rs2[17]
.sym 47414 uut.cpu_I.pcpi_rs1[17]
.sym 47415 $auto$alumacc.cc:474:replace_alu$5168.C[17]
.sym 47417 $auto$alumacc.cc:474:replace_alu$5168.C[19]
.sym 47419 uut.cpu_I.pcpi_rs2[18]
.sym 47420 uut.cpu_I.pcpi_rs1[18]
.sym 47421 $auto$alumacc.cc:474:replace_alu$5168.C[18]
.sym 47423 $auto$alumacc.cc:474:replace_alu$5168.C[20]
.sym 47425 uut.cpu_I.pcpi_rs1[19]
.sym 47426 uut.cpu_I.pcpi_rs2[19]
.sym 47427 $auto$alumacc.cc:474:replace_alu$5168.C[19]
.sym 47429 $auto$alumacc.cc:474:replace_alu$5168.C[21]
.sym 47431 uut.cpu_I.pcpi_rs2[20]
.sym 47432 uut.cpu_I.pcpi_rs1[20]
.sym 47433 $auto$alumacc.cc:474:replace_alu$5168.C[20]
.sym 47435 $auto$alumacc.cc:474:replace_alu$5168.C[22]
.sym 47437 uut.cpu_I.pcpi_rs2[21]
.sym 47438 uut.cpu_I.pcpi_rs1[21]
.sym 47439 $auto$alumacc.cc:474:replace_alu$5168.C[21]
.sym 47441 $auto$alumacc.cc:474:replace_alu$5168.C[23]
.sym 47443 uut.cpu_I.pcpi_rs2[22]
.sym 47444 uut.cpu_I.pcpi_rs1[22]
.sym 47445 $auto$alumacc.cc:474:replace_alu$5168.C[22]
.sym 47447 $auto$alumacc.cc:474:replace_alu$5168.C[24]
.sym 47449 uut.cpu_I.pcpi_rs1[23]
.sym 47450 uut.cpu_I.pcpi_rs2[23]
.sym 47451 $auto$alumacc.cc:474:replace_alu$5168.C[23]
.sym 47455 uut.cpu_I.alu_out_q[25]
.sym 47456 uut.cpu_I.alu_out_q[22]
.sym 47457 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10382[1]_new_
.sym 47458 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[24]_new_inv_
.sym 47459 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10382[0]_new_inv_
.sym 47460 $abc$24495$new_n2862_
.sym 47461 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10387[0]_new_inv_
.sym 47462 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$8012_Y_new_inv_
.sym 47467 uut.cpu_I.latched_store
.sym 47469 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 47471 uut.cpu_I.decoder_trigger
.sym 47472 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 47473 uut.cpu_I.reg_next_pc[24]
.sym 47474 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[18]_new_inv_
.sym 47475 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[23]
.sym 47476 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 47477 uut.cpu_I.reg_pc[22]
.sym 47482 uut.cpu_I.pcpi_rs2[28]
.sym 47483 uut.cpu_I.pcpi_rs1[16]
.sym 47488 uut.cpu_I.pcpi_rs1[18]
.sym 47489 uut.cpu_I.pcpi_rs2[25]
.sym 47491 $auto$alumacc.cc:474:replace_alu$5168.C[24]
.sym 47496 uut.cpu_I.pcpi_rs2[25]
.sym 47497 uut.cpu_I.pcpi_rs1[26]
.sym 47498 uut.cpu_I.pcpi_rs2[28]
.sym 47503 uut.cpu_I.pcpi_rs2[29]
.sym 47504 uut.cpu_I.pcpi_rs1[28]
.sym 47505 uut.cpu_I.pcpi_rs1[31]
.sym 47506 uut.cpu_I.pcpi_rs2[31]
.sym 47508 uut.cpu_I.pcpi_rs2[30]
.sym 47511 uut.cpu_I.pcpi_rs1[29]
.sym 47512 uut.cpu_I.pcpi_rs2[27]
.sym 47514 uut.cpu_I.pcpi_rs1[30]
.sym 47515 uut.cpu_I.pcpi_rs1[25]
.sym 47518 uut.cpu_I.pcpi_rs1[24]
.sym 47521 uut.cpu_I.pcpi_rs2[26]
.sym 47522 uut.cpu_I.pcpi_rs2[24]
.sym 47524 uut.cpu_I.pcpi_rs1[27]
.sym 47528 $auto$alumacc.cc:474:replace_alu$5168.C[25]
.sym 47530 uut.cpu_I.pcpi_rs2[24]
.sym 47531 uut.cpu_I.pcpi_rs1[24]
.sym 47532 $auto$alumacc.cc:474:replace_alu$5168.C[24]
.sym 47534 $auto$alumacc.cc:474:replace_alu$5168.C[26]
.sym 47536 uut.cpu_I.pcpi_rs2[25]
.sym 47537 uut.cpu_I.pcpi_rs1[25]
.sym 47538 $auto$alumacc.cc:474:replace_alu$5168.C[25]
.sym 47540 $auto$alumacc.cc:474:replace_alu$5168.C[27]
.sym 47542 uut.cpu_I.pcpi_rs1[26]
.sym 47543 uut.cpu_I.pcpi_rs2[26]
.sym 47544 $auto$alumacc.cc:474:replace_alu$5168.C[26]
.sym 47546 $auto$alumacc.cc:474:replace_alu$5168.C[28]
.sym 47548 uut.cpu_I.pcpi_rs2[27]
.sym 47549 uut.cpu_I.pcpi_rs1[27]
.sym 47550 $auto$alumacc.cc:474:replace_alu$5168.C[27]
.sym 47552 $auto$alumacc.cc:474:replace_alu$5168.C[29]
.sym 47554 uut.cpu_I.pcpi_rs1[28]
.sym 47555 uut.cpu_I.pcpi_rs2[28]
.sym 47556 $auto$alumacc.cc:474:replace_alu$5168.C[28]
.sym 47558 $auto$alumacc.cc:474:replace_alu$5168.C[30]
.sym 47560 uut.cpu_I.pcpi_rs1[29]
.sym 47561 uut.cpu_I.pcpi_rs2[29]
.sym 47562 $auto$alumacc.cc:474:replace_alu$5168.C[29]
.sym 47564 $auto$alumacc.cc:474:replace_alu$5168.C[31]
.sym 47566 uut.cpu_I.pcpi_rs2[30]
.sym 47567 uut.cpu_I.pcpi_rs1[30]
.sym 47568 $auto$alumacc.cc:474:replace_alu$5168.C[30]
.sym 47571 uut.cpu_I.pcpi_rs2[31]
.sym 47572 uut.cpu_I.pcpi_rs1[31]
.sym 47574 $auto$alumacc.cc:474:replace_alu$5168.C[31]
.sym 47578 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[26]_new_inv_
.sym 47580 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$8017_Y_new_inv_
.sym 47581 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10397[0]_new_inv_
.sym 47582 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[19]_new_inv_
.sym 47584 uut.cpu_I.alu_out_q[27]
.sym 47585 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[25]_new_inv_
.sym 47587 uut.uwbb.soe_0
.sym 47590 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[30]_new_inv_
.sym 47592 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[29]_new_inv_
.sym 47594 uut.cpu_I.pcpi_rs1[23]
.sym 47595 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 47599 uut.cpu_I.pcpi_rs1[29]
.sym 47600 uut.cpu_I.decoder_trigger
.sym 47601 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[15]
.sym 47604 uut.cpu_I.pcpi_rs2[22]
.sym 47606 uut.cpu_I.pcpi_rs1[25]
.sym 47613 uut.cpu_I.pcpi_rs1[25]
.sym 47619 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 47622 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[27]
.sym 47623 uut.cpu_I.pcpi_rs1[26]
.sym 47626 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10444[0]_new_inv_
.sym 47627 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 47628 uut.cpu_I.instr_sub
.sym 47631 uut.cpu_I.pcpi_rs2[26]
.sym 47632 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10392[1]_new_
.sym 47633 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10392[0]_new_inv_
.sym 47634 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 47635 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 47636 uut.cpu_I.pcpi_rs1[20]
.sym 47640 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[27]
.sym 47646 uut.cpu_I.pcpi_rs2[20]
.sym 47647 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10444[1]_new_
.sym 47648 $abc$24495$new_n2843_
.sym 47650 $abc$24495$new_n2866_
.sym 47658 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[27]
.sym 47659 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 47660 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[27]
.sym 47661 uut.cpu_I.instr_sub
.sym 47665 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10444[0]_new_inv_
.sym 47666 $abc$24495$new_n2843_
.sym 47667 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10444[1]_new_
.sym 47671 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10392[1]_new_
.sym 47672 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10392[0]_new_inv_
.sym 47673 $abc$24495$new_n2866_
.sym 47676 uut.cpu_I.pcpi_rs2[20]
.sym 47678 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 47679 uut.cpu_I.pcpi_rs1[20]
.sym 47683 uut.cpu_I.pcpi_rs1[26]
.sym 47684 uut.cpu_I.pcpi_rs2[26]
.sym 47685 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 47688 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 47689 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 47690 uut.cpu_I.pcpi_rs1[26]
.sym 47691 uut.cpu_I.pcpi_rs2[26]
.sym 47694 uut.cpu_I.pcpi_rs1[20]
.sym 47695 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 47696 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 47697 uut.cpu_I.pcpi_rs2[20]
.sym 47699 clk24_$glb_clk
.sym 47709 uut.uwbb.si_0
.sym 47713 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[27]
.sym 47717 uut.cpu_I.reg_pc[26]
.sym 47719 uut.cpu_I.pcpi_rs1[26]
.sym 47723 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 47736 uut.cpu_I.pcpi_rs1[27]
.sym 47962 $PACKER_GND_NET
.sym 48100 clk24
.sym 48591 clk24
.sym 48810 clk24
.sym 48828 reset
.sym 48882 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 48902 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 48912 $abc$24495$auto$wreduce.cc:455:run$5058[0]
.sym 48913 tx$SB_IO_OUT
.sym 48914 uut.uacia.my_tx.tx_bcnt[0]
.sym 48920 uut.uwbb.sbdato_0[3]
.sym 48963 uut.uacia.my_tx.tx_rcnt[0]
.sym 48966 $abc$24495$techmap\uut.uacia.my_tx.$sub$acia_tx.v:58$1714_Y[0]
.sym 48972 $PACKER_VCC_NET
.sym 48976 $abc$24495$new_n2408_
.sym 48977 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$15458
.sym 48983 uut.uacia.my_tx.tx_rcnt[0]
.sym 48985 $PACKER_VCC_NET
.sym 49015 $abc$24495$new_n2408_
.sym 49016 $abc$24495$techmap\uut.uacia.my_tx.$sub$acia_tx.v:58$1714_Y[0]
.sym 49029 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$15458
.sym 49030 clk24_$glb_clk
.sym 49031 uut.uacia.acia_rst_$glb_sr
.sym 49034 rx$SB_IO_IN
.sym 49036 uut.uacia.my_tx.tx_bcnt[3]
.sym 49037 uut.uacia.my_tx.tx_sr[1]
.sym 49038 uut.uacia.my_tx.tx_sr[2]
.sym 49043 uut.uacia.my_tx.tx_bcnt[2]
.sym 49047 uut.uwbb.sbdati[6]
.sym 49050 uut.mem_addr[11]
.sym 49052 uut.mem_wdata[7]
.sym 49055 uut.mem_wdata[23]
.sym 49057 uut.mem_wdata[21]
.sym 49066 $PACKER_VCC_NET
.sym 49070 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15596
.sym 49073 uut.uwbb.sbacko_1
.sym 49077 uut.uacia.tx_busy
.sym 49089 $abc$24495$techmap\uut.uacia.$procmux$1887_Y
.sym 49091 uut.mem_wdata[28]
.sym 49092 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15596
.sym 49094 rx$SB_IO_IN
.sym 49095 uut.mem_wdata[3]
.sym 49096 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17735
.sym 49097 uut.mem_wstrb[0]
.sym 49098 $abc$24495$new_n2436_
.sym 49099 uut.mem_wdata[24]
.sym 49100 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18005
.sym 49115 uut.uacia.my_tx.tx_bcnt[1]
.sym 49120 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15484[2]_new_
.sym 49123 $abc$24495$new_n2408_
.sym 49124 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$15458
.sym 49127 uut.uacia.my_tx.tx_bcnt[0]
.sym 49129 uut.uacia.my_tx.tx_bcnt[3]
.sym 49133 $abc$24495$techmap\uut.uacia.my_tx.$procmux$1863_Y_new_inv_
.sym 49135 uut.uacia.tx_busy
.sym 49136 $abc$24495$new_n2403_
.sym 49137 uut.uacia.my_tx.tx_bcnt[3]
.sym 49140 uut.uacia.acia_rst
.sym 49141 $PACKER_VCC_NET
.sym 49143 $abc$24495$techmap\uut.uacia.$procmux$1887_Y
.sym 49144 uut.uacia.my_tx.tx_bcnt[2]
.sym 49145 $nextpnr_ICESTORM_LC_12$O
.sym 49147 uut.uacia.my_tx.tx_bcnt[0]
.sym 49151 $auto$alumacc.cc:474:replace_alu$5196.C[2]
.sym 49153 uut.uacia.my_tx.tx_bcnt[1]
.sym 49154 $PACKER_VCC_NET
.sym 49157 $auto$alumacc.cc:474:replace_alu$5196.C[3]
.sym 49159 $PACKER_VCC_NET
.sym 49160 uut.uacia.my_tx.tx_bcnt[2]
.sym 49161 $auto$alumacc.cc:474:replace_alu$5196.C[2]
.sym 49164 $PACKER_VCC_NET
.sym 49165 uut.uacia.my_tx.tx_bcnt[3]
.sym 49167 $auto$alumacc.cc:474:replace_alu$5196.C[3]
.sym 49170 uut.uacia.my_tx.tx_bcnt[1]
.sym 49171 $abc$24495$new_n2403_
.sym 49172 uut.uacia.my_tx.tx_bcnt[2]
.sym 49173 uut.uacia.my_tx.tx_bcnt[3]
.sym 49176 $abc$24495$new_n2408_
.sym 49177 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$15458
.sym 49179 uut.uacia.acia_rst
.sym 49182 $abc$24495$techmap\uut.uacia.my_tx.$procmux$1863_Y_new_inv_
.sym 49183 $abc$24495$techmap\uut.uacia.$procmux$1887_Y
.sym 49184 uut.uacia.tx_busy
.sym 49188 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15484[2]_new_
.sym 49190 uut.uacia.my_tx.tx_bcnt[0]
.sym 49193 clk24_$glb_clk
.sym 49194 uut.uacia.acia_rst_$glb_sr
.sym 49195 uut.uacia.my_tx.tx_sr[5]
.sym 49196 uut.uacia.my_tx.tx_sr[4]
.sym 49197 $abc$24495$uut.spk_sel_new_
.sym 49198 uut.uacia.my_tx.tx_sr[3]
.sym 49199 uut.uacia.my_tx.tx_sr[6]
.sym 49200 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$17398
.sym 49201 uut.uacia.my_tx.tx_sr[8]
.sym 49202 uut.uacia.my_tx.tx_sr[7]
.sym 49205 uut.mem_wdata[20]
.sym 49207 uut.mem_wdata[31]
.sym 49211 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18367
.sym 49212 uut.mem_wdata[8]
.sym 49213 uut.mem_wdata[15]
.sym 49214 uut.rom_do[0]
.sym 49215 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18367
.sym 49217 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 49221 uut.mem_wdata[5]
.sym 49223 uut.mem_wdata[30]
.sym 49224 uut.tone_div[27]
.sym 49225 uut.uwbb.sbdato_1[2]
.sym 49226 uut.mem_wdata[6]
.sym 49227 uut.mem_wdata[25]
.sym 49229 uut.mem_wdata[9]
.sym 49230 uut.mem_wdata[27]
.sym 49238 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15638
.sym 49242 uut.uacia.tx_busy
.sym 49248 uut.uacia.acia_rst
.sym 49251 $abc$24495$new_n2403_
.sym 49262 uut.uacia.my_tx.tx_bcnt[1]
.sym 49266 $abc$24495$techmap\uut.uacia.$procmux$1887_Y
.sym 49282 uut.uacia.my_tx.tx_bcnt[1]
.sym 49283 uut.uacia.tx_busy
.sym 49311 uut.uacia.acia_rst
.sym 49312 $abc$24495$new_n2403_
.sym 49313 $abc$24495$techmap\uut.uacia.$procmux$1887_Y
.sym 49314 uut.uacia.tx_busy
.sym 49315 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15638
.sym 49316 clk24_$glb_clk
.sym 49317 uut.uacia.acia_rst_$glb_sr
.sym 49318 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[27]
.sym 49319 uut.cnt[0]
.sym 49320 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17735
.sym 49321 $abc$24495$new_n2436_
.sym 49322 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18005
.sym 49323 $abc$24495$techmap\uut.$add$system.v:162$42_Y[0]
.sym 49324 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17431
.sym 49325 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[17]
.sym 49329 uut.mem_wdata[17]
.sym 49330 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 49331 uut.rom_do[9]
.sym 49332 uut.mem_addr[10]
.sym 49333 uut.mem_wdata[7]
.sym 49334 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18306
.sym 49336 uut.rom_do[1]
.sym 49338 uut.mem_addr[8]
.sym 49340 uut.mem_addr[11]
.sym 49341 uut.uwbb.sbdati[4]
.sym 49342 uut.ram_do[30]
.sym 49343 uut.mem_wdata[0]
.sym 49345 uut.cnt[6]
.sym 49348 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15596
.sym 49349 uut.mem_wdata[10]
.sym 49352 uut.ram_do[29]
.sym 49353 uut.cnt[0]
.sym 49367 uut.mem_wdata[28]
.sym 49369 $abc$24495$uut.spk_sel_new_
.sym 49371 uut.mem_wstrb[3]
.sym 49376 uut.mem_wdata[24]
.sym 49377 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17887
.sym 49379 uut.mem_wdata[29]
.sym 49381 uut.mem_wdata[26]
.sym 49383 uut.mem_wdata[30]
.sym 49387 uut.mem_wdata[25]
.sym 49390 uut.mem_wdata[27]
.sym 49394 uut.mem_wdata[27]
.sym 49400 uut.mem_wdata[28]
.sym 49405 $abc$24495$uut.spk_sel_new_
.sym 49407 uut.mem_wstrb[3]
.sym 49410 uut.mem_wdata[25]
.sym 49419 uut.mem_wdata[24]
.sym 49425 uut.mem_wdata[26]
.sym 49428 uut.mem_wdata[29]
.sym 49434 uut.mem_wdata[30]
.sym 49438 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17887
.sym 49439 clk24_$glb_clk
.sym 49442 uut.tone_div[1]
.sym 49443 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[23]
.sym 49444 uut.tone_div[2]
.sym 49445 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[12]
.sym 49446 uut.tone_div[4]
.sym 49447 uut.tone_div[6]
.sym 49448 uut.tone_div[3]
.sym 49449 uut.pt.comp[14]
.sym 49451 $abc$24495$new_n3051_
.sym 49453 uut.pt.comp[16]
.sym 49454 uut.mem_wdata[3]
.sym 49455 uut.pt.comp[13]
.sym 49459 uut.mem_wstrb[3]
.sym 49460 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[27]
.sym 49462 uut.mem_wdata[22]
.sym 49465 uut.mem_wdata[29]
.sym 49467 uut.mem_wdata[26]
.sym 49468 uut.tone_div[25]
.sym 49470 uut.tone_div[24]
.sym 49471 uut.mem_wstrb[2]
.sym 49472 uut.tone_div[26]
.sym 49473 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 49474 uut.tone_div[29]
.sym 49475 uut.cnt[1]
.sym 49476 uut.tone_div[30]
.sym 49484 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17583
.sym 49485 uut.mem_wdata[8]
.sym 49499 uut.mem_wdata[14]
.sym 49501 uut.mem_wdata[9]
.sym 49503 uut.mem_wdata[13]
.sym 49506 uut.mem_wdata[12]
.sym 49509 uut.mem_wdata[10]
.sym 49511 uut.mem_wdata[15]
.sym 49513 uut.mem_wdata[11]
.sym 49517 uut.mem_wdata[11]
.sym 49523 uut.mem_wdata[12]
.sym 49528 uut.mem_wdata[9]
.sym 49536 uut.mem_wdata[10]
.sym 49541 uut.mem_wdata[15]
.sym 49547 uut.mem_wdata[8]
.sym 49552 uut.mem_wdata[14]
.sym 49559 uut.mem_wdata[13]
.sym 49561 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17583
.sym 49562 clk24_$glb_clk
.sym 49564 uut.cnt[2]
.sym 49565 uut.cnt[6]
.sym 49566 uut.cnt[4]
.sym 49567 uut.cnt[3]
.sym 49568 uut.cnt[7]
.sym 49569 uut.cnt[5]
.sym 49570 $abc$24495$new_n1944_
.sym 49571 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[8]
.sym 49575 uut.mem_wdata[18]
.sym 49576 uut.pt.comp[20]
.sym 49577 uut.tone_div[6]
.sym 49579 uut.tone_div[2]
.sym 49580 uut.mem_wdata[7]
.sym 49581 uut.mem_wdata[8]
.sym 49582 key_l$SB_IO_IN
.sym 49583 uut.rom_do[13]
.sym 49584 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20368
.sym 49585 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9479[0]_new_inv_
.sym 49586 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[15]
.sym 49587 uut.cnt[20]
.sym 49588 uut.ram_do[31]
.sym 49589 uut.mem_wdata[13]
.sym 49590 uut.ram_do[24]
.sym 49591 uut.cnt[5]
.sym 49592 uut.mem_wdata[3]
.sym 49593 uut.mem_wdata[28]
.sym 49594 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17735
.sym 49597 key_d$SB_IO_IN
.sym 49598 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 49599 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17735
.sym 49622 uut.cnt[6]
.sym 49623 uut.cnt[0]
.sym 49624 uut.cnt[3]
.sym 49629 uut.cnt[2]
.sym 49631 uut.cnt[4]
.sym 49633 uut.cnt[7]
.sym 49634 uut.cnt[5]
.sym 49635 uut.cnt[1]
.sym 49637 $nextpnr_ICESTORM_LC_1$O
.sym 49640 uut.cnt[0]
.sym 49643 $auto$alumacc.cc:474:replace_alu$5143.C[2]
.sym 49646 uut.cnt[1]
.sym 49649 $auto$alumacc.cc:474:replace_alu$5143.C[3]
.sym 49651 uut.cnt[2]
.sym 49653 $auto$alumacc.cc:474:replace_alu$5143.C[2]
.sym 49655 $auto$alumacc.cc:474:replace_alu$5143.C[4]
.sym 49658 uut.cnt[3]
.sym 49659 $auto$alumacc.cc:474:replace_alu$5143.C[3]
.sym 49661 $auto$alumacc.cc:474:replace_alu$5143.C[5]
.sym 49663 uut.cnt[4]
.sym 49665 $auto$alumacc.cc:474:replace_alu$5143.C[4]
.sym 49667 $auto$alumacc.cc:474:replace_alu$5143.C[6]
.sym 49669 uut.cnt[5]
.sym 49671 $auto$alumacc.cc:474:replace_alu$5143.C[5]
.sym 49673 $auto$alumacc.cc:474:replace_alu$5143.C[7]
.sym 49675 uut.cnt[6]
.sym 49677 $auto$alumacc.cc:474:replace_alu$5143.C[6]
.sym 49679 $auto$alumacc.cc:474:replace_alu$5143.C[8]
.sym 49682 uut.cnt[7]
.sym 49683 $auto$alumacc.cc:474:replace_alu$5143.C[7]
.sym 49687 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[25]
.sym 49688 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[29]
.sym 49689 uut.tone_div[21]
.sym 49690 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[24]
.sym 49691 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[26]
.sym 49692 $abc$24495$new_n1938_
.sym 49693 uut.tone_div[20]
.sym 49694 uut.tone_div[19]
.sym 49699 $abc$24495$techmap\uut.$add$system.v:162$42_Y[13]
.sym 49701 $abc$24495$techmap\uut.$add$system.v:162$42_Y[12]
.sym 49702 uut.cnt[3]
.sym 49703 uut.cnt[13]
.sym 49706 uut.cnt[2]
.sym 49707 uut.mem_wdata[15]
.sym 49708 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 49709 uut.mem_wdata[7]
.sym 49710 uut.cnt[4]
.sym 49711 uut.ram_do[27]
.sym 49712 uut.tone_div[27]
.sym 49713 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18234
.sym 49714 uut.mem_wdata[27]
.sym 49715 uut.ram_do[26]
.sym 49716 uut.mem_wdata[5]
.sym 49717 $abc$24495$new_n1966_
.sym 49718 uut.ram_do[28]
.sym 49719 uut.mem_wdata[25]
.sym 49722 uut.pt.counter[12]
.sym 49723 $auto$alumacc.cc:474:replace_alu$5143.C[8]
.sym 49734 uut.cnt[10]
.sym 49735 uut.cnt[9]
.sym 49736 uut.cnt[12]
.sym 49737 uut.cnt[8]
.sym 49741 uut.cnt[14]
.sym 49742 uut.cnt[11]
.sym 49743 uut.cnt[15]
.sym 49751 uut.cnt[13]
.sym 49760 $auto$alumacc.cc:474:replace_alu$5143.C[9]
.sym 49763 uut.cnt[8]
.sym 49764 $auto$alumacc.cc:474:replace_alu$5143.C[8]
.sym 49766 $auto$alumacc.cc:474:replace_alu$5143.C[10]
.sym 49769 uut.cnt[9]
.sym 49770 $auto$alumacc.cc:474:replace_alu$5143.C[9]
.sym 49772 $auto$alumacc.cc:474:replace_alu$5143.C[11]
.sym 49775 uut.cnt[10]
.sym 49776 $auto$alumacc.cc:474:replace_alu$5143.C[10]
.sym 49778 $auto$alumacc.cc:474:replace_alu$5143.C[12]
.sym 49781 uut.cnt[11]
.sym 49782 $auto$alumacc.cc:474:replace_alu$5143.C[11]
.sym 49784 $auto$alumacc.cc:474:replace_alu$5143.C[13]
.sym 49786 uut.cnt[12]
.sym 49788 $auto$alumacc.cc:474:replace_alu$5143.C[12]
.sym 49790 $auto$alumacc.cc:474:replace_alu$5143.C[14]
.sym 49793 uut.cnt[13]
.sym 49794 $auto$alumacc.cc:474:replace_alu$5143.C[13]
.sym 49796 $auto$alumacc.cc:474:replace_alu$5143.C[15]
.sym 49799 uut.cnt[14]
.sym 49800 $auto$alumacc.cc:474:replace_alu$5143.C[14]
.sym 49802 $auto$alumacc.cc:474:replace_alu$5143.C[16]
.sym 49804 uut.cnt[15]
.sym 49806 $auto$alumacc.cc:474:replace_alu$5143.C[15]
.sym 49810 $abc$24495$new_n3887_
.sym 49811 $abc$24495$new_n1966_
.sym 49812 uut.tone_div[22]
.sym 49813 uut.tone_div[17]
.sym 49814 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[22]
.sym 49815 $abc$24495$uut.cpu_I.mem_rdata[26]_new_inv_
.sym 49816 uut.tone_div[18]
.sym 49817 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20468
.sym 49818 uut.uwbb.scsni_0
.sym 49821 uut.uwbb.sbdato_0[3]
.sym 49822 uut.pt.counter[24]
.sym 49823 uut.tone_div[20]
.sym 49825 uut.mem_wdata[20]
.sym 49826 uut.pt.counter[25]
.sym 49827 uut.mem_addr[2]
.sym 49828 $abc$24495$techmap\uut.$add$system.v:162$42_Y[10]
.sym 49829 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[25]
.sym 49830 $abc$24495$techmap\uut.$add$system.v:162$42_Y[11]
.sym 49831 $abc$24495$techmap\uut.$add$system.v:162$42_Y[21]
.sym 49832 uut.pt.counter[28]
.sym 49833 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 49834 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 49835 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[22]
.sym 49836 $abc$24495$new_n2996_
.sym 49837 uut.mem_wdata[20]
.sym 49839 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6011_new_inv_
.sym 49840 uut.ram_do[29]
.sym 49841 uut.cnt[18]
.sym 49842 uut.ram_do[30]
.sym 49843 $abc$24495$techmap\uut.$add$system.v:162$42_Y[14]
.sym 49844 $abc$24495$techmap\uut.$add$system.v:162$42_Y[17]
.sym 49845 $abc$24495$techmap\uut.$add$system.v:162$42_Y[15]
.sym 49846 $auto$alumacc.cc:474:replace_alu$5143.C[16]
.sym 49852 uut.cnt[23]
.sym 49860 uut.cnt[16]
.sym 49862 uut.cnt[21]
.sym 49863 uut.cnt[20]
.sym 49865 uut.cnt[18]
.sym 49867 uut.cnt[17]
.sym 49869 uut.cnt[22]
.sym 49881 uut.cnt[19]
.sym 49883 $auto$alumacc.cc:474:replace_alu$5143.C[17]
.sym 49886 uut.cnt[16]
.sym 49887 $auto$alumacc.cc:474:replace_alu$5143.C[16]
.sym 49889 $auto$alumacc.cc:474:replace_alu$5143.C[18]
.sym 49891 uut.cnt[17]
.sym 49893 $auto$alumacc.cc:474:replace_alu$5143.C[17]
.sym 49895 $auto$alumacc.cc:474:replace_alu$5143.C[19]
.sym 49897 uut.cnt[18]
.sym 49899 $auto$alumacc.cc:474:replace_alu$5143.C[18]
.sym 49901 $auto$alumacc.cc:474:replace_alu$5143.C[20]
.sym 49904 uut.cnt[19]
.sym 49905 $auto$alumacc.cc:474:replace_alu$5143.C[19]
.sym 49907 $auto$alumacc.cc:474:replace_alu$5143.C[21]
.sym 49909 uut.cnt[20]
.sym 49911 $auto$alumacc.cc:474:replace_alu$5143.C[20]
.sym 49913 $auto$alumacc.cc:474:replace_alu$5143.C[22]
.sym 49915 uut.cnt[21]
.sym 49917 $auto$alumacc.cc:474:replace_alu$5143.C[21]
.sym 49919 $auto$alumacc.cc:474:replace_alu$5143.C[23]
.sym 49922 uut.cnt[22]
.sym 49923 $auto$alumacc.cc:474:replace_alu$5143.C[22]
.sym 49925 $auto$alumacc.cc:474:replace_alu$5143.C[24]
.sym 49928 uut.cnt[23]
.sym 49929 $auto$alumacc.cc:474:replace_alu$5143.C[23]
.sym 49933 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18234
.sym 49934 $abc$24495$new_n3899_
.sym 49935 uut.cnt[29]
.sym 49936 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17173
.sym 49937 $abc$24495$new_n3893_
.sym 49938 uut.cnt[26]
.sym 49939 uut.cnt[28]
.sym 49940 uut.cnt[27]
.sym 49941 uut.uwbb.so_0
.sym 49943 uut.cpu_I.reg_out[13]
.sym 49944 uut.uwbb.so_0
.sym 49945 uut.cpu_I.mem_rdata_q[31]
.sym 49946 uut.cnt[16]
.sym 49947 uut.cpu_I.decoded_imm_j[2]
.sym 49948 uut.cnt[21]
.sym 49949 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20368
.sym 49950 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20468
.sym 49951 $abc$24495$new_n1972_
.sym 49952 uut.rom_do[10]
.sym 49953 $abc$24495$new_n2388_
.sym 49954 $abc$24495$uut.cpu_I.mem_rdata[8]_new_inv_
.sym 49955 uut.mem_wdata[15]
.sym 49956 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 49957 uut.mem_addr[13]
.sym 49958 $abc$24495$uut.cpu_I.mem_rdata[15]_new_inv_
.sym 49959 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18706
.sym 49960 uut.cpu_I.latched_stalu
.sym 49961 uut.cpu_I.instr_jal
.sym 49962 $abc$24495$techmap\uut.$add$system.v:162$42_Y[20]
.sym 49963 $abc$24495$uut.cpu_I.mem_rdata[26]_new_inv_
.sym 49964 uut.tone_div[30]
.sym 49965 uut.mem_wdata[17]
.sym 49966 $abc$24495$uut.cpu_I.mem_rdata[24]_new_inv_
.sym 49968 uut.mem_wdata[16]
.sym 49969 $auto$alumacc.cc:474:replace_alu$5143.C[24]
.sym 49974 uut.cnt[25]
.sym 49984 uut.cnt[24]
.sym 49988 uut.cnt[30]
.sym 49989 uut.cnt[31]
.sym 49992 uut.cnt[29]
.sym 49995 uut.cnt[26]
.sym 49996 uut.cnt[28]
.sym 49997 uut.cnt[27]
.sym 50006 $auto$alumacc.cc:474:replace_alu$5143.C[25]
.sym 50008 uut.cnt[24]
.sym 50010 $auto$alumacc.cc:474:replace_alu$5143.C[24]
.sym 50012 $auto$alumacc.cc:474:replace_alu$5143.C[26]
.sym 50014 uut.cnt[25]
.sym 50016 $auto$alumacc.cc:474:replace_alu$5143.C[25]
.sym 50018 $auto$alumacc.cc:474:replace_alu$5143.C[27]
.sym 50020 uut.cnt[26]
.sym 50022 $auto$alumacc.cc:474:replace_alu$5143.C[26]
.sym 50024 $auto$alumacc.cc:474:replace_alu$5143.C[28]
.sym 50027 uut.cnt[27]
.sym 50028 $auto$alumacc.cc:474:replace_alu$5143.C[27]
.sym 50030 $auto$alumacc.cc:474:replace_alu$5143.C[29]
.sym 50033 uut.cnt[28]
.sym 50034 $auto$alumacc.cc:474:replace_alu$5143.C[28]
.sym 50036 $auto$alumacc.cc:474:replace_alu$5143.C[30]
.sym 50038 uut.cnt[29]
.sym 50040 $auto$alumacc.cc:474:replace_alu$5143.C[29]
.sym 50042 $auto$alumacc.cc:474:replace_alu$5143.C[31]
.sym 50044 uut.cnt[30]
.sym 50046 $auto$alumacc.cc:474:replace_alu$5143.C[30]
.sym 50050 uut.cnt[31]
.sym 50052 $auto$alumacc.cc:474:replace_alu$5143.C[31]
.sym 50056 uut.tone_div[23]
.sym 50057 $abc$24495$new_n3797_
.sym 50058 $abc$24495$new_n3902_
.sym 50059 $abc$24495$uut.cpu_I.mem_rdata_word[3]_new_
.sym 50060 $abc$24495$new_n2965_
.sym 50061 $abc$24495$uut.cpu_I.mem_rdata_word[4]_new_
.sym 50062 $abc$24495$uut.cpu_I.mem_rdata[25]_new_inv_
.sym 50063 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[16]
.sym 50064 uut.uwbb.scko_0
.sym 50067 uut.cpu_I.reg_out[27]
.sym 50068 uut.cpu_I.mem_la_wdata[0]
.sym 50069 uut.uwbb.sbdato_1[1]
.sym 50070 uut.cpu_I.latched_branch
.sym 50071 uut.mem_addr[7]
.sym 50072 uut.mem_wdata[21]
.sym 50075 uut.mem_wdata[8]
.sym 50077 uut.cpu_I.mem_la_wdata[2]
.sym 50078 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 50080 uut.ram_do[31]
.sym 50081 uut.mem_wdata[18]
.sym 50082 uut.ram_do[24]
.sym 50083 uut.cpu_I.mem_rdata_latched[31]
.sym 50084 uut.cpu_I.pcpi_rs1[1]
.sym 50085 uut.mem_wdata[28]
.sym 50086 uut.mem_valid
.sym 50087 uut.cpu_I.pcpi_rs1[0]
.sym 50088 uut.cpu_I.instr_sub
.sym 50089 key_d$SB_IO_IN
.sym 50090 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 50091 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17735
.sym 50097 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 50098 uut.mem_wdata[24]
.sym 50100 uut.ram_do[25]
.sym 50101 $abc$24495$uut.cpu_I.mem_rdata[19]_new_inv_
.sym 50103 $abc$24495$techmap\uut.$add$system.v:162$42_Y[30]
.sym 50104 uut.cpu_I.latched_is_lb
.sym 50105 $abc$24495$techmap\uut.$add$system.v:162$42_Y[24]
.sym 50106 $abc$24495$techmap\uut.$add$system.v:162$42_Y[25]
.sym 50107 uut.mem_wdata[31]
.sym 50111 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 50112 $abc$24495$techmap\uut.$add$system.v:162$42_Y[31]
.sym 50113 uut.cnt[25]
.sym 50114 uut.ram_do[30]
.sym 50117 uut.cpu_I.latched_is_lh
.sym 50119 uut.cnt[30]
.sym 50120 uut.mem_wdata[30]
.sym 50121 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7476_Y_new_inv_
.sym 50122 $abc$24495$uut.cpu_I.mem_rdata[17]_new_inv_
.sym 50123 uut.mem_addr[30]
.sym 50124 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18234
.sym 50125 uut.mem_wdata[25]
.sym 50126 uut.mem_addr[28]
.sym 50130 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 50132 $abc$24495$techmap\uut.$add$system.v:162$42_Y[25]
.sym 50133 uut.mem_wdata[25]
.sym 50136 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 50137 uut.cpu_I.latched_is_lh
.sym 50138 uut.cpu_I.latched_is_lb
.sym 50139 $abc$24495$uut.cpu_I.mem_rdata[17]_new_inv_
.sym 50142 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 50143 uut.mem_wdata[24]
.sym 50145 $abc$24495$techmap\uut.$add$system.v:162$42_Y[24]
.sym 50148 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7476_Y_new_inv_
.sym 50151 $abc$24495$uut.cpu_I.mem_rdata[19]_new_inv_
.sym 50154 uut.mem_addr[28]
.sym 50155 uut.ram_do[25]
.sym 50156 uut.cnt[25]
.sym 50157 uut.mem_addr[30]
.sym 50160 uut.ram_do[30]
.sym 50161 uut.mem_addr[28]
.sym 50162 uut.mem_addr[30]
.sym 50163 uut.cnt[30]
.sym 50166 $abc$24495$techmap\uut.$add$system.v:162$42_Y[30]
.sym 50168 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 50169 uut.mem_wdata[30]
.sym 50172 uut.mem_wdata[31]
.sym 50173 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 50175 $abc$24495$techmap\uut.$add$system.v:162$42_Y[31]
.sym 50176 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18234
.sym 50177 clk24_$glb_clk
.sym 50179 uut.cpu_I.reg_out[4]
.sym 50180 $abc$24495$new_n3807_
.sym 50181 $abc$24495$new_n3848_
.sym 50182 $abc$24495$new_n3908_
.sym 50183 $abc$24495$uut.cpu_I.mem_rdata[24]_new_inv_
.sym 50184 uut.cpu_I.reg_out[3]
.sym 50185 $abc$24495$uut.cpu_I.mem_rdata[29]_new_inv_
.sym 50186 $abc$24495$uut.cpu_I.mem_rdata[30]_new_inv_
.sym 50187 uut.pt.counter[16]
.sym 50188 uut.uwbb.sckoe_0
.sym 50189 uut.cpu_I.reg_out[25]
.sym 50190 uut.cpu_I.reg_out[24]
.sym 50192 uut.mem_wdata[24]
.sym 50193 uut.mem_wdata[31]
.sym 50195 $abc$24495$new_n3045_
.sym 50196 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[16]
.sym 50198 $abc$24495$new_n3880_
.sym 50199 uut.cnt[19]
.sym 50200 uut.cpu_I.decoded_imm[14]
.sym 50201 uut.cpu_I.mem_do_prefetch
.sym 50202 uut.cpu_I.latched_branch
.sym 50203 uut.cpu_I.decoder_trigger
.sym 50204 uut.cnt[24]
.sym 50206 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[5]_new_inv_
.sym 50207 uut.cpu_I.latched_is_lh
.sym 50208 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[0]_new_inv_
.sym 50209 uut.cpu_I.latched_is_lb
.sym 50210 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18234
.sym 50211 uut.mem_wdata[25]
.sym 50212 uut.cpu_I.mem_la_wdata[6]
.sym 50213 uut.cpu_I.mem_la_wdata[4]
.sym 50221 $abc$24495$new_n2980_
.sym 50222 $abc$24495$uut.cpu_I.mem_rdata[8]_new_inv_
.sym 50223 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 50227 uut.cpu_I.latched_is_lb
.sym 50229 $abc$24495$uut.cpu_I.mem_rdata[22]_new_inv_
.sym 50231 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18706
.sym 50232 $abc$24495$uut.cpu_I.mem_rdata[14]_new_inv_
.sym 50233 uut.cpu_I.latched_is_lh
.sym 50235 uut.cpu_I.pcpi_rs2[20]
.sym 50236 $abc$24495$uut.cpu_I.mem_rdata[19]_new_inv_
.sym 50237 uut.cpu_I.mem_la_wdata[2]
.sym 50238 uut.cpu_I.pcpi_rs2[18]
.sym 50240 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 50241 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$and$/usr/bin/../share/yosys/techmap.v:434$7473_Y[3]_new_
.sym 50244 uut.cpu_I.pcpi_rs1[1]
.sym 50245 uut.cpu_I.pcpi_rs2[17]
.sym 50246 uut.cpu_I.mem_la_wdata[4]
.sym 50247 uut.cpu_I.pcpi_rs1[0]
.sym 50248 $abc$24495$uut.cpu_I.mem_rdata[24]_new_inv_
.sym 50249 uut.cpu_I.mem_la_wdata[1]
.sym 50251 $abc$24495$uut.cpu_I.mem_rdata[30]_new_inv_
.sym 50254 $abc$24495$new_n2980_
.sym 50255 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 50259 uut.cpu_I.pcpi_rs1[1]
.sym 50260 uut.cpu_I.pcpi_rs1[0]
.sym 50261 $abc$24495$uut.cpu_I.mem_rdata[14]_new_inv_
.sym 50262 $abc$24495$uut.cpu_I.mem_rdata[30]_new_inv_
.sym 50265 uut.cpu_I.latched_is_lh
.sym 50266 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 50267 $abc$24495$uut.cpu_I.mem_rdata[22]_new_inv_
.sym 50268 uut.cpu_I.latched_is_lb
.sym 50271 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 50273 uut.cpu_I.mem_la_wdata[4]
.sym 50274 uut.cpu_I.pcpi_rs2[20]
.sym 50277 uut.cpu_I.mem_la_wdata[1]
.sym 50278 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 50279 uut.cpu_I.pcpi_rs2[17]
.sym 50283 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 50284 $abc$24495$uut.cpu_I.mem_rdata[19]_new_inv_
.sym 50285 uut.cpu_I.latched_is_lb
.sym 50286 uut.cpu_I.latched_is_lh
.sym 50290 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 50291 uut.cpu_I.pcpi_rs2[18]
.sym 50292 uut.cpu_I.mem_la_wdata[2]
.sym 50295 $abc$24495$uut.cpu_I.mem_rdata[24]_new_inv_
.sym 50296 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 50297 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$and$/usr/bin/../share/yosys/techmap.v:434$7473_Y[3]_new_
.sym 50298 $abc$24495$uut.cpu_I.mem_rdata[8]_new_inv_
.sym 50299 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18706
.sym 50300 clk24_$glb_clk
.sym 50302 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11951[0]_new_inv_
.sym 50303 $abc$24495$new_n3000_
.sym 50304 $abc$24495$new_n2966_
.sym 50305 $abc$24495$new_n3054_
.sym 50306 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11931[0]_new_inv_
.sym 50307 uut.cpu_I.alu_out_q[4]
.sym 50308 uut.cpu_I.mem_rdata_q[29]
.sym 50309 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11946[0]_new_inv_
.sym 50310 uut.uwbb.mcsno_00
.sym 50313 uut.cpu_I.reg_out[17]
.sym 50314 $abc$24495$uut.cpu_I.mem_rdata[28]_new_inv_
.sym 50315 uut.cpu_I.mem_rdata_q[28]
.sym 50316 uut.mem_wdata[23]
.sym 50317 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 50318 $abc$24495$uut.cpu_I.mem_rdata[12]_new_inv_
.sym 50319 $abc$24495$new_n1957_
.sym 50321 uut.cpu_I.mem_rdata_q[26]
.sym 50322 $abc$24495$new_n3901_
.sym 50323 $abc$24495$uut.cpu_I.mem_rdata[12]_new_inv_
.sym 50326 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 50327 $abc$24495$new_n3060_
.sym 50328 uut.cpu_I.latched_stalu
.sym 50329 uut.mem_wdata[20]
.sym 50330 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[4]_new_inv_
.sym 50331 uut.mem_wdata[17]
.sym 50332 uut.cpu_I.reg_out[3]
.sym 50333 $abc$24495$new_n2996_
.sym 50334 $abc$24495$uut.cpu_I.mem_rdata[29]_new_inv_
.sym 50335 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 50336 $abc$24495$uut.cpu_I.mem_rdata[30]_new_inv_
.sym 50337 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$19314
.sym 50347 uut.cpu_I.alu_out_q[5]
.sym 50348 uut.cpu_I.alu_out_q[1]
.sym 50349 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 50350 $abc$24495$uut.cpu_I.mem_rdata_word[8]_new_inv_
.sym 50352 uut.cpu_I.alu_out_q[6]
.sym 50353 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11956[0]_new_inv_
.sym 50354 uut.cpu_I.latched_is_lb
.sym 50355 uut.cpu_I.latched_is_lh
.sym 50356 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[6]_new_
.sym 50357 uut.cpu_I.pcpi_rs1[6]
.sym 50358 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 50359 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11951[0]_new_inv_
.sym 50360 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 50361 $abc$24495$new_n2782_
.sym 50362 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[5]_new_
.sym 50363 uut.cpu_I.reg_out[6]
.sym 50364 $abc$24495$new_n2797_
.sym 50366 uut.cpu_I.latched_stalu
.sym 50369 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[1]_new_
.sym 50370 uut.cpu_I.reg_out[5]
.sym 50371 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11931[0]_new_inv_
.sym 50372 uut.cpu_I.mem_la_wdata[6]
.sym 50373 $abc$24495$new_n2794_
.sym 50374 uut.cpu_I.reg_out[1]
.sym 50377 uut.cpu_I.latched_stalu
.sym 50378 uut.cpu_I.reg_out[1]
.sym 50379 uut.cpu_I.alu_out_q[1]
.sym 50382 $abc$24495$new_n2797_
.sym 50383 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 50384 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11956[0]_new_inv_
.sym 50385 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[6]_new_
.sym 50388 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 50389 uut.cpu_I.pcpi_rs1[6]
.sym 50390 uut.cpu_I.mem_la_wdata[6]
.sym 50391 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 50394 $abc$24495$uut.cpu_I.mem_rdata_word[8]_new_inv_
.sym 50396 uut.cpu_I.latched_is_lh
.sym 50397 uut.cpu_I.latched_is_lb
.sym 50400 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 50401 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[5]_new_
.sym 50402 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11951[0]_new_inv_
.sym 50403 $abc$24495$new_n2794_
.sym 50406 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[1]_new_
.sym 50407 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 50408 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11931[0]_new_inv_
.sym 50409 $abc$24495$new_n2782_
.sym 50412 uut.cpu_I.alu_out_q[5]
.sym 50414 uut.cpu_I.reg_out[5]
.sym 50415 uut.cpu_I.latched_stalu
.sym 50418 uut.cpu_I.latched_stalu
.sym 50419 uut.cpu_I.alu_out_q[6]
.sym 50421 uut.cpu_I.reg_out[6]
.sym 50423 clk24_$glb_clk
.sym 50425 $abc$24495$new_n2990_
.sym 50426 $abc$24495$new_n3087_
.sym 50427 $abc$24495$new_n3037_
.sym 50428 $abc$24495$uut.cpu_I.mem_rdata_word[7]_new_inv_
.sym 50429 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[5]
.sym 50430 $abc$24495$new_n3066_
.sym 50431 $abc$24495$uut.cpu_I.mem_rdata_word[15]_new_inv_
.sym 50432 uut.cpu_I.latched_stalu
.sym 50435 uut.cpu_I.reg_out[26]
.sym 50436 uut.cpu_I.reg_out[23]
.sym 50437 uut.mem_addr[28]
.sym 50438 uut.cpu_I.decoded_imm[9]
.sym 50439 uut.mem_addr[29]
.sym 50440 uut.cpu_I.latched_is_lb
.sym 50441 uut.mem_addr[15]
.sym 50442 $abc$24495$new_n3907_
.sym 50443 uut.cpu_I.latched_is_lh
.sym 50444 uut.cpu_I.decoded_imm_j[9]
.sym 50445 uut.cpu_I.pcpi_rs1[6]
.sym 50446 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 50447 uut.mem_addr[30]
.sym 50448 uut.cpu_I.decoded_imm[11]
.sym 50449 uut.mem_addr[13]
.sym 50450 uut.cpu_I.pcpi_rs1[21]
.sym 50451 $abc$24495$uut.cpu_I.mem_rdata[15]_new_inv_
.sym 50453 uut.cpu_I.instr_jal
.sym 50455 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$19314
.sym 50456 uut.cpu_I.latched_stalu
.sym 50457 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[10]
.sym 50458 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 50459 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 50460 $abc$24495$uut.cpu_I.mem_rdata[26]_new_inv_
.sym 50469 uut.cpu_I.cpu_state[6]
.sym 50471 $abc$24495$new_n3045_
.sym 50472 uut.cpu_I.cpu_state[6]
.sym 50473 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[13]
.sym 50474 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7493_Y[8]_new_
.sym 50477 $abc$24495$new_n3004_
.sym 50478 $abc$24495$new_n3043_
.sym 50479 uut.cpu_I.latched_is_lh
.sym 50481 uut.cpu_I.latched_is_lb
.sym 50483 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7493_Y[13]_new_
.sym 50484 $abc$24495$new_n3041_
.sym 50485 $abc$24495$uut.cpu_I.mem_rdata_word[7]_new_inv_
.sym 50486 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[13]_new_
.sym 50487 $abc$24495$uut.cpu_I.mem_rdata[23]_new_inv_
.sym 50488 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 50489 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 50491 $abc$24495$new_n3028_
.sym 50492 $abc$24495$new_n3037_
.sym 50493 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 50495 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[8]
.sym 50496 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[8]_new_
.sym 50497 $abc$24495$new_n3046_
.sym 50499 $abc$24495$new_n3004_
.sym 50500 $abc$24495$uut.cpu_I.mem_rdata_word[7]_new_inv_
.sym 50501 uut.cpu_I.latched_is_lb
.sym 50502 uut.cpu_I.cpu_state[6]
.sym 50505 $abc$24495$uut.cpu_I.mem_rdata_word[7]_new_inv_
.sym 50506 uut.cpu_I.latched_is_lb
.sym 50507 uut.cpu_I.cpu_state[6]
.sym 50508 $abc$24495$new_n3028_
.sym 50511 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 50512 uut.cpu_I.cpu_state[6]
.sym 50513 $abc$24495$new_n3046_
.sym 50514 $abc$24495$new_n3045_
.sym 50517 uut.cpu_I.cpu_state[6]
.sym 50518 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 50519 $abc$24495$new_n3043_
.sym 50520 $abc$24495$new_n3041_
.sym 50523 uut.cpu_I.latched_is_lb
.sym 50524 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 50525 uut.cpu_I.latched_is_lh
.sym 50526 $abc$24495$uut.cpu_I.mem_rdata[23]_new_inv_
.sym 50529 $abc$24495$new_n3037_
.sym 50530 uut.cpu_I.latched_is_lb
.sym 50531 $abc$24495$uut.cpu_I.mem_rdata_word[7]_new_inv_
.sym 50532 uut.cpu_I.cpu_state[6]
.sym 50535 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 50536 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[8]_new_
.sym 50537 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[8]
.sym 50538 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7493_Y[8]_new_
.sym 50541 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7493_Y[13]_new_
.sym 50542 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 50543 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[13]
.sym 50544 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[13]_new_
.sym 50546 clk24_$glb_clk
.sym 50547 reset_$glb_sr
.sym 50548 $abc$24495$new_n3058_
.sym 50549 $abc$24495$new_n3034_
.sym 50550 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$ternary$/usr/bin/../share/yosys/techmap.v:445$7405_Y[2]_new_
.sym 50551 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 50552 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[2]_new_inv_
.sym 50553 $abc$24495$new_n3084_
.sym 50554 uut.mem_addr[13]
.sym 50555 uut.mem_addr[14]
.sym 50556 uut.uwbb.sbdati[6]
.sym 50560 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[12]
.sym 50562 uut.cpu_I.decoded_imm[12]
.sym 50564 uut.cpu_I.reg_pc[17]
.sym 50565 uut.cpu_I.pcpi_rs1[8]
.sym 50566 uut.cpu_I.mem_la_wdata[4]
.sym 50567 uut.mem_addr[12]
.sym 50568 uut.cpu_I.latched_branch
.sym 50569 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20368
.sym 50570 uut.cpu_I.pcpi_rs1[5]
.sym 50571 uut.cpu_I.decoded_imm_j[20]
.sym 50572 $PACKER_VCC_NET
.sym 50573 key_d$SB_IO_IN
.sym 50575 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 50576 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[5]
.sym 50578 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 50579 uut.cpu_I.pcpi_rs1[0]
.sym 50580 uut.cpu_I.instr_sub
.sym 50581 uut.cpu_I.mem_do_rinst
.sym 50582 uut.cpu_I.reg_out[22]
.sym 50583 uut.cpu_I.pcpi_rs1[1]
.sym 50590 $abc$24495$new_n3001_
.sym 50591 $abc$24495$new_n3052_
.sym 50592 $abc$24495$new_n3067_
.sym 50593 $abc$24495$new_n3061_
.sym 50595 $abc$24495$new_n3064_
.sym 50597 $abc$24495$new_n3060_
.sym 50600 $abc$24495$uut.cpu_I.mem_rdata_word[7]_new_inv_
.sym 50601 $abc$24495$new_n3063_
.sym 50602 $abc$24495$new_n3066_
.sym 50603 uut.cpu_I.reg_out[8]
.sym 50604 uut.cpu_I.latched_stalu
.sym 50605 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 50606 $abc$24495$uut.cpu_I.mem_rdata[29]_new_inv_
.sym 50608 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 50610 $abc$24495$new_n3051_
.sym 50611 uut.cpu_I.latched_is_lb
.sym 50612 uut.cpu_I.cpu_state[6]
.sym 50613 uut.cpu_I.alu_out_q[8]
.sym 50615 uut.cpu_I.alu_out_q[16]
.sym 50616 uut.cpu_I.reg_out[16]
.sym 50617 uut.cpu_I.latched_is_lh
.sym 50620 uut.cpu_I.cpu_state[6]
.sym 50622 uut.cpu_I.cpu_state[6]
.sym 50623 $abc$24495$new_n3067_
.sym 50624 $abc$24495$new_n3066_
.sym 50625 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 50628 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 50629 uut.cpu_I.cpu_state[6]
.sym 50630 $abc$24495$new_n3060_
.sym 50631 $abc$24495$new_n3061_
.sym 50634 $abc$24495$new_n3064_
.sym 50635 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 50636 uut.cpu_I.cpu_state[6]
.sym 50637 $abc$24495$new_n3063_
.sym 50640 uut.cpu_I.alu_out_q[16]
.sym 50641 uut.cpu_I.latched_stalu
.sym 50643 uut.cpu_I.reg_out[16]
.sym 50646 uut.cpu_I.latched_stalu
.sym 50647 uut.cpu_I.alu_out_q[8]
.sym 50649 uut.cpu_I.reg_out[8]
.sym 50652 uut.cpu_I.latched_is_lh
.sym 50653 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 50654 $abc$24495$uut.cpu_I.mem_rdata[29]_new_inv_
.sym 50655 uut.cpu_I.latched_is_lb
.sym 50659 $abc$24495$new_n3001_
.sym 50660 $abc$24495$uut.cpu_I.mem_rdata_word[7]_new_inv_
.sym 50661 uut.cpu_I.cpu_state[6]
.sym 50664 $abc$24495$new_n3051_
.sym 50665 uut.cpu_I.cpu_state[6]
.sym 50666 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 50667 $abc$24495$new_n3052_
.sym 50669 clk24_$glb_clk
.sym 50670 reset_$glb_sr
.sym 50671 uut.cpu_I.reg_out[30]
.sym 50672 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[13]_new_inv_
.sym 50673 $abc$24495$new_n3075_
.sym 50674 $abc$24495$new_n3079_
.sym 50675 $abc$24495$new_n3015_
.sym 50676 uut.cpu_I.reg_out[10]
.sym 50677 uut.cpu_I.reg_out[28]
.sym 50678 $abc$24495$new_n3069_
.sym 50681 uut.cpu_I.pcpi_rs1[13]
.sym 50683 uut.cpu_I.pcpi_rs1[7]
.sym 50684 uut.cpu_I.pcpi_rs1[3]
.sym 50685 uut.cpu_I.decoded_imm_j[11]
.sym 50687 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[11]_new_inv_
.sym 50688 uut.cpu_I.instr_jal
.sym 50689 uut.cpu_I.alu_out_q[3]
.sym 50690 uut.cpu_I.decoded_imm[11]
.sym 50691 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[15]_new_inv_
.sym 50693 uut.cpu_I.mem_do_prefetch
.sym 50694 uut.cpu_I.decoded_imm[18]
.sym 50695 uut.cpu_I.decoder_trigger
.sym 50696 uut.cpu_I.reg_pc[11]
.sym 50697 uut.cpu_I.latched_is_lb
.sym 50698 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[5]_new_inv_
.sym 50699 uut.cpu_I.latched_is_lh
.sym 50700 uut.cpu_I.reg_out[28]
.sym 50701 uut.cpu_I.latched_is_lb
.sym 50703 $abc$24495$new_n3076_
.sym 50704 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[14]
.sym 50713 uut.cpu_I.latched_is_lh
.sym 50714 uut.cpu_I.cpu_state[6]
.sym 50715 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 50717 uut.cpu_I.cpu_state[4]
.sym 50718 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[27]
.sym 50719 $abc$24495$new_n3082_
.sym 50720 uut.cpu_I.pcpi_rs1[27]
.sym 50722 $abc$24495$new_n3049_
.sym 50723 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 50724 $abc$24495$new_n3048_
.sym 50725 $abc$24495$new_n3081_
.sym 50726 $abc$24495$new_n3073_
.sym 50727 uut.cpu_I.latched_is_lb
.sym 50729 $abc$24495$new_n3076_
.sym 50730 $abc$24495$uut.cpu_I.mem_rdata[26]_new_inv_
.sym 50731 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 50733 $abc$24495$new_n3070_
.sym 50735 $abc$24495$new_n3069_
.sym 50736 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[18]
.sym 50738 $abc$24495$new_n3075_
.sym 50740 $abc$24495$new_n3072_
.sym 50741 uut.cpu_I.pcpi_rs1[18]
.sym 50745 uut.cpu_I.cpu_state[6]
.sym 50746 uut.cpu_I.cpu_state[4]
.sym 50747 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[27]
.sym 50748 uut.cpu_I.pcpi_rs1[27]
.sym 50751 $abc$24495$new_n3072_
.sym 50752 uut.cpu_I.cpu_state[6]
.sym 50753 $abc$24495$new_n3073_
.sym 50754 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 50757 uut.cpu_I.pcpi_rs1[18]
.sym 50758 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[18]
.sym 50759 uut.cpu_I.cpu_state[6]
.sym 50760 uut.cpu_I.cpu_state[4]
.sym 50763 $abc$24495$new_n3082_
.sym 50764 $abc$24495$new_n3081_
.sym 50765 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 50766 uut.cpu_I.cpu_state[6]
.sym 50769 $abc$24495$uut.cpu_I.mem_rdata[26]_new_inv_
.sym 50770 uut.cpu_I.latched_is_lh
.sym 50771 uut.cpu_I.latched_is_lb
.sym 50772 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 50775 $abc$24495$new_n3049_
.sym 50776 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 50777 $abc$24495$new_n3048_
.sym 50778 uut.cpu_I.cpu_state[6]
.sym 50781 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 50782 $abc$24495$new_n3075_
.sym 50783 uut.cpu_I.cpu_state[6]
.sym 50784 $abc$24495$new_n3076_
.sym 50787 $abc$24495$new_n3070_
.sym 50788 uut.cpu_I.cpu_state[6]
.sym 50789 $abc$24495$new_n3069_
.sym 50790 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 50792 clk24_$glb_clk
.sym 50793 reset_$glb_sr
.sym 50794 uut.cpu_I.alu_out_q[11]
.sym 50795 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$8000_Y_new_inv_
.sym 50796 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10498[0]_new_inv_
.sym 50797 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10481[0]_new_inv_
.sym 50798 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10522[0]_new_inv_
.sym 50799 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[9]_new_inv_
.sym 50800 uut.cpu_I.alu_out_q[9]
.sym 50801 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7999_Y_new_inv_
.sym 50803 uut.cpu_I.decoded_imm_j[29]
.sym 50806 uut.mem_addr[7]
.sym 50807 uut.cpu_I.pcpi_rs2[13]
.sym 50808 uut.cpu_I.decoder_trigger
.sym 50809 uut.cpu_I.mem_rdata_q[27]
.sym 50810 uut.cpu_I.reg_next_pc[15]
.sym 50811 uut.cpu_I.decoded_imm_j[23]
.sym 50813 uut.cpu_I.reg_out[30]
.sym 50814 uut.cpu_I.reg_pc[22]
.sym 50815 uut.cpu_I.mem_rdata_q[25]
.sym 50817 uut.cpu_I.pcpi_rs2[12]
.sym 50818 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[7]
.sym 50819 uut.cpu_I.pcpi_rs1[9]
.sym 50820 uut.cpu_I.pcpi_rs2[11]
.sym 50821 uut.cpu_I.reg_out[29]
.sym 50822 uut.cpu_I.alu_out_q[12]
.sym 50823 uut.cpu_I.reg_pc[29]
.sym 50825 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[28]_new_inv_
.sym 50827 uut.cpu_I.pcpi_rs2[10]
.sym 50828 uut.cpu_I.latched_stalu
.sym 50835 uut.cpu_I.alu_out_q[18]
.sym 50838 $abc$24495$new_n2810_
.sym 50839 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 50840 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 50841 $abc$24495$new_n2837_
.sym 50842 $abc$24495$new_n2824_
.sym 50843 $abc$24495$new_n2817_
.sym 50845 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[18]_new_
.sym 50846 uut.cpu_I.pcpi_rs2[18]
.sym 50848 uut.cpu_I.reg_out[18]
.sym 50849 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10486[0]_new_inv_
.sym 50850 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 50851 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[12]_new_
.sym 50852 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$8000_Y_new_inv_
.sym 50854 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10459[0]_new_inv_
.sym 50855 uut.cpu_I.pcpi_rs2[12]
.sym 50857 uut.cpu_I.pcpi_rs2[14]
.sym 50858 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 50859 uut.cpu_I.pcpi_rs1[18]
.sym 50861 uut.cpu_I.pcpi_rs1[12]
.sym 50863 uut.cpu_I.latched_stalu
.sym 50864 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10434[0]_new_inv_
.sym 50865 uut.cpu_I.pcpi_rs1[14]
.sym 50866 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[14]_new_
.sym 50868 $abc$24495$new_n2837_
.sym 50869 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 50870 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10434[0]_new_inv_
.sym 50871 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[18]_new_
.sym 50874 $abc$24495$new_n2824_
.sym 50875 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[14]_new_
.sym 50876 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10459[0]_new_inv_
.sym 50877 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 50880 uut.cpu_I.reg_out[18]
.sym 50881 uut.cpu_I.latched_stalu
.sym 50882 uut.cpu_I.alu_out_q[18]
.sym 50886 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 50887 uut.cpu_I.pcpi_rs2[14]
.sym 50888 uut.cpu_I.pcpi_rs1[14]
.sym 50889 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 50893 $abc$24495$new_n2810_
.sym 50895 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$8000_Y_new_inv_
.sym 50898 uut.cpu_I.pcpi_rs1[18]
.sym 50899 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 50900 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 50901 uut.cpu_I.pcpi_rs2[18]
.sym 50904 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[12]_new_
.sym 50905 $abc$24495$new_n2817_
.sym 50906 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 50907 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10486[0]_new_inv_
.sym 50910 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 50911 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 50912 uut.cpu_I.pcpi_rs1[12]
.sym 50913 uut.cpu_I.pcpi_rs2[12]
.sym 50915 clk24_$glb_clk
.sym 50917 uut.cpu_I.reg_pc[11]
.sym 50918 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10429[0]_new_inv_
.sym 50919 $abc$24495$uut.cpu_I.next_pc[29]_new_inv_
.sym 50920 uut.cpu_I.reg_pc[14]
.sym 50921 $abc$24495$uut.cpu_I.next_pc[13]_new_inv_
.sym 50922 $abc$24495$uut.cpu_I.next_pc[28]_new_inv_
.sym 50923 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[7]
.sym 50924 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$8007_Y_new_inv_
.sym 50930 uut.cpu_I.pcpi_rs2[9]
.sym 50935 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[10]
.sym 50937 uut.cpu_I.decoded_imm_j[5]
.sym 50938 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 50939 uut.cpu_I.decoded_imm_j[7]
.sym 50941 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 50942 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[17]_new_inv_
.sym 50943 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[23]
.sym 50945 uut.cpu_I.instr_jal
.sym 50947 uut.cpu_I.pcpi_rs2[21]
.sym 50949 uut.cpu_I.latched_stalu
.sym 50958 uut.cpu_I.pcpi_rs2[29]
.sym 50960 uut.cpu_I.latched_stalu
.sym 50961 uut.cpu_I.alu_out_q[17]
.sym 50962 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 50964 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[17]
.sym 50965 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10407[0]_new_inv_
.sym 50966 uut.cpu_I.alu_out_q[29]
.sym 50967 uut.cpu_I.reg_out[7]
.sym 50968 uut.cpu_I.pcpi_rs1[29]
.sym 50969 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 50970 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 50971 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[29]_new_
.sym 50972 uut.cpu_I.reg_out[29]
.sym 50973 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[11]
.sym 50975 uut.cpu_I.latched_stalu
.sym 50976 uut.cpu_I.alu_out_q[7]
.sym 50977 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[11]
.sym 50978 uut.cpu_I.reg_out[17]
.sym 50980 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 50981 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$8007_Y_new_inv_
.sym 50982 uut.cpu_I.instr_sub
.sym 50984 $abc$24495$new_n2833_
.sym 50985 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[17]
.sym 50986 $abc$24495$new_n2877_
.sym 50988 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 50991 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[29]_new_
.sym 50992 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10407[0]_new_inv_
.sym 50993 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 50994 $abc$24495$new_n2877_
.sym 50997 uut.cpu_I.reg_out[29]
.sym 50998 uut.cpu_I.latched_stalu
.sym 50999 uut.cpu_I.alu_out_q[29]
.sym 51003 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[17]
.sym 51004 uut.cpu_I.instr_sub
.sym 51005 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[17]
.sym 51006 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 51009 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$8007_Y_new_inv_
.sym 51011 $abc$24495$new_n2833_
.sym 51015 uut.cpu_I.alu_out_q[7]
.sym 51016 uut.cpu_I.latched_stalu
.sym 51017 uut.cpu_I.reg_out[7]
.sym 51021 uut.cpu_I.latched_stalu
.sym 51022 uut.cpu_I.reg_out[17]
.sym 51023 uut.cpu_I.alu_out_q[17]
.sym 51027 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 51028 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[11]
.sym 51029 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[11]
.sym 51030 uut.cpu_I.instr_sub
.sym 51033 uut.cpu_I.pcpi_rs1[29]
.sym 51034 uut.cpu_I.pcpi_rs2[29]
.sym 51035 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 51036 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 51038 clk24_$glb_clk
.sym 51040 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[23]
.sym 51041 uut.cpu_I.reg_next_pc[23]
.sym 51042 uut.cpu_I.reg_pc[29]
.sym 51043 uut.cpu_I.reg_next_pc[13]
.sym 51045 $abc$24495$new_n3401_
.sym 51046 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[20]_new_inv_
.sym 51047 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[13]
.sym 51048 uut.uwbb.scki_0
.sym 51052 uut.cpu_I.pcpi_rs2[29]
.sym 51053 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[7]
.sym 51054 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[16]_new_inv_
.sym 51055 uut.cpu_I.pcpi_rs2[23]
.sym 51056 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[11]
.sym 51057 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 51058 uut.cpu_I.pcpi_rs2[17]
.sym 51059 uut.cpu_I.reg_pc[11]
.sym 51060 uut.cpu_I.reg_next_pc[29]
.sym 51061 uut.cpu_I.reg_next_pc[28]
.sym 51062 uut.cpu_I.latched_branch
.sym 51063 uut.cpu_I.decoded_imm[18]
.sym 51066 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 51067 uut.cpu_I.reg_out[22]
.sym 51068 uut.cpu_I.instr_sub
.sym 51069 key_d$SB_IO_IN
.sym 51071 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[21]_new_
.sym 51072 uut.cpu_I.pcpi_rs1[17]
.sym 51073 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[23]
.sym 51074 uut.cpu_I.pcpi_rs1[23]
.sym 51075 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[24]
.sym 51082 uut.cpu_I.alu_out_q[24]
.sym 51084 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 51085 uut.cpu_I.pcpi_rs2[24]
.sym 51086 uut.cpu_I.alu_out_q[13]
.sym 51087 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[21]_new_
.sym 51089 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$8014_Y_new_inv_
.sym 51091 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10377[0]_new_inv_
.sym 51092 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$8003_Y_new_inv_
.sym 51093 $abc$24495$new_n2820_
.sym 51094 uut.cpu_I.pcpi_rs1[21]
.sym 51096 $abc$24495$new_n2858_
.sym 51097 uut.cpu_I.reg_out[24]
.sym 51101 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 51102 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 51103 uut.cpu_I.pcpi_rs1[24]
.sym 51104 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 51107 uut.cpu_I.pcpi_rs2[21]
.sym 51108 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10449[0]_new_inv_
.sym 51109 uut.cpu_I.latched_stalu
.sym 51110 uut.cpu_I.reg_out[13]
.sym 51111 $abc$24495$new_n2847_
.sym 51114 uut.cpu_I.pcpi_rs1[24]
.sym 51115 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 51116 uut.cpu_I.pcpi_rs2[24]
.sym 51117 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10377[0]_new_inv_
.sym 51122 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$8014_Y_new_inv_
.sym 51123 $abc$24495$new_n2858_
.sym 51126 uut.cpu_I.pcpi_rs1[24]
.sym 51127 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 51128 uut.cpu_I.pcpi_rs2[24]
.sym 51129 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 51132 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 51133 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 51134 uut.cpu_I.pcpi_rs2[21]
.sym 51135 uut.cpu_I.pcpi_rs1[21]
.sym 51138 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10449[0]_new_inv_
.sym 51139 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 51140 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[21]_new_
.sym 51141 $abc$24495$new_n2847_
.sym 51146 $abc$24495$new_n2820_
.sym 51147 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$8003_Y_new_inv_
.sym 51150 uut.cpu_I.reg_out[13]
.sym 51151 uut.cpu_I.alu_out_q[13]
.sym 51153 uut.cpu_I.latched_stalu
.sym 51156 uut.cpu_I.alu_out_q[24]
.sym 51158 uut.cpu_I.latched_stalu
.sym 51159 uut.cpu_I.reg_out[24]
.sym 51161 clk24_$glb_clk
.sym 51163 uut.cpu_I.reg_out[20]
.sym 51164 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$8013_Y_new_inv_
.sym 51165 uut.cpu_I.reg_out[31]
.sym 51166 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[24]
.sym 51167 $abc$24495$new_n3421_
.sym 51168 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10372[0]_new_inv_
.sym 51169 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[27]_new_inv_
.sym 51170 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[19]
.sym 51175 uut.cpu_I.latched_branch
.sym 51177 uut.cpu_I.decoded_imm_j[17]
.sym 51179 uut.cpu_I.pcpi_rs2[25]
.sym 51180 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[13]
.sym 51182 uut.cpu_I.pcpi_rs2[28]
.sym 51186 uut.cpu_I.reg_pc[29]
.sym 51187 uut.cpu_I.latched_stalu
.sym 51188 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[13]
.sym 51189 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[29]
.sym 51191 uut.cpu_I.pcpi_rs2[23]
.sym 51192 uut.cpu_I.decoder_trigger
.sym 51195 uut.cpu_I.decoder_trigger
.sym 51196 uut.cpu_I.reg_out[20]
.sym 51198 uut.cpu_I.reg_pc[26]
.sym 51206 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10454[0]_new_inv_
.sym 51208 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[22]
.sym 51210 $abc$24495$new_n2854_
.sym 51211 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[23]
.sym 51213 uut.cpu_I.pcpi_rs2[13]
.sym 51214 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 51215 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[23]
.sym 51216 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 51218 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[22]
.sym 51219 uut.cpu_I.reg_out[19]
.sym 51220 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[24]
.sym 51221 uut.cpu_I.latched_stalu
.sym 51224 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 51225 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 51226 uut.cpu_I.pcpi_rs1[13]
.sym 51227 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 51228 uut.cpu_I.instr_sub
.sym 51229 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$8013_Y_new_inv_
.sym 51230 uut.cpu_I.alu_out_q[19]
.sym 51231 uut.cpu_I.reg_out[23]
.sym 51233 uut.cpu_I.alu_out_q[23]
.sym 51234 uut.cpu_I.pcpi_rs1[13]
.sym 51235 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[24]
.sym 51237 uut.cpu_I.reg_out[19]
.sym 51238 uut.cpu_I.alu_out_q[19]
.sym 51240 uut.cpu_I.latched_stalu
.sym 51243 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[22]
.sym 51244 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 51245 uut.cpu_I.instr_sub
.sym 51246 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[22]
.sym 51249 uut.cpu_I.pcpi_rs1[13]
.sym 51250 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 51251 uut.cpu_I.pcpi_rs2[13]
.sym 51252 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 51255 uut.cpu_I.pcpi_rs1[13]
.sym 51256 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10454[0]_new_inv_
.sym 51257 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 51258 uut.cpu_I.pcpi_rs2[13]
.sym 51261 uut.cpu_I.alu_out_q[23]
.sym 51263 uut.cpu_I.reg_out[23]
.sym 51264 uut.cpu_I.latched_stalu
.sym 51268 $abc$24495$new_n2854_
.sym 51270 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$8013_Y_new_inv_
.sym 51273 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 51274 uut.cpu_I.instr_sub
.sym 51275 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[23]
.sym 51276 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[23]
.sym 51279 uut.cpu_I.instr_sub
.sym 51280 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[24]
.sym 51281 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 51282 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[24]
.sym 51284 clk24_$glb_clk
.sym 51286 $abc$24495$uut.cpu_I.next_pc[31]_new_inv_
.sym 51287 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[29]_new_inv_
.sym 51288 uut.cpu_I.reg_pc[27]
.sym 51289 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[21]_new_inv_
.sym 51290 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[30]_new_inv_
.sym 51291 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[28]
.sym 51292 $abc$24495$new_n3415_
.sym 51293 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[29]
.sym 51298 $PACKER_GND_NET
.sym 51299 uut.cpu_I.pcpi_rs2[22]
.sym 51300 uut.cpu_I.reg_next_pc[19]
.sym 51301 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[24]
.sym 51303 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[19]
.sym 51311 uut.cpu_I.pcpi_rs2[27]
.sym 51317 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[28]_new_inv_
.sym 51327 uut.cpu_I.alu_out_q[25]
.sym 51328 $abc$24495$new_n2850_
.sym 51329 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[25]
.sym 51331 uut.cpu_I.pcpi_rs1[22]
.sym 51332 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 51333 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 51334 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 51336 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[25]
.sym 51337 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 51339 uut.cpu_I.pcpi_rs1[22]
.sym 51342 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 51343 uut.cpu_I.pcpi_rs1[25]
.sym 51345 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10382[1]_new_
.sym 51346 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 51347 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10382[0]_new_inv_
.sym 51348 $abc$24495$new_n2862_
.sym 51349 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10387[0]_new_inv_
.sym 51350 uut.cpu_I.pcpi_rs1[25]
.sym 51351 uut.cpu_I.instr_sub
.sym 51353 uut.cpu_I.latched_stalu
.sym 51354 uut.cpu_I.pcpi_rs2[25]
.sym 51356 uut.cpu_I.reg_out[25]
.sym 51357 uut.cpu_I.pcpi_rs2[22]
.sym 51358 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$8012_Y_new_inv_
.sym 51360 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10382[0]_new_inv_
.sym 51362 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10382[1]_new_
.sym 51363 $abc$24495$new_n2862_
.sym 51366 $abc$24495$new_n2850_
.sym 51367 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$8012_Y_new_inv_
.sym 51372 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 51373 uut.cpu_I.pcpi_rs1[25]
.sym 51374 uut.cpu_I.pcpi_rs2[25]
.sym 51378 uut.cpu_I.latched_stalu
.sym 51379 uut.cpu_I.alu_out_q[25]
.sym 51381 uut.cpu_I.reg_out[25]
.sym 51384 uut.cpu_I.pcpi_rs2[25]
.sym 51385 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 51386 uut.cpu_I.pcpi_rs1[25]
.sym 51387 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 51390 uut.cpu_I.instr_sub
.sym 51391 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[25]
.sym 51392 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 51393 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[25]
.sym 51396 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 51397 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 51398 uut.cpu_I.pcpi_rs1[22]
.sym 51399 uut.cpu_I.pcpi_rs2[22]
.sym 51402 uut.cpu_I.pcpi_rs2[22]
.sym 51403 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10387[0]_new_inv_
.sym 51404 uut.cpu_I.pcpi_rs1[22]
.sym 51405 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 51407 clk24_$glb_clk
.sym 51409 uut.cpu_I.reg_next_pc[20]
.sym 51412 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[26]
.sym 51413 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[27]
.sym 51414 uut.cpu_I.reg_pc[26]
.sym 51415 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[18]
.sym 51416 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[20]
.sym 51424 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[21]_new_inv_
.sym 51426 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[29]
.sym 51427 uut.cpu_I.pcpi_rs1[22]
.sym 51428 uut.cpu_I.reg_next_pc[31]
.sym 51429 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[24]_new_inv_
.sym 51432 uut.cpu_I.reg_next_pc[29]
.sym 51434 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[27]
.sym 51442 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[17]_new_inv_
.sym 51450 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 51451 $abc$24495$new_n2870_
.sym 51453 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10397[0]_new_inv_
.sym 51459 uut.cpu_I.latched_stalu
.sym 51460 uut.cpu_I.alu_out_q[20]
.sym 51461 uut.cpu_I.alu_out_q[26]
.sym 51463 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 51466 uut.cpu_I.reg_out[20]
.sym 51468 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$8017_Y_new_inv_
.sym 51471 uut.cpu_I.pcpi_rs2[27]
.sym 51472 uut.cpu_I.alu_out_q[27]
.sym 51473 uut.cpu_I.pcpi_rs1[27]
.sym 51474 uut.cpu_I.reg_out[27]
.sym 51477 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 51480 uut.cpu_I.reg_out[26]
.sym 51481 uut.cpu_I.pcpi_rs1[27]
.sym 51483 uut.cpu_I.alu_out_q[27]
.sym 51484 uut.cpu_I.reg_out[27]
.sym 51485 uut.cpu_I.latched_stalu
.sym 51495 uut.cpu_I.pcpi_rs1[27]
.sym 51496 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10397[0]_new_inv_
.sym 51497 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 51498 uut.cpu_I.pcpi_rs2[27]
.sym 51501 uut.cpu_I.pcpi_rs2[27]
.sym 51502 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 51503 uut.cpu_I.pcpi_rs1[27]
.sym 51504 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 51507 uut.cpu_I.reg_out[20]
.sym 51508 uut.cpu_I.alu_out_q[20]
.sym 51509 uut.cpu_I.latched_stalu
.sym 51519 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$8017_Y_new_inv_
.sym 51520 $abc$24495$new_n2870_
.sym 51526 uut.cpu_I.latched_stalu
.sym 51527 uut.cpu_I.reg_out[26]
.sym 51528 uut.cpu_I.alu_out_q[26]
.sym 51530 clk24_$glb_clk
.sym 51540 clk24
.sym 51543 clk24
.sym 51547 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[26]
.sym 51548 uut.cpu_I.reg_pc[17]
.sym 51549 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[20]
.sym 51551 uut.cpu_I.reg_next_pc[27]
.sym 51555 uut.cpu_I.reg_next_pc[26]
.sym 51560 uut.cpu_I.latched_rd[0]
.sym 51561 key_d$SB_IO_IN
.sym 51563 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 51916 $PACKER_VCC_NET
.sym 52048 key_d$SB_IO_IN
.sym 52540 key_d$SB_IO_IN
.sym 52641 key_d$SB_IO_IN
.sym 52683 reset
.sym 52694 reset
.sym 52711 clk24
.sym 52713 $abc$24495$auto$rtlil.cc:1969:NotGate$24363
.sym 52726 $abc$24495$auto$rtlil.cc:1969:NotGate$24363
.sym 52745 uut.wboot[2]
.sym 52755 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 52756 uut.uwbb.sbacko_1
.sym 52757 uut.uwbb.sbdato_1[2]
.sym 52758 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17431
.sym 52783 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15596
.sym 52785 $abc$24495$auto$wreduce.cc:455:run$5058[0]
.sym 52790 uut.uacia.my_tx.tx_sr[1]
.sym 52791 $PACKER_VCC_NET
.sym 52795 uut.uacia.my_tx.tx_bcnt[0]
.sym 52803 uut.uacia.tx_busy
.sym 52839 uut.uacia.my_tx.tx_bcnt[0]
.sym 52841 $PACKER_VCC_NET
.sym 52845 uut.uacia.my_tx.tx_sr[1]
.sym 52847 uut.uacia.tx_busy
.sym 52850 uut.uacia.tx_busy
.sym 52852 $abc$24495$auto$wreduce.cc:455:run$5058[0]
.sym 52860 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15596
.sym 52861 clk24_$glb_clk
.sym 52862 uut.uacia.acia_rst_$glb_sr
.sym 52871 uut.pt.comp[3]
.sym 52874 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18367
.sym 52878 uut.uwbb.sbdato_1[5]
.sym 52879 uut.mem_wdata[6]
.sym 52882 uut.uwbb.sbadri[5]
.sym 52885 uut.uwbb.sbadri[6]
.sym 52886 uut.uwbb.sbadri[0]
.sym 52887 uut.uwbb.sbadri[7]
.sym 52888 uut.mem_wdata[5]
.sym 52889 uut.uwbb.sbadri[2]
.sym 52890 key_a$SB_IO_IN
.sym 52902 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$17398
.sym 52910 $PACKER_VCC_NET
.sym 52913 uut.mem_wdata[1]
.sym 52919 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18306
.sym 52920 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17431
.sym 52923 uut.mem_addr[30]
.sym 52927 uut.mem_addr[28]
.sym 52931 $abc$24495$uut.spk_sel_new_
.sym 52932 $abc$24495$auto$rtlil.cc:1863:Or$5128
.sym 52947 $abc$24495$auto$wreduce.cc:455:run$5058[3]
.sym 52950 uut.uacia.tx_busy
.sym 52954 $abc$24495$auto$wreduce.cc:455:run$5058[2]
.sym 52955 uut.uacia.my_tx.tx_sr[3]
.sym 52962 uut.uacia.my_tx.tx_sr[2]
.sym 52968 uut.mem_wdata[1]
.sym 52971 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15596
.sym 52972 uut.mem_wdata[0]
.sym 52977 uut.uacia.tx_busy
.sym 52980 $abc$24495$auto$wreduce.cc:455:run$5058[3]
.sym 52984 uut.uacia.tx_busy
.sym 52985 uut.mem_wdata[0]
.sym 52986 uut.uacia.my_tx.tx_sr[2]
.sym 52989 uut.uacia.my_tx.tx_sr[3]
.sym 52990 uut.mem_wdata[1]
.sym 52991 uut.uacia.tx_busy
.sym 53021 $abc$24495$auto$wreduce.cc:455:run$5058[2]
.sym 53022 uut.uacia.tx_busy
.sym 53023 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15596
.sym 53024 clk24_$glb_clk
.sym 53025 uut.uacia.acia_rst_$glb_sr
.sym 53026 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[14]
.sym 53027 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[5]
.sym 53028 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[7]
.sym 53029 $abc$24495$auto$rtlil.cc:1863:Or$5128
.sym 53031 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18306
.sym 53032 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18333
.sym 53033 uut.tone_div[0]
.sym 53040 $PACKER_VCC_NET
.sym 53042 uut.uwbb.sbdato_1[7]
.sym 53043 uut.pt.comp[2]
.sym 53050 uut.mem_wdata[4]
.sym 53051 uut.mem_wdata[1]
.sym 53053 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[17]
.sym 53056 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18090
.sym 53058 uut.mem_wdata[0]
.sym 53067 uut.mem_wdata[3]
.sym 53068 uut.uacia.my_tx.tx_sr[4]
.sym 53070 $abc$24495$new_n2436_
.sym 53071 uut.uacia.my_tx.tx_sr[6]
.sym 53073 uut.uacia.my_tx.tx_sr[8]
.sym 53076 uut.mem_wdata[4]
.sym 53077 uut.mem_wstrb[0]
.sym 53081 uut.mem_wdata[7]
.sym 53082 uut.uacia.my_tx.tx_sr[7]
.sym 53085 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15596
.sym 53086 uut.mem_wdata[5]
.sym 53087 uut.mem_wdata[2]
.sym 53089 uut.mem_wdata[6]
.sym 53091 uut.uacia.my_tx.tx_sr[5]
.sym 53092 uut.mem_addr[28]
.sym 53097 uut.uacia.tx_busy
.sym 53098 uut.mem_addr[29]
.sym 53100 uut.uacia.my_tx.tx_sr[6]
.sym 53102 uut.mem_wdata[4]
.sym 53103 uut.uacia.tx_busy
.sym 53106 uut.uacia.tx_busy
.sym 53107 uut.mem_wdata[3]
.sym 53108 uut.uacia.my_tx.tx_sr[5]
.sym 53112 uut.mem_addr[29]
.sym 53113 $abc$24495$new_n2436_
.sym 53114 uut.mem_addr[28]
.sym 53118 uut.uacia.my_tx.tx_sr[4]
.sym 53119 uut.mem_wdata[2]
.sym 53120 uut.uacia.tx_busy
.sym 53124 uut.uacia.my_tx.tx_sr[7]
.sym 53125 uut.mem_wdata[5]
.sym 53127 uut.uacia.tx_busy
.sym 53130 uut.mem_wstrb[0]
.sym 53131 uut.mem_addr[28]
.sym 53132 $abc$24495$new_n2436_
.sym 53133 uut.mem_addr[29]
.sym 53137 uut.uacia.tx_busy
.sym 53139 uut.mem_wdata[7]
.sym 53142 uut.uacia.tx_busy
.sym 53143 uut.uacia.my_tx.tx_sr[8]
.sym 53145 uut.mem_wdata[6]
.sym 53146 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15596
.sym 53147 clk24_$glb_clk
.sym 53148 uut.uacia.acia_rst_$glb_sr
.sym 53149 uut.pt.comp[30]
.sym 53150 uut.pt.comp[13]
.sym 53151 uut.pt.comp[17]
.sym 53152 uut.pt.comp[21]
.sym 53153 uut.pt.comp[16]
.sym 53154 uut.pt.comp[25]
.sym 53155 uut.pt.comp[14]
.sym 53156 uut.pt.comp[10]
.sym 53161 uut.mem_wdata[27]
.sym 53162 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18333
.sym 53163 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$17398
.sym 53164 $abc$24495$auto$rtlil.cc:1863:Or$5128
.sym 53167 uut.uwbb.sbadri[1]
.sym 53168 uut.mem_wdata[29]
.sym 53169 uut.mem_wdata[11]
.sym 53172 uut.uwbb.sbdato_1[0]
.sym 53173 uut.mem_wdata[2]
.sym 53175 $abc$24495$auto$rtlil.cc:1863:Or$5128
.sym 53176 uut.pt.comp[25]
.sym 53177 uut.cpu_I.decoded_rd[0]
.sym 53178 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 53179 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18306
.sym 53180 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$17398
.sym 53181 $abc$24495$auto$rtlil.cc:1863:Or$5128
.sym 53182 uut.mem_addr[31]
.sym 53183 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 53184 uut.mem_addr[29]
.sym 53190 uut.tone_div[27]
.sym 53192 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18005
.sym 53193 uut.mem_addr[31]
.sym 53198 $PACKER_VCC_NET
.sym 53199 uut.cnt[0]
.sym 53200 $abc$24495$uut.spk_sel_new_
.sym 53201 uut.mem_addr[30]
.sym 53205 uut.mem_wstrb[0]
.sym 53206 uut.mem_wdata[0]
.sym 53208 uut.pt.comp[17]
.sym 53210 uut.mem_valid
.sym 53216 uut.mem_wstrb[2]
.sym 53218 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 53219 $abc$24495$techmap\uut.$add$system.v:162$42_Y[0]
.sym 53225 uut.tone_div[27]
.sym 53229 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 53230 $abc$24495$techmap\uut.$add$system.v:162$42_Y[0]
.sym 53232 uut.mem_wdata[0]
.sym 53236 uut.mem_wstrb[2]
.sym 53238 $abc$24495$uut.spk_sel_new_
.sym 53241 uut.mem_addr[31]
.sym 53242 uut.mem_addr[30]
.sym 53244 uut.mem_valid
.sym 53249 uut.mem_wstrb[0]
.sym 53250 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 53255 $PACKER_VCC_NET
.sym 53256 uut.cnt[0]
.sym 53259 uut.mem_wstrb[0]
.sym 53262 $abc$24495$uut.spk_sel_new_
.sym 53266 uut.pt.comp[17]
.sym 53269 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18005
.sym 53270 clk24_$glb_clk
.sym 53272 uut.pt.comp[23]
.sym 53273 uut.pt.comp[22]
.sym 53274 uut.pt.comp[24]
.sym 53275 uut.pt.comp[28]
.sym 53276 uut.pt.comp[20]
.sym 53277 uut.pt.comp[18]
.sym 53278 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[22]
.sym 53279 uut.pt.comp[19]
.sym 53283 $abc$24495$uut.cpu_I.mem_rdata[25]_new_inv_
.sym 53284 uut.uwbb.sbdati[7]
.sym 53285 uut.uwbb.sbdati[2]
.sym 53286 uut.uwbb.sbdato_1[6]
.sym 53288 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18005
.sym 53289 uut.pt.comp[10]
.sym 53290 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17735
.sym 53292 key_b$SB_IO_IN
.sym 53293 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19675
.sym 53294 $PACKER_VCC_NET
.sym 53295 uut.mem_wdata[24]
.sym 53296 uut.mem_wdata[14]
.sym 53297 $abc$24495$new_n1944_
.sym 53298 uut.tone_div[4]
.sym 53299 $abc$24495$techmap\uut.$add$system.v:162$42_Y[8]
.sym 53302 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[24]
.sym 53303 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18306
.sym 53304 uut.mem_wdata[1]
.sym 53305 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17431
.sym 53306 $PACKER_VCC_NET
.sym 53315 uut.mem_wdata[1]
.sym 53319 uut.mem_wdata[6]
.sym 53322 uut.tone_div[12]
.sym 53329 uut.mem_wdata[3]
.sym 53330 uut.mem_wdata[4]
.sym 53333 uut.mem_wdata[2]
.sym 53337 uut.pt.comp[23]
.sym 53340 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17431
.sym 53353 uut.mem_wdata[1]
.sym 53359 uut.pt.comp[23]
.sym 53367 uut.mem_wdata[2]
.sym 53372 uut.tone_div[12]
.sym 53376 uut.mem_wdata[4]
.sym 53382 uut.mem_wdata[6]
.sym 53389 uut.mem_wdata[3]
.sym 53392 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17431
.sym 53393 clk24_$glb_clk
.sym 53395 uut.cnt[8]
.sym 53396 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[1]
.sym 53397 uut.cnt[14]
.sym 53398 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[3]
.sym 53399 $abc$24495$new_n1940_
.sym 53400 uut.cnt[13]
.sym 53401 uut.cnt[12]
.sym 53402 uut.cnt[15]
.sym 53407 uut.mem_wdata[30]
.sym 53408 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[22]
.sym 53409 uut.mem_wdata[5]
.sym 53410 uut.mem_wdata[9]
.sym 53412 uut.pt.comp[19]
.sym 53413 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[23]
.sym 53415 uut.mem_wdata[6]
.sym 53417 uut.mem_wdata[14]
.sym 53418 $PACKER_VCC_NET
.sym 53419 uut.tone_div[28]
.sym 53420 uut.mem_addr[30]
.sym 53421 uut.tone_div[28]
.sym 53422 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 53423 uut.tone_div[24]
.sym 53424 uut.pt.counter[0]
.sym 53426 uut.tone_div[4]
.sym 53427 uut.mem_wdata[19]
.sym 53428 uut.mem_addr[28]
.sym 53429 uut.mem_addr[28]
.sym 53430 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18005
.sym 53439 uut.mem_wdata[6]
.sym 53440 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 53441 $abc$24495$techmap\uut.$add$system.v:162$42_Y[5]
.sym 53442 $abc$24495$techmap\uut.$add$system.v:162$42_Y[6]
.sym 53443 $abc$24495$techmap\uut.$add$system.v:162$42_Y[7]
.sym 53445 uut.mem_wdata[2]
.sym 53446 $abc$24495$techmap\uut.$add$system.v:162$42_Y[2]
.sym 53447 $abc$24495$techmap\uut.$add$system.v:162$42_Y[3]
.sym 53448 $abc$24495$techmap\uut.$add$system.v:162$42_Y[4]
.sym 53449 uut.mem_wdata[7]
.sym 53453 uut.tone_div[12]
.sym 53454 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18005
.sym 53456 uut.pt.counter[8]
.sym 53457 uut.mem_wdata[3]
.sym 53459 uut.pt.counter[12]
.sym 53461 uut.mem_wdata[5]
.sym 53462 uut.mem_wdata[4]
.sym 53465 uut.tone_div[8]
.sym 53469 uut.mem_wdata[2]
.sym 53471 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 53472 $abc$24495$techmap\uut.$add$system.v:162$42_Y[2]
.sym 53475 uut.mem_wdata[6]
.sym 53476 $abc$24495$techmap\uut.$add$system.v:162$42_Y[6]
.sym 53478 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 53482 uut.mem_wdata[4]
.sym 53483 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 53484 $abc$24495$techmap\uut.$add$system.v:162$42_Y[4]
.sym 53487 uut.mem_wdata[3]
.sym 53488 $abc$24495$techmap\uut.$add$system.v:162$42_Y[3]
.sym 53490 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 53493 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 53495 uut.mem_wdata[7]
.sym 53496 $abc$24495$techmap\uut.$add$system.v:162$42_Y[7]
.sym 53499 $abc$24495$techmap\uut.$add$system.v:162$42_Y[5]
.sym 53500 uut.mem_wdata[5]
.sym 53502 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 53505 uut.pt.counter[8]
.sym 53506 uut.pt.counter[12]
.sym 53507 uut.tone_div[8]
.sym 53508 uut.tone_div[12]
.sym 53512 uut.tone_div[8]
.sym 53515 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18005
.sym 53516 clk24_$glb_clk
.sym 53518 $abc$24495$new_n1924_
.sym 53519 $abc$24495$new_n1925_
.sym 53520 $abc$24495$new_n1926_
.sym 53521 uut.cnt[10]
.sym 53522 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9397[0]_new_
.sym 53523 $abc$24495$new_n1936_
.sym 53524 $abc$24495$new_n1937_
.sym 53525 uut.cnt[11]
.sym 53531 uut.mem_wdata[10]
.sym 53532 $abc$24495$techmap\uut.$add$system.v:162$42_Y[15]
.sym 53533 uut.mem_wdata[6]
.sym 53534 $PACKER_VCC_NET
.sym 53535 uut.cnt[15]
.sym 53536 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 53537 uut.cnt[8]
.sym 53539 uut.mem_wdata[0]
.sym 53540 $abc$24495$techmap\uut.$add$system.v:162$42_Y[14]
.sym 53541 uut.cnt[14]
.sym 53542 uut.pt.counter[8]
.sym 53543 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 53544 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18090
.sym 53545 uut.mem_wdata[12]
.sym 53546 uut.mem_wdata[4]
.sym 53548 uut.cpu_I.cpu_state[3]
.sym 53549 $abc$24495$uut.cpu_I.mem_rdata[9]_new_inv_
.sym 53550 uut.tone_div[14]
.sym 53552 $abc$24495$new_n3886_
.sym 53553 uut.pt.counter[9]
.sym 53559 uut.tone_div[29]
.sym 53561 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17735
.sym 53566 uut.pt.counter[25]
.sym 53568 uut.pt.counter[27]
.sym 53569 uut.tone_div[25]
.sym 53571 uut.tone_div[24]
.sym 53573 uut.tone_div[26]
.sym 53574 uut.mem_wdata[21]
.sym 53575 uut.tone_div[27]
.sym 53582 uut.mem_wdata[20]
.sym 53587 uut.mem_wdata[19]
.sym 53595 uut.tone_div[25]
.sym 53599 uut.tone_div[29]
.sym 53604 uut.mem_wdata[21]
.sym 53610 uut.tone_div[24]
.sym 53617 uut.tone_div[26]
.sym 53622 uut.tone_div[25]
.sym 53623 uut.tone_div[27]
.sym 53624 uut.pt.counter[25]
.sym 53625 uut.pt.counter[27]
.sym 53629 uut.mem_wdata[20]
.sym 53636 uut.mem_wdata[19]
.sym 53638 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17735
.sym 53639 clk24_$glb_clk
.sym 53641 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[4]
.sym 53642 $abc$24495$new_n1932_
.sym 53643 $abc$24495$new_n1930_
.sym 53644 $abc$24495$new_n1928_
.sym 53645 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[0]
.sym 53646 $abc$24495$new_n1933_
.sym 53647 uut.cpu_I.latched_store
.sym 53648 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[11]
.sym 53653 uut.tone_div[26]
.sym 53654 uut.pt.counter[27]
.sym 53655 uut.mem_wdata[26]
.sym 53656 uut.pt.counter[26]
.sym 53657 uut.tone_div[29]
.sym 53658 uut.cpu_I.mem_do_prefetch
.sym 53659 uut.tone_div[30]
.sym 53660 uut.pt.counter[29]
.sym 53661 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20577
.sym 53662 uut.mem_wdata[21]
.sym 53663 uut.mem_wdata[29]
.sym 53664 $abc$24495$techmap\uut.$add$system.v:162$42_Y[20]
.sym 53665 uut.mem_wdata[2]
.sym 53666 uut.tone_div[21]
.sym 53667 uut.pt.counter[17]
.sym 53668 $abc$24495$uut.cpu_I.mem_rdata[11]_new_inv_
.sym 53669 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 53670 uut.cpu_I.latched_store
.sym 53671 uut.pt.counter[21]
.sym 53672 uut.mem_wdata[26]
.sym 53673 uut.pt.counter[22]
.sym 53674 uut.pt.counter[16]
.sym 53675 $abc$24495$new_n1966_
.sym 53676 uut.mem_addr[29]
.sym 53682 uut.ram_do[26]
.sym 53684 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17735
.sym 53685 uut.mem_wdata[22]
.sym 53687 uut.cnt[26]
.sym 53689 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20368
.sym 53690 uut.mem_wdata[18]
.sym 53692 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 53698 $abc$24495$new_n3887_
.sym 53700 uut.tone_div[22]
.sym 53701 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 53703 uut.mem_addr[30]
.sym 53705 uut.mem_addr[31]
.sym 53707 uut.mem_valid
.sym 53708 uut.cpu_I.cpu_state[3]
.sym 53710 uut.mem_wdata[17]
.sym 53712 $abc$24495$new_n3886_
.sym 53713 uut.mem_addr[28]
.sym 53715 uut.mem_addr[28]
.sym 53716 uut.mem_addr[30]
.sym 53717 uut.ram_do[26]
.sym 53718 uut.cnt[26]
.sym 53721 uut.cpu_I.cpu_state[3]
.sym 53723 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 53730 uut.mem_wdata[22]
.sym 53735 uut.mem_wdata[17]
.sym 53741 uut.tone_div[22]
.sym 53745 uut.mem_addr[31]
.sym 53746 $abc$24495$new_n3887_
.sym 53747 $abc$24495$new_n3886_
.sym 53748 uut.mem_valid
.sym 53754 uut.mem_wdata[18]
.sym 53757 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20368
.sym 53759 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 53761 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17735
.sym 53762 clk24_$glb_clk
.sym 53764 uut.mem_wdata[4]
.sym 53765 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[18]
.sym 53766 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[14]
.sym 53767 $abc$24495$new_n1934_
.sym 53768 $abc$24495$new_n1931_
.sym 53769 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[13]
.sym 53770 uut.mem_wdata[2]
.sym 53771 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9397[8]_new_
.sym 53774 uut.cpu_I.latched_stalu
.sym 53776 uut.mem_wdata[18]
.sym 53777 uut.cpu_I.latched_store
.sym 53778 $PACKER_VCC_NET
.sym 53779 uut.mem_wdata[22]
.sym 53782 uut.tone_div[22]
.sym 53783 uut.mem_wdata[3]
.sym 53785 uut.mem_wdata[13]
.sym 53786 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20479[0]
.sym 53788 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 53789 $abc$24495$uut.cpu_I.mem_rdata[25]_new_inv_
.sym 53790 $abc$24495$new_n1944_
.sym 53791 uut.tone_div[17]
.sym 53794 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[24]
.sym 53795 $abc$24495$new_n3796_
.sym 53796 $abc$24495$uut.cpu_I.mem_rdata[27]_new_inv_
.sym 53797 uut.mem_valid
.sym 53798 $abc$24495$new_n3899_
.sym 53806 uut.ram_do[27]
.sym 53807 uut.mem_wdata[27]
.sym 53808 $abc$24495$techmap\uut.$add$system.v:162$42_Y[27]
.sym 53809 uut.mem_wdata[29]
.sym 53810 $abc$24495$techmap\uut.$add$system.v:162$42_Y[29]
.sym 53813 uut.mem_wstrb[3]
.sym 53814 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6011_new_inv_
.sym 53815 $abc$24495$techmap\uut.$add$system.v:162$42_Y[26]
.sym 53816 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18234
.sym 53817 $abc$24495$techmap\uut.$add$system.v:162$42_Y[28]
.sym 53819 uut.ram_do[28]
.sym 53826 uut.mem_addr[30]
.sym 53827 uut.cnt[28]
.sym 53829 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 53830 uut.mem_wdata[28]
.sym 53832 uut.mem_wdata[26]
.sym 53834 uut.mem_addr[28]
.sym 53836 uut.cnt[27]
.sym 53839 uut.mem_wstrb[3]
.sym 53841 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 53844 uut.mem_addr[30]
.sym 53845 uut.cnt[28]
.sym 53846 uut.ram_do[28]
.sym 53847 uut.mem_addr[28]
.sym 53851 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 53852 uut.mem_wdata[29]
.sym 53853 $abc$24495$techmap\uut.$add$system.v:162$42_Y[29]
.sym 53856 uut.mem_wstrb[3]
.sym 53859 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6011_new_inv_
.sym 53862 uut.cnt[27]
.sym 53863 uut.ram_do[27]
.sym 53864 uut.mem_addr[28]
.sym 53865 uut.mem_addr[30]
.sym 53868 $abc$24495$techmap\uut.$add$system.v:162$42_Y[26]
.sym 53869 uut.mem_wdata[26]
.sym 53870 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 53874 uut.mem_wdata[28]
.sym 53875 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 53877 $abc$24495$techmap\uut.$add$system.v:162$42_Y[28]
.sym 53880 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 53881 uut.mem_wdata[27]
.sym 53882 $abc$24495$techmap\uut.$add$system.v:162$42_Y[27]
.sym 53884 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18234
.sym 53885 clk24_$glb_clk
.sym 53887 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[23]
.sym 53888 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[21]
.sym 53889 $abc$24495$uut.cpu_I.mem_rdata[27]_new_inv_
.sym 53890 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[17]
.sym 53891 $abc$24495$new_n1942_
.sym 53892 uut.cnt[17]
.sym 53893 uut.cnt[18]
.sym 53894 uut.cnt[19]
.sym 53895 uut.uwbb.sbdato_1[1]
.sym 53896 uut.uwbb.sbacko_1
.sym 53897 uut.cpu_I.cpu_state[6]
.sym 53899 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18234
.sym 53900 uut.pt.counter[10]
.sym 53902 uut.cpu_I.decoder_trigger
.sym 53903 uut.mem_wdata[27]
.sym 53904 $PACKER_VCC_NET
.sym 53905 uut.mem_wdata[29]
.sym 53906 uut.pt.counter[12]
.sym 53908 uut.pt.counter[13]
.sym 53909 uut.mem_wstrb[3]
.sym 53911 uut.tone_div[28]
.sym 53912 uut.mem_addr[30]
.sym 53913 $abc$24495$uut.cpu_I.mem_rdata_word[10]_new_inv_
.sym 53914 uut.cnt[17]
.sym 53915 uut.cpu_I.latched_branch
.sym 53916 uut.mem_addr[31]
.sym 53917 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 53918 uut.mem_wdata[19]
.sym 53919 uut.mem_valid
.sym 53920 uut.mem_addr[28]
.sym 53921 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18162
.sym 53922 uut.mem_wdata[24]
.sym 53928 $abc$24495$new_n3880_
.sym 53929 $abc$24495$new_n3807_
.sym 53930 uut.cnt[29]
.sym 53931 uut.mem_addr[28]
.sym 53932 $abc$24495$new_n3881_
.sym 53935 uut.mem_wdata[16]
.sym 53936 uut.mem_addr[30]
.sym 53937 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 53938 $abc$24495$uut.cpu_I.mem_rdata[11]_new_inv_
.sym 53939 $abc$24495$new_n2953_
.sym 53940 uut.mem_addr[31]
.sym 53942 uut.mem_wdata[23]
.sym 53943 uut.ram_do[29]
.sym 53944 $abc$24495$new_n3806_
.sym 53945 $abc$24495$new_n3797_
.sym 53946 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17735
.sym 53948 $abc$24495$new_n2965_
.sym 53949 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7476_Y_new_inv_
.sym 53951 uut.mem_valid
.sym 53953 $abc$24495$uut.cpu_I.mem_rdata[20]_new_inv_
.sym 53954 $abc$24495$uut.cpu_I.mem_rdata[27]_new_inv_
.sym 53955 $abc$24495$new_n3796_
.sym 53957 uut.cpu_I.pcpi_rs1[1]
.sym 53958 uut.cpu_I.pcpi_rs1[0]
.sym 53962 uut.mem_wdata[23]
.sym 53967 $abc$24495$uut.cpu_I.mem_rdata[11]_new_inv_
.sym 53968 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 53969 $abc$24495$uut.cpu_I.mem_rdata[27]_new_inv_
.sym 53970 uut.cpu_I.pcpi_rs1[1]
.sym 53973 uut.cnt[29]
.sym 53974 uut.mem_addr[28]
.sym 53975 uut.ram_do[29]
.sym 53976 uut.mem_addr[30]
.sym 53979 uut.cpu_I.pcpi_rs1[0]
.sym 53980 $abc$24495$new_n2953_
.sym 53981 $abc$24495$new_n3797_
.sym 53982 $abc$24495$new_n3796_
.sym 53985 $abc$24495$uut.cpu_I.mem_rdata[20]_new_inv_
.sym 53986 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7476_Y_new_inv_
.sym 53991 uut.cpu_I.pcpi_rs1[0]
.sym 53992 $abc$24495$new_n2965_
.sym 53993 $abc$24495$new_n3807_
.sym 53994 $abc$24495$new_n3806_
.sym 53997 $abc$24495$new_n3880_
.sym 53998 uut.mem_valid
.sym 53999 $abc$24495$new_n3881_
.sym 54000 uut.mem_addr[31]
.sym 54005 uut.mem_wdata[16]
.sym 54007 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17735
.sym 54008 clk24_$glb_clk
.sym 54010 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[30]
.sym 54011 gpio_o[24]
.sym 54012 $abc$24495$new_n3057_
.sym 54013 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[28]
.sym 54014 $abc$24495$uut.cpu_I.mem_rdata[28]_new_inv_
.sym 54015 $abc$24495$uut.cpu_I.mem_rdata_word[12]_new_inv_
.sym 54016 $abc$24495$uut.cpu_I.mem_rdata_word[11]_new_inv_
.sym 54017 $abc$24495$new_n3847_
.sym 54019 uut.uwbb.sbdato_1[2]
.sym 54020 uut.cpu_I.cpu_state[4]
.sym 54022 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[22]
.sym 54023 uut.cnt[18]
.sym 54025 $abc$24495$techmap\uut.$add$system.v:162$42_Y[17]
.sym 54027 uut.cnt[19]
.sym 54028 uut.mem_wdata[17]
.sym 54029 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$19314
.sym 54030 uut.mem_wdata[23]
.sym 54031 uut.mem_wdata[19]
.sym 54032 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 54033 uut.cpu_I.decoded_imm_j[25]
.sym 54034 $abc$24495$uut.cpu_I.next_pc[29]_new_inv_
.sym 54035 uut.cpu_I.cpu_state[3]
.sym 54036 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17173
.sym 54037 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$and$/usr/bin/../share/yosys/techmap.v:434$7473_Y[3]_new_
.sym 54038 $abc$24495$uut.cpu_I.mem_rdata[29]_new_inv_
.sym 54039 $abc$24495$uut.cpu_I.mem_rdata[20]_new_inv_
.sym 54040 $abc$24495$new_n2791_
.sym 54041 uut.cpu_I.cpu_state[6]
.sym 54042 $abc$24495$uut.cpu_I.mem_rdata[9]_new_inv_
.sym 54043 $abc$24495$uut.cpu_I.mem_rdata[25]_new_inv_
.sym 54045 $abc$24495$uut.cpu_I.mem_rdata[23]_new_inv_
.sym 54051 uut.cpu_I.pcpi_rs1[1]
.sym 54053 $abc$24495$new_n2966_
.sym 54054 $abc$24495$uut.cpu_I.mem_rdata_word[3]_new_
.sym 54055 $abc$24495$new_n2954_
.sym 54056 $abc$24495$uut.cpu_I.mem_rdata[28]_new_inv_
.sym 54057 uut.ram_do[24]
.sym 54058 $abc$24495$uut.cpu_I.mem_rdata[12]_new_inv_
.sym 54061 $abc$24495$new_n3902_
.sym 54062 $abc$24495$new_n3901_
.sym 54063 uut.ram_do[31]
.sym 54064 $abc$24495$uut.cpu_I.mem_rdata_word[4]_new_
.sym 54065 uut.cpu_I.cpu_state[6]
.sym 54067 uut.mem_addr[30]
.sym 54069 $abc$24495$new_n3848_
.sym 54070 $abc$24495$new_n3904_
.sym 54071 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 54072 $abc$24495$new_n3905_
.sym 54074 $abc$24495$new_n3847_
.sym 54075 uut.cnt[24]
.sym 54076 uut.mem_addr[31]
.sym 54077 uut.mem_addr[31]
.sym 54079 uut.mem_addr[28]
.sym 54080 uut.mem_valid
.sym 54082 uut.cnt[31]
.sym 54084 $abc$24495$new_n2966_
.sym 54085 uut.cpu_I.cpu_state[6]
.sym 54086 $abc$24495$uut.cpu_I.mem_rdata_word[4]_new_
.sym 54090 $abc$24495$uut.cpu_I.mem_rdata[12]_new_inv_
.sym 54091 uut.cpu_I.pcpi_rs1[1]
.sym 54092 $abc$24495$uut.cpu_I.mem_rdata[28]_new_inv_
.sym 54093 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 54096 uut.ram_do[24]
.sym 54097 uut.mem_addr[28]
.sym 54098 uut.mem_addr[30]
.sym 54099 uut.cnt[24]
.sym 54102 uut.mem_addr[28]
.sym 54103 uut.cnt[31]
.sym 54104 uut.ram_do[31]
.sym 54105 uut.mem_addr[30]
.sym 54108 $abc$24495$new_n3848_
.sym 54109 $abc$24495$new_n3847_
.sym 54110 uut.mem_valid
.sym 54111 uut.mem_addr[31]
.sym 54114 uut.cpu_I.cpu_state[6]
.sym 54116 $abc$24495$uut.cpu_I.mem_rdata_word[3]_new_
.sym 54117 $abc$24495$new_n2954_
.sym 54120 $abc$24495$new_n3901_
.sym 54121 uut.mem_addr[31]
.sym 54122 uut.mem_valid
.sym 54123 $abc$24495$new_n3902_
.sym 54126 $abc$24495$new_n3904_
.sym 54127 uut.mem_addr[31]
.sym 54128 $abc$24495$new_n3905_
.sym 54129 uut.mem_valid
.sym 54131 clk24_$glb_clk
.sym 54132 reset_$glb_sr
.sym 54133 uut.mem_addr[30]
.sym 54134 uut.mem_addr[29]
.sym 54135 uut.mem_addr[31]
.sym 54136 $abc$24495$uut.cpu_I.mem_rdata_word[14]_new_inv_
.sym 54137 uut.mem_addr[28]
.sym 54138 uut.mem_addr[15]
.sym 54139 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[3]_new_inv_
.sym 54140 $abc$24495$uut.cpu_I.mem_rdata[31]_new_inv_
.sym 54143 $abc$24495$new_n3054_
.sym 54144 uut.cpu_I.reg_out[30]
.sym 54145 uut.tone_div[30]
.sym 54146 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18706
.sym 54147 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$19314
.sym 54148 uut.cpu_I.instr_jal
.sym 54150 uut.cpu_I.mem_la_wdata[1]
.sym 54151 $abc$24495$new_n2954_
.sym 54152 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18706
.sym 54154 uut.mem_addr[9]
.sym 54155 uut.mem_addr[12]
.sym 54157 $abc$24495$new_n3057_
.sym 54158 uut.cpu_I.latched_store
.sym 54159 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 54160 uut.cpu_I.cpu_state[4]
.sym 54161 uut.cpu_I.pcpi_rs1[30]
.sym 54162 $abc$24495$uut.cpu_I.mem_rdata[24]_new_inv_
.sym 54163 uut.cpu_I.reg_out[12]
.sym 54164 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7476_Y_new_inv_
.sym 54165 uut.cpu_I.pcpi_rs1[29]
.sym 54166 uut.mem_addr[30]
.sym 54167 uut.mem_addr[12]
.sym 54168 uut.mem_addr[29]
.sym 54174 uut.cpu_I.mem_la_wdata[5]
.sym 54175 uut.cpu_I.latched_is_lh
.sym 54176 uut.cpu_I.cpu_state[4]
.sym 54177 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 54180 uut.cpu_I.mem_la_wdata[4]
.sym 54181 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[4]
.sym 54184 uut.cpu_I.latched_is_lb
.sym 54185 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 54187 uut.cpu_I.pcpi_rs1[1]
.sym 54188 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7476_Y_new_inv_
.sym 54189 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11946[0]_new_inv_
.sym 54191 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 54192 uut.cpu_I.mem_la_wdata[1]
.sym 54194 uut.cpu_I.pcpi_rs1[5]
.sym 54195 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 54196 uut.cpu_I.pcpi_rs1[4]
.sym 54197 uut.cpu_I.mem_rdata_latched[29]
.sym 54199 $abc$24495$uut.cpu_I.mem_rdata[20]_new_inv_
.sym 54200 $abc$24495$new_n2791_
.sym 54203 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[4]_new_
.sym 54204 uut.cpu_I.cpu_state[6]
.sym 54205 $abc$24495$uut.cpu_I.mem_rdata[23]_new_inv_
.sym 54207 uut.cpu_I.pcpi_rs1[5]
.sym 54208 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 54209 uut.cpu_I.mem_la_wdata[5]
.sym 54210 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 54215 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7476_Y_new_inv_
.sym 54216 $abc$24495$uut.cpu_I.mem_rdata[23]_new_inv_
.sym 54219 uut.cpu_I.pcpi_rs1[4]
.sym 54220 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[4]
.sym 54221 uut.cpu_I.cpu_state[4]
.sym 54222 uut.cpu_I.cpu_state[6]
.sym 54225 uut.cpu_I.latched_is_lb
.sym 54226 $abc$24495$uut.cpu_I.mem_rdata[20]_new_inv_
.sym 54227 uut.cpu_I.latched_is_lh
.sym 54228 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 54231 uut.cpu_I.mem_la_wdata[1]
.sym 54232 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 54233 uut.cpu_I.pcpi_rs1[1]
.sym 54234 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 54237 $abc$24495$new_n2791_
.sym 54238 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[4]_new_
.sym 54239 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 54240 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11946[0]_new_inv_
.sym 54244 uut.cpu_I.mem_rdata_latched[29]
.sym 54249 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 54250 uut.cpu_I.mem_la_wdata[4]
.sym 54251 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 54252 uut.cpu_I.pcpi_rs1[4]
.sym 54254 clk24_$glb_clk
.sym 54256 $abc$24495$new_n3020_
.sym 54257 uut.cpu_I.reg_out[12]
.sym 54258 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$ternary$/usr/bin/../share/yosys/techmap.v:445$7405_Y[4]_new_
.sym 54259 $abc$24495$uut.cpu_I.mem_rdata_word[9]_new_inv_
.sym 54260 $abc$24495$new_n3025_
.sym 54261 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$ternary$/usr/bin/../share/yosys/techmap.v:445$7405_Y[6]_new_
.sym 54262 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$ternary$/usr/bin/../share/yosys/techmap.v:445$7405_Y[3]_new_
.sym 54263 uut.cpu_I.mem_rdata_latched[29]
.sym 54268 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 54270 uut.cpu_I.decoded_imm[13]
.sym 54272 uut.cpu_I.mem_rdata_latched[31]
.sym 54273 uut.cpu_I.mem_do_prefetch
.sym 54274 uut.mem_wdata[28]
.sym 54275 $abc$24495$uut.cpu_I.next_pc[30]_new_inv_
.sym 54276 uut.cpu_I.mem_do_rinst
.sym 54277 uut.mem_addr[29]
.sym 54278 uut.cpu_I.decoded_imm[18]
.sym 54279 uut.mem_addr[31]
.sym 54280 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[5]
.sym 54281 $abc$24495$uut.cpu_I.mem_rdata[25]_new_inv_
.sym 54282 $abc$24495$uut.cpu_I.next_pc[28]_new_inv_
.sym 54283 $PACKER_VCC_NET
.sym 54284 uut.mem_addr[28]
.sym 54285 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 54286 uut.cpu_I.latched_stalu
.sym 54288 $abc$24495$uut.cpu_I.mem_rdata[27]_new_inv_
.sym 54289 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[4]_new_
.sym 54290 $abc$24495$new_n3087_
.sym 54291 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[13]
.sym 54299 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20368
.sym 54300 $abc$24495$new_n2996_
.sym 54301 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 54302 uut.cpu_I.latched_is_lh
.sym 54303 $abc$24495$uut.cpu_I.mem_rdata_word[15]_new_inv_
.sym 54304 $abc$24495$uut.cpu_I.mem_rdata[31]_new_inv_
.sym 54305 uut.cpu_I.cpu_state[3]
.sym 54306 $abc$24495$new_n3000_
.sym 54310 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 54312 uut.cpu_I.latched_is_lb
.sym 54313 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$and$/usr/bin/../share/yosys/techmap.v:434$7473_Y[3]_new_
.sym 54315 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 54316 $abc$24495$uut.cpu_I.mem_rdata[15]_new_inv_
.sym 54317 uut.cpu_I.reg_next_pc[5]
.sym 54318 uut.cpu_I.latched_store
.sym 54320 uut.cpu_I.latched_stalu
.sym 54321 $abc$24495$new_n2990_
.sym 54322 $abc$24495$uut.cpu_I.mem_rdata[24]_new_inv_
.sym 54323 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 54324 uut.cpu_I.pcpi_rs1[0]
.sym 54326 uut.cpu_I.latched_branch
.sym 54327 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[4]_new_inv_
.sym 54328 uut.cpu_I.pcpi_rs1[1]
.sym 54330 uut.cpu_I.pcpi_rs1[0]
.sym 54331 $abc$24495$uut.cpu_I.mem_rdata[31]_new_inv_
.sym 54332 uut.cpu_I.pcpi_rs1[1]
.sym 54333 $abc$24495$uut.cpu_I.mem_rdata[15]_new_inv_
.sym 54336 uut.cpu_I.latched_is_lh
.sym 54337 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 54338 $abc$24495$uut.cpu_I.mem_rdata[31]_new_inv_
.sym 54339 uut.cpu_I.latched_is_lb
.sym 54342 uut.cpu_I.latched_is_lb
.sym 54344 $abc$24495$uut.cpu_I.mem_rdata_word[15]_new_inv_
.sym 54345 uut.cpu_I.latched_is_lh
.sym 54348 $abc$24495$new_n2990_
.sym 54349 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 54350 $abc$24495$new_n2996_
.sym 54351 $abc$24495$new_n3000_
.sym 54354 uut.cpu_I.reg_next_pc[5]
.sym 54355 uut.cpu_I.latched_store
.sym 54356 uut.cpu_I.latched_branch
.sym 54357 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[4]_new_inv_
.sym 54360 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 54361 $abc$24495$uut.cpu_I.mem_rdata[24]_new_inv_
.sym 54362 uut.cpu_I.latched_is_lh
.sym 54363 uut.cpu_I.latched_is_lb
.sym 54366 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$and$/usr/bin/../share/yosys/techmap.v:434$7473_Y[3]_new_
.sym 54367 $abc$24495$uut.cpu_I.mem_rdata[31]_new_inv_
.sym 54368 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 54369 $abc$24495$uut.cpu_I.mem_rdata[15]_new_inv_
.sym 54372 uut.cpu_I.latched_stalu
.sym 54374 uut.cpu_I.cpu_state[3]
.sym 54375 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 54376 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20368
.sym 54377 clk24_$glb_clk
.sym 54378 reset_$glb_sr
.sym 54379 uut.cpu_I.reg_out[14]
.sym 54380 uut.cpu_I.reg_out[21]
.sym 54381 uut.cpu_I.reg_out[11]
.sym 54382 $abc$24495$new_n3010_
.sym 54383 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$ternary$/usr/bin/../share/yosys/techmap.v:445$7405_Y[1]_new_
.sym 54384 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[11]_new_inv_
.sym 54385 $abc$24495$new_n3078_
.sym 54386 uut.cpu_I.reg_out[9]
.sym 54387 uut.uwbb.sbdato_1[5]
.sym 54392 uut.cpu_I.latched_is_lb
.sym 54393 uut.cpu_I.mem_la_wdata[6]
.sym 54396 uut.mem_addr[11]
.sym 54398 uut.cpu_I.latched_is_lh
.sym 54399 uut.cpu_I.pcpi_rs2[15]
.sym 54400 uut.cpu_I.reg_out[12]
.sym 54402 uut.mem_wdata[25]
.sym 54403 uut.cpu_I.reg_next_pc[5]
.sym 54404 uut.cpu_I.instr_jal
.sym 54405 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[11]_new_
.sym 54406 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[9]
.sym 54408 $abc$24495$uut.cpu_I.next_pc[31]_new_inv_
.sym 54409 uut.cpu_I.pcpi_rs2[31]
.sym 54410 $abc$24495$uut.cpu_I.mem_rdata_word[10]_new_inv_
.sym 54411 uut.cpu_I.pcpi_rs1[11]
.sym 54412 uut.cpu_I.latched_branch
.sym 54413 uut.cpu_I.mem_rdata_latched[29]
.sym 54414 uut.cpu_I.latched_stalu
.sym 54421 uut.cpu_I.alu_out_q[3]
.sym 54422 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$19314
.sym 54423 $abc$24495$uut.cpu_I.mem_rdata_word[7]_new_inv_
.sym 54425 uut.cpu_I.pcpi_rs1[21]
.sym 54426 $abc$24495$uut.cpu_I.mem_rdata_word[10]_new_inv_
.sym 54427 uut.cpu_I.reg_out[3]
.sym 54430 uut.cpu_I.cpu_state[4]
.sym 54431 $abc$24495$uut.cpu_I.mem_rdata[30]_new_inv_
.sym 54433 uut.cpu_I.mem_do_prefetch
.sym 54434 $abc$24495$uut.cpu_I.mem_rdata_word[15]_new_inv_
.sym 54435 uut.cpu_I.latched_stalu
.sym 54436 uut.cpu_I.latched_is_lh
.sym 54438 uut.cpu_I.latched_is_lb
.sym 54439 uut.cpu_I.pcpi_rs1[14]
.sym 54441 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 54442 uut.cpu_I.cpu_state[6]
.sym 54444 uut.cpu_I.mem_do_rinst
.sym 54445 $abc$24495$uut.cpu_I.next_pc[14]_new_inv_
.sym 54446 uut.cpu_I.latched_is_lb
.sym 54447 uut.cpu_I.pcpi_rs1[13]
.sym 54448 $abc$24495$uut.cpu_I.next_pc[13]_new_inv_
.sym 54449 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[14]
.sym 54451 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[21]
.sym 54453 uut.cpu_I.cpu_state[6]
.sym 54454 uut.cpu_I.cpu_state[4]
.sym 54455 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[21]
.sym 54456 uut.cpu_I.pcpi_rs1[21]
.sym 54459 uut.cpu_I.cpu_state[4]
.sym 54460 uut.cpu_I.cpu_state[6]
.sym 54461 uut.cpu_I.pcpi_rs1[14]
.sym 54462 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[14]
.sym 54465 uut.cpu_I.latched_is_lh
.sym 54466 $abc$24495$uut.cpu_I.mem_rdata_word[7]_new_inv_
.sym 54467 $abc$24495$uut.cpu_I.mem_rdata_word[10]_new_inv_
.sym 54468 uut.cpu_I.latched_is_lb
.sym 54471 $abc$24495$uut.cpu_I.mem_rdata_word[15]_new_inv_
.sym 54472 uut.cpu_I.latched_is_lb
.sym 54473 $abc$24495$uut.cpu_I.mem_rdata_word[7]_new_inv_
.sym 54474 uut.cpu_I.latched_is_lh
.sym 54477 uut.cpu_I.latched_stalu
.sym 54478 uut.cpu_I.alu_out_q[3]
.sym 54480 uut.cpu_I.reg_out[3]
.sym 54483 uut.cpu_I.latched_is_lb
.sym 54484 uut.cpu_I.latched_is_lh
.sym 54485 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 54486 $abc$24495$uut.cpu_I.mem_rdata[30]_new_inv_
.sym 54489 uut.cpu_I.pcpi_rs1[13]
.sym 54490 uut.cpu_I.mem_do_rinst
.sym 54491 uut.cpu_I.mem_do_prefetch
.sym 54492 $abc$24495$uut.cpu_I.next_pc[13]_new_inv_
.sym 54495 uut.cpu_I.pcpi_rs1[14]
.sym 54496 $abc$24495$uut.cpu_I.next_pc[14]_new_inv_
.sym 54497 uut.cpu_I.mem_do_rinst
.sym 54498 uut.cpu_I.mem_do_prefetch
.sym 54499 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$19314
.sym 54500 clk24_$glb_clk
.sym 54502 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[8]_new_inv_
.sym 54503 $abc$24495$uut.cpu_I.next_pc[14]_new_inv_
.sym 54504 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[10]_new_inv_
.sym 54505 $abc$24495$uut.cpu_I.next_pc[15]_new_inv_
.sym 54506 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[8]
.sym 54507 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[1]
.sym 54508 uut.cpu_I.reg_next_pc[5]
.sym 54509 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[3]
.sym 54515 uut.cpu_I.reg_out[3]
.sym 54516 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$19314
.sym 54517 $abc$24495$uut.cpu_I.mem_rdata[30]_new_inv_
.sym 54518 uut.cpu_I.pcpi_rs1[4]
.sym 54519 uut.cpu_I.pcpi_rs1[9]
.sym 54520 uut.cpu_I.pcpi_rs2[29]
.sym 54521 uut.cpu_I.alu_out_q[12]
.sym 54523 uut.cpu_I.mem_la_wdata[7]
.sym 54524 uut.cpu_I.pcpi_rs2[10]
.sym 54525 uut.cpu_I.reg_out[11]
.sym 54527 uut.cpu_I.decoded_imm_j[15]
.sym 54528 uut.cpu_I.pcpi_rs2[21]
.sym 54529 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 54530 $abc$24495$uut.cpu_I.next_pc[29]_new_inv_
.sym 54532 uut.cpu_I.reg_pc[14]
.sym 54534 $abc$24495$uut.cpu_I.next_pc[13]_new_inv_
.sym 54535 uut.cpu_I.pcpi_rs1[28]
.sym 54536 uut.cpu_I.reg_out[13]
.sym 54537 uut.cpu_I.cpu_state[6]
.sym 54544 uut.cpu_I.cpu_state[6]
.sym 54545 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$ternary$/usr/bin/../share/yosys/techmap.v:445$7405_Y[2]_new_
.sym 54548 $abc$24495$new_n3084_
.sym 54549 uut.cpu_I.latched_stalu
.sym 54550 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 54551 uut.cpu_I.reg_out[14]
.sym 54552 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[10]
.sym 54553 $abc$24495$new_n3085_
.sym 54554 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 54557 $abc$24495$new_n3078_
.sym 54558 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[28]
.sym 54559 uut.cpu_I.pcpi_rs1[28]
.sym 54560 $abc$24495$uut.cpu_I.mem_rdata[27]_new_inv_
.sym 54561 uut.cpu_I.cpu_state[6]
.sym 54562 $abc$24495$new_n3079_
.sym 54564 uut.cpu_I.cpu_state[6]
.sym 54565 uut.cpu_I.cpu_state[4]
.sym 54566 uut.cpu_I.latched_is_lb
.sym 54568 uut.cpu_I.alu_out_q[14]
.sym 54569 uut.cpu_I.pcpi_rs1[10]
.sym 54570 $abc$24495$uut.cpu_I.mem_rdata[25]_new_inv_
.sym 54571 $abc$24495$new_n3015_
.sym 54572 uut.cpu_I.latched_is_lh
.sym 54573 uut.cpu_I.cpu_state[4]
.sym 54574 uut.cpu_I.latched_is_lb
.sym 54576 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 54577 $abc$24495$new_n3084_
.sym 54578 uut.cpu_I.cpu_state[6]
.sym 54579 $abc$24495$new_n3085_
.sym 54583 uut.cpu_I.alu_out_q[14]
.sym 54584 uut.cpu_I.reg_out[14]
.sym 54585 uut.cpu_I.latched_stalu
.sym 54588 uut.cpu_I.latched_is_lb
.sym 54589 $abc$24495$uut.cpu_I.mem_rdata[27]_new_inv_
.sym 54590 uut.cpu_I.latched_is_lh
.sym 54591 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 54594 uut.cpu_I.cpu_state[6]
.sym 54595 uut.cpu_I.pcpi_rs1[28]
.sym 54596 uut.cpu_I.cpu_state[4]
.sym 54597 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[28]
.sym 54600 uut.cpu_I.cpu_state[4]
.sym 54601 uut.cpu_I.cpu_state[6]
.sym 54602 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[10]
.sym 54603 uut.cpu_I.pcpi_rs1[10]
.sym 54606 uut.cpu_I.cpu_state[6]
.sym 54607 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$ternary$/usr/bin/../share/yosys/techmap.v:445$7405_Y[2]_new_
.sym 54608 $abc$24495$new_n3015_
.sym 54612 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 54613 $abc$24495$new_n3078_
.sym 54614 uut.cpu_I.cpu_state[6]
.sym 54615 $abc$24495$new_n3079_
.sym 54618 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 54619 uut.cpu_I.latched_is_lh
.sym 54620 uut.cpu_I.latched_is_lb
.sym 54621 $abc$24495$uut.cpu_I.mem_rdata[25]_new_inv_
.sym 54623 clk24_$glb_clk
.sym 54624 reset_$glb_sr
.sym 54625 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[14]
.sym 54626 $abc$24495$new_n3385_
.sym 54627 $abc$24495$new_n3381_
.sym 54628 uut.cpu_I.reg_next_pc[3]
.sym 54629 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[9]
.sym 54630 $abc$24495$new_n3391_
.sym 54631 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[10]
.sym 54632 uut.cpu_I.reg_next_pc[8]
.sym 54637 uut.cpu_I.mem_rdata_q[30]
.sym 54638 uut.mem_addr[10]
.sym 54639 uut.cpu_I.reg_out[10]
.sym 54641 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[13]_new_inv_
.sym 54642 uut.cpu_I.reg_next_pc[14]
.sym 54643 $abc$24495$uut.cpu_I.mem_rdata[26]_new_inv_
.sym 54644 uut.cpu_I.pcpi_rs2[14]
.sym 54645 uut.cpu_I.latched_stalu
.sym 54646 uut.mem_addr[12]
.sym 54647 uut.cpu_I.pcpi_rs1[12]
.sym 54648 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[10]_new_inv_
.sym 54650 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[7]_new_inv_
.sym 54651 uut.cpu_I.latched_store
.sym 54652 uut.cpu_I.reg_out[21]
.sym 54654 uut.cpu_I.reg_pc[11]
.sym 54655 uut.cpu_I.pcpi_rs1[10]
.sym 54656 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 54657 uut.cpu_I.pcpi_rs1[29]
.sym 54658 uut.cpu_I.reg_out[28]
.sym 54659 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[3]
.sym 54660 uut.cpu_I.reg_pc[14]
.sym 54666 uut.cpu_I.pcpi_rs2[9]
.sym 54668 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 54669 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10481[0]_new_inv_
.sym 54670 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10522[0]_new_inv_
.sym 54673 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 54674 uut.cpu_I.pcpi_rs2[9]
.sym 54676 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10498[0]_new_inv_
.sym 54677 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[11]_new_
.sym 54678 uut.cpu_I.alu_out_q[10]
.sym 54679 uut.cpu_I.reg_out[10]
.sym 54680 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 54681 uut.cpu_I.pcpi_rs1[10]
.sym 54682 uut.cpu_I.pcpi_rs1[9]
.sym 54683 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 54684 uut.cpu_I.latched_stalu
.sym 54688 uut.cpu_I.pcpi_rs1[11]
.sym 54690 uut.cpu_I.pcpi_rs2[10]
.sym 54691 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 54692 $abc$24495$new_n2806_
.sym 54693 uut.cpu_I.pcpi_rs2[11]
.sym 54696 $abc$24495$new_n2814_
.sym 54697 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7999_Y_new_inv_
.sym 54699 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 54700 $abc$24495$new_n2814_
.sym 54701 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[11]_new_
.sym 54702 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10481[0]_new_inv_
.sym 54705 uut.cpu_I.pcpi_rs2[10]
.sym 54706 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 54707 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10498[0]_new_inv_
.sym 54708 uut.cpu_I.pcpi_rs1[10]
.sym 54711 uut.cpu_I.pcpi_rs1[10]
.sym 54712 uut.cpu_I.pcpi_rs2[10]
.sym 54713 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 54714 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 54717 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 54718 uut.cpu_I.pcpi_rs1[11]
.sym 54719 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 54720 uut.cpu_I.pcpi_rs2[11]
.sym 54723 uut.cpu_I.pcpi_rs1[9]
.sym 54724 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 54725 uut.cpu_I.pcpi_rs2[9]
.sym 54726 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 54729 uut.cpu_I.alu_out_q[10]
.sym 54730 uut.cpu_I.latched_stalu
.sym 54732 uut.cpu_I.reg_out[10]
.sym 54735 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7999_Y_new_inv_
.sym 54738 $abc$24495$new_n2806_
.sym 54741 uut.cpu_I.pcpi_rs2[9]
.sym 54742 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10522[0]_new_inv_
.sym 54743 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 54744 uut.cpu_I.pcpi_rs1[9]
.sym 54746 clk24_$glb_clk
.sym 54748 $abc$24495$new_n3383_
.sym 54749 uut.cpu_I.reg_next_pc[7]
.sym 54750 $abc$24495$new_n3387_
.sym 54751 uut.cpu_I.reg_next_pc[6]
.sym 54752 $abc$24495$new_n3389_
.sym 54753 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[6]
.sym 54754 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[4]
.sym 54755 uut.cpu_I.reg_next_pc[4]
.sym 54760 uut.cpu_I.pcpi_rs2[9]
.sym 54761 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[10]
.sym 54762 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[9]_new_inv_
.sym 54763 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[5]
.sym 54767 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[14]
.sym 54769 uut.cpu_I.decoded_imm_j[5]
.sym 54770 $PACKER_VCC_NET
.sym 54772 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[8]
.sym 54774 $abc$24495$uut.cpu_I.next_pc[28]_new_inv_
.sym 54775 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[13]
.sym 54776 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[9]
.sym 54778 $abc$24495$new_n3087_
.sym 54779 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[19]
.sym 54780 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[5]
.sym 54781 uut.cpu_I.pcpi_rs1[22]
.sym 54782 $PACKER_VCC_NET
.sym 54783 uut.cpu_I.latched_stalu
.sym 54790 uut.cpu_I.pcpi_rs2[17]
.sym 54792 uut.cpu_I.reg_next_pc[29]
.sym 54793 uut.cpu_I.reg_out[28]
.sym 54794 uut.cpu_I.latched_branch
.sym 54795 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 54796 uut.cpu_I.reg_out[29]
.sym 54797 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[14]
.sym 54798 uut.cpu_I.pcpi_rs2[17]
.sym 54799 uut.cpu_I.reg_next_pc[28]
.sym 54800 uut.cpu_I.reg_next_pc[13]
.sym 54801 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[6]_new_inv_
.sym 54802 uut.cpu_I.latched_branch
.sym 54804 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[11]
.sym 54806 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10429[0]_new_inv_
.sym 54808 uut.cpu_I.reg_out[13]
.sym 54809 uut.cpu_I.pcpi_rs1[17]
.sym 54811 uut.cpu_I.latched_store
.sym 54814 uut.cpu_I.reg_next_pc[7]
.sym 54816 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 54817 uut.cpu_I.pcpi_rs1[17]
.sym 54819 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 54822 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[11]
.sym 54828 uut.cpu_I.pcpi_rs2[17]
.sym 54829 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 54830 uut.cpu_I.pcpi_rs1[17]
.sym 54831 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 54834 uut.cpu_I.latched_branch
.sym 54835 uut.cpu_I.reg_next_pc[29]
.sym 54836 uut.cpu_I.latched_store
.sym 54837 uut.cpu_I.reg_out[29]
.sym 54842 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[14]
.sym 54846 uut.cpu_I.reg_next_pc[13]
.sym 54847 uut.cpu_I.latched_branch
.sym 54848 uut.cpu_I.latched_store
.sym 54849 uut.cpu_I.reg_out[13]
.sym 54852 uut.cpu_I.latched_branch
.sym 54853 uut.cpu_I.latched_store
.sym 54854 uut.cpu_I.reg_next_pc[28]
.sym 54855 uut.cpu_I.reg_out[28]
.sym 54858 uut.cpu_I.reg_next_pc[7]
.sym 54859 uut.cpu_I.latched_branch
.sym 54860 uut.cpu_I.latched_store
.sym 54861 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[6]_new_inv_
.sym 54864 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10429[0]_new_inv_
.sym 54865 uut.cpu_I.pcpi_rs1[17]
.sym 54866 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 54867 uut.cpu_I.pcpi_rs2[17]
.sym 54868 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431_$glb_ce
.sym 54869 clk24_$glb_clk
.sym 54870 reset_$glb_sr
.sym 54873 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[4]
.sym 54874 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[5]
.sym 54875 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[6]
.sym 54876 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[7]
.sym 54877 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[8]
.sym 54878 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[9]
.sym 54883 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[13]
.sym 54884 uut.cpu_I.decoder_trigger
.sym 54887 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[5]_new_inv_
.sym 54889 uut.cpu_I.pcpi_rs2[19]
.sym 54892 $PACKER_VCC_NET
.sym 54895 $abc$24495$uut.cpu_I.next_pc[31]_new_inv_
.sym 54896 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[27]_new_inv_
.sym 54897 uut.cpu_I.instr_jal
.sym 54898 uut.cpu_I.latched_branch
.sym 54903 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[23]
.sym 54905 uut.cpu_I.latched_branch
.sym 54906 uut.cpu_I.latched_stalu
.sym 54915 uut.cpu_I.instr_jal
.sym 54916 $abc$24495$new_n3421_
.sym 54917 uut.cpu_I.latched_branch
.sym 54919 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[13]
.sym 54922 uut.cpu_I.reg_out[21]
.sym 54923 uut.cpu_I.latched_store
.sym 54924 uut.cpu_I.alu_out_q[21]
.sym 54925 $abc$24495$new_n3401_
.sym 54926 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[12]_new_inv_
.sym 54929 uut.cpu_I.reg_next_pc[23]
.sym 54931 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[13]
.sym 54932 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[22]_new_inv_
.sym 54936 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[23]
.sym 54937 uut.cpu_I.decoder_trigger
.sym 54939 uut.cpu_I.reg_next_pc[13]
.sym 54940 uut.cpu_I.decoder_trigger
.sym 54941 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[13]
.sym 54942 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[29]
.sym 54943 uut.cpu_I.latched_stalu
.sym 54945 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[22]_new_inv_
.sym 54946 uut.cpu_I.latched_branch
.sym 54947 uut.cpu_I.latched_store
.sym 54948 uut.cpu_I.reg_next_pc[23]
.sym 54951 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[23]
.sym 54952 $abc$24495$new_n3421_
.sym 54953 uut.cpu_I.decoder_trigger
.sym 54958 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[29]
.sym 54963 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[13]
.sym 54965 uut.cpu_I.decoder_trigger
.sym 54966 $abc$24495$new_n3401_
.sym 54975 uut.cpu_I.instr_jal
.sym 54976 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[13]
.sym 54977 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[13]
.sym 54978 uut.cpu_I.decoder_trigger
.sym 54982 uut.cpu_I.alu_out_q[21]
.sym 54983 uut.cpu_I.latched_stalu
.sym 54984 uut.cpu_I.reg_out[21]
.sym 54987 uut.cpu_I.latched_branch
.sym 54988 uut.cpu_I.latched_store
.sym 54989 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[12]_new_inv_
.sym 54990 uut.cpu_I.reg_next_pc[13]
.sym 54991 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431_$glb_ce
.sym 54992 clk24_$glb_clk
.sym 54993 reset_$glb_sr
.sym 54994 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[10]
.sym 54995 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[11]
.sym 54996 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[12]
.sym 54997 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[13]
.sym 54998 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[14]
.sym 54999 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[15]
.sym 55000 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[16]
.sym 55001 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[17]
.sym 55006 uut.cpu_I.pcpi_rs2[27]
.sym 55007 uut.cpu_I.pcpi_rs2[30]
.sym 55011 uut.cpu_I.decoded_imm_j[24]
.sym 55012 uut.cpu_I.reg_next_pc[15]
.sym 55013 $PACKER_VCC_NET
.sym 55016 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[15]
.sym 55018 uut.cpu_I.cpu_state[6]
.sym 55019 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[14]
.sym 55020 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[28]_new_inv_
.sym 55021 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 55027 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[20]_new_inv_
.sym 55035 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[18]_new_inv_
.sym 55036 uut.cpu_I.cpu_state[6]
.sym 55037 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 55038 uut.cpu_I.instr_jal
.sym 55040 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10372[0]_new_inv_
.sym 55041 uut.cpu_I.pcpi_rs1[23]
.sym 55042 uut.cpu_I.reg_next_pc[19]
.sym 55043 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 55044 uut.cpu_I.latched_stalu
.sym 55045 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 55048 uut.cpu_I.alu_out_q[28]
.sym 55049 uut.cpu_I.pcpi_rs1[23]
.sym 55050 $abc$24495$new_n3087_
.sym 55051 uut.cpu_I.latched_store
.sym 55052 $abc$24495$new_n3055_
.sym 55053 uut.cpu_I.decoder_trigger
.sym 55055 $abc$24495$new_n3088_
.sym 55056 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[23]
.sym 55057 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[23]
.sym 55058 uut.cpu_I.latched_branch
.sym 55060 $abc$24495$new_n3054_
.sym 55061 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 55062 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 55063 uut.cpu_I.reg_next_pc[24]
.sym 55064 uut.cpu_I.pcpi_rs2[23]
.sym 55065 uut.cpu_I.reg_out[28]
.sym 55066 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[23]_new_inv_
.sym 55068 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 55069 uut.cpu_I.cpu_state[6]
.sym 55070 $abc$24495$new_n3054_
.sym 55071 $abc$24495$new_n3055_
.sym 55074 uut.cpu_I.pcpi_rs1[23]
.sym 55075 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 55076 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10372[0]_new_inv_
.sym 55077 uut.cpu_I.pcpi_rs2[23]
.sym 55080 $abc$24495$new_n3087_
.sym 55081 uut.cpu_I.cpu_state[6]
.sym 55082 $abc$24495$new_n3088_
.sym 55083 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 55086 uut.cpu_I.reg_next_pc[24]
.sym 55087 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[23]_new_inv_
.sym 55088 uut.cpu_I.latched_branch
.sym 55089 uut.cpu_I.latched_store
.sym 55092 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[23]
.sym 55093 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[23]
.sym 55094 uut.cpu_I.decoder_trigger
.sym 55095 uut.cpu_I.instr_jal
.sym 55098 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 55099 uut.cpu_I.pcpi_rs2[23]
.sym 55100 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 55101 uut.cpu_I.pcpi_rs1[23]
.sym 55104 uut.cpu_I.latched_stalu
.sym 55106 uut.cpu_I.alu_out_q[28]
.sym 55107 uut.cpu_I.reg_out[28]
.sym 55110 uut.cpu_I.latched_branch
.sym 55111 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[18]_new_inv_
.sym 55112 uut.cpu_I.reg_next_pc[19]
.sym 55113 uut.cpu_I.latched_store
.sym 55115 clk24_$glb_clk
.sym 55116 reset_$glb_sr
.sym 55117 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[18]
.sym 55118 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[19]
.sym 55119 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[20]
.sym 55120 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[21]
.sym 55121 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[22]
.sym 55122 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[23]
.sym 55123 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[24]
.sym 55124 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[25]
.sym 55132 uut.cpu_I.instr_jal
.sym 55134 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[17]
.sym 55135 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[12]
.sym 55136 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[27]
.sym 55137 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[16]
.sym 55138 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[11]
.sym 55139 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 55140 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[12]
.sym 55142 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[18]
.sym 55143 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[28]
.sym 55145 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[20]
.sym 55148 uut.cpu_I.latched_store
.sym 55149 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[16]
.sym 55150 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[27]_new_inv_
.sym 55151 uut.cpu_I.reg_out[28]
.sym 55159 uut.cpu_I.alu_out_q[22]
.sym 55160 uut.cpu_I.reg_out[31]
.sym 55162 uut.cpu_I.reg_next_pc[29]
.sym 55163 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[20]
.sym 55164 uut.cpu_I.latched_store
.sym 55166 uut.cpu_I.reg_next_pc[31]
.sym 55167 uut.cpu_I.reg_next_pc[28]
.sym 55168 uut.cpu_I.reg_out[22]
.sym 55169 uut.cpu_I.instr_jal
.sym 55170 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[27]
.sym 55172 uut.cpu_I.latched_store
.sym 55174 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[27]_new_inv_
.sym 55176 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[20]
.sym 55177 uut.cpu_I.latched_branch
.sym 55179 uut.cpu_I.alu_out_q[31]
.sym 55181 uut.cpu_I.reg_out[30]
.sym 55182 uut.cpu_I.decoder_trigger
.sym 55183 uut.cpu_I.latched_stalu
.sym 55188 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[28]_new_inv_
.sym 55189 uut.cpu_I.alu_out_q[30]
.sym 55191 uut.cpu_I.reg_out[31]
.sym 55192 uut.cpu_I.latched_branch
.sym 55193 uut.cpu_I.latched_store
.sym 55194 uut.cpu_I.reg_next_pc[31]
.sym 55197 uut.cpu_I.reg_out[30]
.sym 55198 uut.cpu_I.alu_out_q[30]
.sym 55200 uut.cpu_I.latched_stalu
.sym 55204 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[27]
.sym 55209 uut.cpu_I.reg_out[22]
.sym 55210 uut.cpu_I.latched_stalu
.sym 55211 uut.cpu_I.alu_out_q[22]
.sym 55215 uut.cpu_I.latched_stalu
.sym 55217 uut.cpu_I.reg_out[31]
.sym 55218 uut.cpu_I.alu_out_q[31]
.sym 55221 uut.cpu_I.latched_branch
.sym 55222 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[27]_new_inv_
.sym 55223 uut.cpu_I.latched_store
.sym 55224 uut.cpu_I.reg_next_pc[28]
.sym 55227 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[20]
.sym 55228 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[20]
.sym 55229 uut.cpu_I.instr_jal
.sym 55230 uut.cpu_I.decoder_trigger
.sym 55233 uut.cpu_I.latched_branch
.sym 55234 uut.cpu_I.latched_store
.sym 55235 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[28]_new_inv_
.sym 55236 uut.cpu_I.reg_next_pc[29]
.sym 55237 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431_$glb_ce
.sym 55238 clk24_$glb_clk
.sym 55239 reset_$glb_sr
.sym 55240 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[26]
.sym 55241 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[27]
.sym 55242 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[28]
.sym 55243 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[29]
.sym 55244 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[30]
.sym 55245 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[31]
.sym 55246 uut.cpu_I.reg_next_pc[18]
.sym 55247 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[22]
.sym 55252 uut.cpu_I.latched_rd[0]
.sym 55254 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[28]
.sym 55256 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[29]_new_inv_
.sym 55259 uut.cpu_I.latched_rd[0]
.sym 55260 $PACKER_VCC_NET
.sym 55261 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[19]
.sym 55262 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[30]_new_inv_
.sym 55263 uut.cpu_I.reg_next_pc[28]
.sym 55265 uut.cpu_I.reg_pc[27]
.sym 55271 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[28]
.sym 55275 $PACKER_GND_NET
.sym 55281 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[26]_new_inv_
.sym 55285 uut.cpu_I.reg_next_pc[26]
.sym 55288 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[25]_new_inv_
.sym 55289 uut.cpu_I.reg_next_pc[27]
.sym 55290 uut.cpu_I.decoder_trigger
.sym 55292 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[26]
.sym 55293 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[19]_new_inv_
.sym 55295 $abc$24495$new_n3415_
.sym 55296 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[20]
.sym 55297 uut.cpu_I.reg_next_pc[20]
.sym 55303 uut.cpu_I.reg_next_pc[18]
.sym 55305 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[17]_new_inv_
.sym 55307 uut.cpu_I.latched_branch
.sym 55308 uut.cpu_I.latched_store
.sym 55314 uut.cpu_I.decoder_trigger
.sym 55315 $abc$24495$new_n3415_
.sym 55316 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[20]
.sym 55332 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[25]_new_inv_
.sym 55333 uut.cpu_I.latched_store
.sym 55334 uut.cpu_I.latched_branch
.sym 55335 uut.cpu_I.reg_next_pc[26]
.sym 55338 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[26]_new_inv_
.sym 55339 uut.cpu_I.reg_next_pc[27]
.sym 55340 uut.cpu_I.latched_store
.sym 55341 uut.cpu_I.latched_branch
.sym 55347 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[26]
.sym 55350 uut.cpu_I.latched_store
.sym 55351 uut.cpu_I.latched_branch
.sym 55352 uut.cpu_I.reg_next_pc[18]
.sym 55353 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[17]_new_inv_
.sym 55356 uut.cpu_I.latched_branch
.sym 55357 uut.cpu_I.latched_store
.sym 55358 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[19]_new_inv_
.sym 55359 uut.cpu_I.reg_next_pc[20]
.sym 55360 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431_$glb_ce
.sym 55361 clk24_$glb_clk
.sym 55362 reset_$glb_sr
.sym 55376 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[31]
.sym 55377 $PACKER_VCC_NET
.sym 55383 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[26]
.sym 55385 uut.uwbb.sbdati[0]
.sym 55390 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[30]
.sym 55393 uut.cpu_I.latched_branch
.sym 55761 $PACKER_GND_NET
.sym 55884 $PACKER_VCC_NET
.sym 56253 $PACKER_GND_NET
.sym 56514 clk24
.sym 56538 clk24
.sym 56558 $PACKER_GND_NET
.sym 56587 uut.tone_div[0]
.sym 56622 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$17398
.sym 56633 uut.mem_wdata[2]
.sym 56680 uut.mem_wdata[2]
.sym 56690 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$17398
.sym 56691 clk24_$glb_clk
.sym 56697 uut.pt.comp[15]
.sym 56698 uut.pt.comp[4]
.sym 56699 uut.pt.comp[7]
.sym 56700 uut.pt.comp[6]
.sym 56701 uut.pt.comp[9]
.sym 56702 uut.pt.comp[5]
.sym 56703 uut.pt.comp[12]
.sym 56704 uut.pt.comp[8]
.sym 56716 $PACKER_VCC_NET
.sym 56726 uut.wboot[2]
.sym 56729 $abc$24495$auto$rtlil.cc:1863:Or$5128
.sym 56733 tx$SB_IO_OUT
.sym 56752 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[30]
.sym 56753 $abc$24495$auto$rtlil.cc:1969:NotGate$24363
.sym 56757 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[14]
.sym 56759 $abc$24495$auto$rtlil.cc:1969:NotGate$24363
.sym 56761 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[7]
.sym 56763 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[15]
.sym 56777 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 56779 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18306
.sym 56780 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18333
.sym 56788 uut.pt.comp[2]
.sym 56792 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18367
.sym 56802 uut.pt.comp[3]
.sym 56803 $abc$24495$auto$rtlil.cc:1863:Or$5128
.sym 56832 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 56834 uut.pt.comp[3]
.sym 56849 uut.pt.comp[2]
.sym 56851 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18306
.sym 56852 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18333
.sym 56853 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18367
.sym 56854 clk24_$glb_clk
.sym 56855 $abc$24495$auto$rtlil.cc:1863:Or$5128
.sym 56858 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[4]
.sym 56859 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[5]
.sym 56860 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[6]
.sym 56861 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[7]
.sym 56862 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[8]
.sym 56863 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[9]
.sym 56867 uut.mem_addr[31]
.sym 56869 uut.mem_wdata[13]
.sym 56871 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 56873 uut.mem_wdata[10]
.sym 56875 uut.pt.comp[15]
.sym 56878 uut.pt.comp[3]
.sym 56885 uut.mem_wdata[4]
.sym 56888 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[12]
.sym 56890 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[5]
.sym 56891 uut.pt.comp[21]
.sym 56899 $abc$24495$uut.spk_sel_new_
.sym 56905 uut.mem_wdata[5]
.sym 56908 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17431
.sym 56911 uut.pt.comp[14]
.sym 56919 $abc$24495$auto$rtlil.cc:1969:NotGate$24363
.sym 56922 uut.mem_wdata[0]
.sym 56924 uut.mem_wdata[7]
.sym 56927 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 56931 uut.pt.comp[14]
.sym 56938 uut.mem_wdata[5]
.sym 56944 uut.mem_wdata[7]
.sym 56951 $abc$24495$auto$rtlil.cc:1969:NotGate$24363
.sym 56961 $abc$24495$uut.spk_sel_new_
.sym 56963 $abc$24495$auto$rtlil.cc:1969:NotGate$24363
.sym 56966 $abc$24495$auto$rtlil.cc:1969:NotGate$24363
.sym 56968 $abc$24495$uut.spk_sel_new_
.sym 56969 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 56975 uut.mem_wdata[0]
.sym 56976 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17431
.sym 56977 clk24_$glb_clk
.sym 56979 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[10]
.sym 56980 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[11]
.sym 56981 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[12]
.sym 56982 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[13]
.sym 56983 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[14]
.sym 56984 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[15]
.sym 56985 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[16]
.sym 56986 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[17]
.sym 56991 uut.mem_wdata[5]
.sym 56993 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18306
.sym 56997 $PACKER_VCC_NET
.sym 57004 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[7]
.sym 57006 $abc$24495$auto$rtlil.cc:1863:Or$5128
.sym 57009 uut.mem_wdata[4]
.sym 57010 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18306
.sym 57011 uut.pt.comp[30]
.sym 57012 uut.pt.comp[24]
.sym 57013 uut.mem_addr[4]
.sym 57014 uut.pt.comp[28]
.sym 57028 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[30]
.sym 57031 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[13]
.sym 57033 $abc$24495$auto$rtlil.cc:1863:Or$5128
.sym 57036 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[10]
.sym 57039 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[21]
.sym 57040 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 57042 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[16]
.sym 57043 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[17]
.sym 57047 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18306
.sym 57048 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[14]
.sym 57051 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[25]
.sym 57054 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[30]
.sym 57055 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 57060 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 57062 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[13]
.sym 57065 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 57066 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[17]
.sym 57071 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[21]
.sym 57074 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 57077 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[16]
.sym 57079 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 57084 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[25]
.sym 57086 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 57091 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 57092 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[14]
.sym 57096 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[10]
.sym 57098 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 57099 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18306
.sym 57100 clk24_$glb_clk
.sym 57101 $abc$24495$auto$rtlil.cc:1863:Or$5128
.sym 57102 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[18]
.sym 57103 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[19]
.sym 57104 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[20]
.sym 57105 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[21]
.sym 57106 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[22]
.sym 57107 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[23]
.sym 57108 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[24]
.sym 57109 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[25]
.sym 57112 $PACKER_VCC_NET
.sym 57113 uut.cpu_I.instr_jal
.sym 57114 uut.pt.comp[30]
.sym 57115 uut.tone_div[28]
.sym 57116 uut.pt.comp[25]
.sym 57117 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[13]
.sym 57118 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 57120 uut.pt.comp[17]
.sym 57121 $abc$24495$auto$rtlil.cc:1863:Or$5128
.sym 57122 uut.uwbb.sbadri[4]
.sym 57124 uut.pt.comp[16]
.sym 57126 $abc$24495$new_n1924_
.sym 57127 uut.cnt[12]
.sym 57129 uut.cnt[15]
.sym 57131 uut.cnt[8]
.sym 57133 uut.pt.counter[30]
.sym 57134 uut.pt.counter[1]
.sym 57135 uut.cnt[14]
.sym 57136 uut.mem_addr[5]
.sym 57147 $abc$24495$auto$rtlil.cc:1863:Or$5128
.sym 57157 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 57159 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[18]
.sym 57160 uut.pt.comp[22]
.sym 57161 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[28]
.sym 57164 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[23]
.sym 57168 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[19]
.sym 57169 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[20]
.sym 57170 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18306
.sym 57171 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[22]
.sym 57173 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[24]
.sym 57177 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 57179 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[23]
.sym 57182 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 57184 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[22]
.sym 57189 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[24]
.sym 57191 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 57194 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 57197 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[28]
.sym 57201 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 57203 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[20]
.sym 57208 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 57209 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[18]
.sym 57215 uut.pt.comp[22]
.sym 57218 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 57221 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[19]
.sym 57222 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18306
.sym 57223 clk24_$glb_clk
.sym 57224 $abc$24495$auto$rtlil.cc:1863:Or$5128
.sym 57225 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[26]
.sym 57226 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[27]
.sym 57227 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[28]
.sym 57228 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[29]
.sym 57229 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[30]
.sym 57230 uut.pt.comp[29]
.sym 57231 uut.pt.comp[26]
.sym 57232 uut.pt.comp[27]
.sym 57233 uut.pt.comp[20]
.sym 57237 uut.pt.comp[23]
.sym 57239 uut.pt.comp[18]
.sym 57240 uut.mem_wdata[11]
.sym 57241 uut.pt.comp[22]
.sym 57242 uut.mem_wdata[14]
.sym 57243 uut.pt.comp[24]
.sym 57246 uut.mem_wdata[1]
.sym 57247 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[17]
.sym 57248 uut.mem_wdata[0]
.sym 57250 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[30]
.sym 57251 $abc$24495$auto$rtlil.cc:1969:NotGate$24363
.sym 57252 uut.cpu_I.instr_jal
.sym 57253 uut.mem_wdata[8]
.sym 57254 uut.pt.counter[3]
.sym 57256 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18162
.sym 57257 uut.cpu_I.decoded_imm_j[13]
.sym 57258 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[7]
.sym 57259 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[1]
.sym 57260 uut.cpu_I.instr_jal
.sym 57266 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 57268 uut.mem_wdata[13]
.sym 57270 uut.mem_wdata[14]
.sym 57271 $abc$24495$techmap\uut.$add$system.v:162$42_Y[14]
.sym 57273 $abc$24495$techmap\uut.$add$system.v:162$42_Y[15]
.sym 57274 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 57278 uut.pt.counter[3]
.sym 57279 uut.mem_wdata[8]
.sym 57281 $abc$24495$techmap\uut.$add$system.v:162$42_Y[8]
.sym 57284 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18090
.sym 57288 uut.mem_wdata[15]
.sym 57289 uut.mem_wdata[12]
.sym 57290 $abc$24495$techmap\uut.$add$system.v:162$42_Y[13]
.sym 57291 uut.tone_div[1]
.sym 57292 $abc$24495$techmap\uut.$add$system.v:162$42_Y[12]
.sym 57294 uut.pt.counter[1]
.sym 57297 uut.tone_div[3]
.sym 57299 $abc$24495$techmap\uut.$add$system.v:162$42_Y[8]
.sym 57301 uut.mem_wdata[8]
.sym 57302 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 57306 uut.tone_div[1]
.sym 57312 $abc$24495$techmap\uut.$add$system.v:162$42_Y[14]
.sym 57313 uut.mem_wdata[14]
.sym 57314 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 57320 uut.tone_div[3]
.sym 57323 uut.tone_div[1]
.sym 57324 uut.pt.counter[1]
.sym 57325 uut.tone_div[3]
.sym 57326 uut.pt.counter[3]
.sym 57329 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 57330 uut.mem_wdata[13]
.sym 57331 $abc$24495$techmap\uut.$add$system.v:162$42_Y[13]
.sym 57335 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 57336 $abc$24495$techmap\uut.$add$system.v:162$42_Y[12]
.sym 57338 uut.mem_wdata[12]
.sym 57341 $abc$24495$techmap\uut.$add$system.v:162$42_Y[15]
.sym 57342 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 57344 uut.mem_wdata[15]
.sym 57345 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18090
.sym 57346 clk24_$glb_clk
.sym 57348 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[6]
.sym 57349 uut.cnt[21]
.sym 57350 $abc$24495$new_n1935_
.sym 57351 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9397[12]_new_
.sym 57352 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[2]
.sym 57353 uut.cnt[20]
.sym 57354 $abc$24495$new_n1927_
.sym 57355 $abc$24495$new_n1939_
.sym 57359 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[3]_new_inv_
.sym 57360 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 57361 uut.pt.comp[26]
.sym 57362 uut.mem_wdata[13]
.sym 57363 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 57364 uut.pt.comp[25]
.sym 57365 uut.pt.comp[27]
.sym 57366 $abc$24495$new_n1966_
.sym 57367 uut.cpu_I.decoded_rd[0]
.sym 57368 uut.cpu_I.cpu_state[1]
.sym 57369 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18306
.sym 57370 uut.cpu_I.latched_rd[0]
.sym 57371 $abc$24495$auto$rtlil.cc:1863:Or$5128
.sym 57372 uut.mem_wdata[4]
.sym 57373 uut.cpu_I.latched_store
.sym 57374 uut.tone_div[13]
.sym 57375 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[3]
.sym 57376 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[12]
.sym 57377 uut.pt.counter[11]
.sym 57378 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[5]
.sym 57380 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[9]
.sym 57382 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[10]
.sym 57383 uut.tone_div[11]
.sym 57389 uut.pt.counter[29]
.sym 57390 uut.tone_div[11]
.sym 57391 $abc$24495$new_n1926_
.sym 57392 uut.mem_wdata[11]
.sym 57393 uut.pt.counter[11]
.sym 57394 $abc$24495$new_n1938_
.sym 57395 uut.tone_div[28]
.sym 57396 uut.tone_div[29]
.sym 57397 uut.tone_div[24]
.sym 57398 uut.tone_div[30]
.sym 57399 $abc$24495$new_n1930_
.sym 57400 $abc$24495$new_n1928_
.sym 57401 $abc$24495$new_n1940_
.sym 57402 uut.mem_wdata[10]
.sym 57403 uut.pt.counter[30]
.sym 57405 uut.pt.counter[28]
.sym 57406 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 57407 uut.pt.counter[21]
.sym 57408 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9397[12]_new_
.sym 57409 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9397[0]_new_
.sym 57410 uut.tone_div[21]
.sym 57411 $abc$24495$techmap\uut.$add$system.v:162$42_Y[11]
.sym 57413 uut.pt.counter[24]
.sym 57414 $abc$24495$new_n1925_
.sym 57415 $abc$24495$new_n1935_
.sym 57416 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18090
.sym 57417 $abc$24495$techmap\uut.$add$system.v:162$42_Y[10]
.sym 57418 $abc$24495$new_n1936_
.sym 57419 $abc$24495$new_n1927_
.sym 57420 $abc$24495$new_n1939_
.sym 57422 $abc$24495$new_n1936_
.sym 57423 $abc$24495$new_n1930_
.sym 57424 $abc$24495$new_n1925_
.sym 57425 $abc$24495$new_n1935_
.sym 57428 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9397[12]_new_
.sym 57429 $abc$24495$new_n1928_
.sym 57430 $abc$24495$new_n1927_
.sym 57431 $abc$24495$new_n1926_
.sym 57434 uut.tone_div[28]
.sym 57435 uut.tone_div[24]
.sym 57436 uut.pt.counter[28]
.sym 57437 uut.pt.counter[24]
.sym 57440 $abc$24495$techmap\uut.$add$system.v:162$42_Y[10]
.sym 57442 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 57443 uut.mem_wdata[10]
.sym 57446 uut.tone_div[30]
.sym 57447 uut.tone_div[29]
.sym 57448 uut.pt.counter[29]
.sym 57449 uut.pt.counter[30]
.sym 57452 uut.tone_div[11]
.sym 57453 uut.pt.counter[21]
.sym 57454 uut.tone_div[21]
.sym 57455 uut.pt.counter[11]
.sym 57458 $abc$24495$new_n1939_
.sym 57459 $abc$24495$new_n1938_
.sym 57460 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9397[0]_new_
.sym 57461 $abc$24495$new_n1940_
.sym 57464 uut.mem_wdata[11]
.sym 57465 $abc$24495$techmap\uut.$add$system.v:162$42_Y[11]
.sym 57466 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 57468 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18090
.sym 57469 clk24_$glb_clk
.sym 57484 uut.mem_wdata[14]
.sym 57486 uut.mem_wdata[11]
.sym 57487 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[15]
.sym 57488 uut.tone_div[4]
.sym 57490 uut.mem_wdata[10]
.sym 57491 uut.cpu_I.decoded_imm_j[28]
.sym 57492 uut.cnt[21]
.sym 57494 uut.mem_wdata[1]
.sym 57495 uut.mem_addr[6]
.sym 57496 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 57497 uut.pt.counter[23]
.sym 57498 uut.mem_addr[5]
.sym 57500 uut.mem_wdata[4]
.sym 57501 uut.cnt[20]
.sym 57502 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[8]
.sym 57503 uut.pt.counter[18]
.sym 57504 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[7]
.sym 57505 uut.pt.counter[19]
.sym 57506 uut.cnt[11]
.sym 57512 uut.pt.counter[19]
.sym 57513 $abc$24495$new_n1966_
.sym 57514 uut.pt.counter[18]
.sym 57515 $abc$24495$new_n1934_
.sym 57516 $abc$24495$new_n1931_
.sym 57518 uut.tone_div[4]
.sym 57521 uut.tone_div[22]
.sym 57523 uut.tone_div[17]
.sym 57524 uut.pt.counter[0]
.sym 57525 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 57526 uut.tone_div[18]
.sym 57527 uut.pt.counter[9]
.sym 57529 uut.pt.counter[22]
.sym 57531 uut.pt.counter[17]
.sym 57532 $abc$24495$new_n1972_
.sym 57533 $abc$24495$new_n1933_
.sym 57535 uut.tone_div[19]
.sym 57537 $abc$24495$new_n1932_
.sym 57539 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20468
.sym 57540 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[9]
.sym 57541 uut.tone_div[0]
.sym 57543 uut.tone_div[11]
.sym 57547 uut.tone_div[4]
.sym 57551 uut.pt.counter[0]
.sym 57552 uut.tone_div[0]
.sym 57553 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[9]
.sym 57554 uut.pt.counter[9]
.sym 57557 $abc$24495$new_n1931_
.sym 57558 $abc$24495$new_n1934_
.sym 57559 $abc$24495$new_n1932_
.sym 57560 $abc$24495$new_n1933_
.sym 57563 uut.pt.counter[22]
.sym 57564 uut.pt.counter[19]
.sym 57565 uut.tone_div[19]
.sym 57566 uut.tone_div[22]
.sym 57571 uut.tone_div[0]
.sym 57575 uut.pt.counter[17]
.sym 57576 uut.pt.counter[18]
.sym 57577 uut.tone_div[18]
.sym 57578 uut.tone_div[17]
.sym 57581 $abc$24495$new_n1972_
.sym 57582 $abc$24495$new_n1966_
.sym 57583 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 57588 uut.tone_div[11]
.sym 57591 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20468
.sym 57592 clk24_$glb_clk
.sym 57593 reset_$glb_sr
.sym 57606 uut.pt.counter[1]
.sym 57607 uut.mem_addr[28]
.sym 57609 uut.pt.counter[0]
.sym 57611 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 57615 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 57618 uut.mem_addr[7]
.sym 57619 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[26]
.sym 57620 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[29]
.sym 57621 $abc$24495$new_n1937_
.sym 57624 uut.mem_wdata[18]
.sym 57625 uut.pt.counter[30]
.sym 57626 $abc$24495$new_n1924_
.sym 57627 uut.cpu_I.latched_store
.sym 57636 uut.tone_div[14]
.sym 57637 uut.pt.counter[13]
.sym 57641 uut.cpu_I.mem_la_wdata[4]
.sym 57643 uut.pt.counter[14]
.sym 57646 uut.tone_div[13]
.sym 57647 uut.pt.counter[10]
.sym 57648 uut.pt.counter[16]
.sym 57651 uut.tone_div[23]
.sym 57653 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18706
.sym 57654 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[10]
.sym 57657 uut.pt.counter[23]
.sym 57658 uut.cpu_I.mem_la_wdata[2]
.sym 57663 uut.pt.counter[18]
.sym 57665 uut.tone_div[18]
.sym 57666 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[16]
.sym 57668 uut.cpu_I.mem_la_wdata[4]
.sym 57674 uut.tone_div[18]
.sym 57681 uut.tone_div[14]
.sym 57686 uut.tone_div[18]
.sym 57687 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[16]
.sym 57688 uut.pt.counter[18]
.sym 57689 uut.pt.counter[16]
.sym 57692 uut.tone_div[23]
.sym 57693 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[10]
.sym 57694 uut.pt.counter[23]
.sym 57695 uut.pt.counter[10]
.sym 57701 uut.tone_div[13]
.sym 57705 uut.cpu_I.mem_la_wdata[2]
.sym 57710 uut.pt.counter[14]
.sym 57711 uut.pt.counter[13]
.sym 57712 uut.tone_div[14]
.sym 57713 uut.tone_div[13]
.sym 57714 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18706
.sym 57715 clk24_$glb_clk
.sym 57725 uut.pt.counter[14]
.sym 57729 uut.mem_wdata[4]
.sym 57731 uut.pt.counter[9]
.sym 57732 $abc$24495$new_n3886_
.sym 57733 uut.mem_wdata[12]
.sym 57735 $abc$24495$uut.cpu_I.mem_rdata[20]_new_inv_
.sym 57737 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17173
.sym 57738 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18706
.sym 57739 uut.pt.counter[8]
.sym 57740 uut.cpu_I.mem_la_wdata[5]
.sym 57741 $auto$alumacc.cc:474:replace_alu$5149.C[3]
.sym 57742 $abc$24495$uut.cpu_I.mem_rdata[14]_new_inv_
.sym 57743 $abc$24495$auto$rtlil.cc:1969:NotGate$24363
.sym 57744 uut.cpu_I.instr_jal
.sym 57745 uut.cpu_I.decoded_imm_j[13]
.sym 57746 $abc$24495$techmap\uut.$add$system.v:162$42_Y[19]
.sym 57747 uut.cpu_I.decoded_imm_j[18]
.sym 57748 uut.cpu_I.instr_jal
.sym 57749 $abc$24495$techmap\uut.$add$system.v:162$42_Y[18]
.sym 57750 uut.cpu_I.decoded_imm_j[4]
.sym 57751 uut.rom_do[24]
.sym 57752 uut.cpu_I.decoded_imm_j[18]
.sym 57758 uut.tone_div[21]
.sym 57762 $abc$24495$techmap\uut.$add$system.v:162$42_Y[19]
.sym 57763 $abc$24495$new_n3892_
.sym 57764 $abc$24495$new_n1944_
.sym 57765 uut.tone_div[17]
.sym 57766 uut.tone_div[23]
.sym 57767 uut.mem_wdata[17]
.sym 57770 uut.pt.counter[16]
.sym 57771 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 57772 $abc$24495$techmap\uut.$add$system.v:162$42_Y[17]
.sym 57773 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9397[8]_new_
.sym 57775 $abc$24495$techmap\uut.$add$system.v:162$42_Y[18]
.sym 57777 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[16]
.sym 57778 uut.mem_addr[31]
.sym 57783 uut.mem_valid
.sym 57784 uut.mem_wdata[18]
.sym 57785 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18162
.sym 57786 $abc$24495$new_n3893_
.sym 57788 uut.mem_wdata[19]
.sym 57792 uut.tone_div[23]
.sym 57798 uut.tone_div[21]
.sym 57803 uut.mem_valid
.sym 57804 $abc$24495$new_n3893_
.sym 57805 uut.mem_addr[31]
.sym 57806 $abc$24495$new_n3892_
.sym 57811 uut.tone_div[17]
.sym 57815 $abc$24495$new_n1944_
.sym 57816 uut.pt.counter[16]
.sym 57817 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9397[8]_new_
.sym 57818 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[16]
.sym 57821 $abc$24495$techmap\uut.$add$system.v:162$42_Y[17]
.sym 57822 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 57824 uut.mem_wdata[17]
.sym 57827 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 57828 uut.mem_wdata[18]
.sym 57830 $abc$24495$techmap\uut.$add$system.v:162$42_Y[18]
.sym 57834 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 57835 uut.mem_wdata[19]
.sym 57836 $abc$24495$techmap\uut.$add$system.v:162$42_Y[19]
.sym 57837 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18162
.sym 57838 clk24_$glb_clk
.sym 57847 $abc$24495$auto$rtlil.cc:1969:NotGate$24363
.sym 57852 uut.pt.counter[20]
.sym 57854 uut.pt.counter[17]
.sym 57855 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 57856 uut.pt.counter[21]
.sym 57858 uut.pt.counter[22]
.sym 57859 $abc$24495$new_n3892_
.sym 57860 uut.mem_wdata[26]
.sym 57861 uut.mem_wdata[30]
.sym 57862 uut.pt.counter[16]
.sym 57864 uut.cpu_I.decoded_imm[11]
.sym 57865 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[3]_new_inv_
.sym 57866 uut.cpu_I.latched_store
.sym 57867 uut.cpu_I.mem_do_rinst
.sym 57868 $abc$24495$uut.cpu_I.mem_rdata_word[11]_new_inv_
.sym 57869 uut.mem_addr[30]
.sym 57871 uut.cpu_I.decoded_imm_j[14]
.sym 57872 uut.cpu_I.pcpi_rs1[28]
.sym 57873 uut.cpu_I.latched_is_lh
.sym 57874 $abc$24495$new_n1946_
.sym 57875 uut.cpu_I.latched_store
.sym 57881 uut.mem_valid
.sym 57882 uut.mem_addr[31]
.sym 57883 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 57884 $abc$24495$new_n3899_
.sym 57885 uut.tone_div[28]
.sym 57888 uut.mem_wdata[24]
.sym 57890 uut.mem_addr[29]
.sym 57891 $abc$24495$uut.cpu_I.mem_rdata[27]_new_inv_
.sym 57892 $abc$24495$new_n3898_
.sym 57893 uut.mem_addr[28]
.sym 57894 uut.tone_div[30]
.sym 57897 uut.cpu_I.latched_is_lh
.sym 57899 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$and$/usr/bin/../share/yosys/techmap.v:434$7473_Y[3]_new_
.sym 57900 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 57901 $abc$24495$uut.cpu_I.mem_rdata[11]_new_inv_
.sym 57904 $abc$24495$uut.cpu_I.mem_rdata[12]_new_inv_
.sym 57905 $abc$24495$uut.cpu_I.mem_rdata[21]_new_inv_
.sym 57906 gpio_o[24]
.sym 57907 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$and$/usr/bin/../share/yosys/techmap.v:434$7473_Y[3]_new_
.sym 57908 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17173
.sym 57909 $abc$24495$uut.cpu_I.mem_rdata[28]_new_inv_
.sym 57910 uut.cpu_I.latched_is_lb
.sym 57911 uut.rom_do[24]
.sym 57914 uut.tone_div[30]
.sym 57920 uut.mem_wdata[24]
.sym 57926 uut.cpu_I.latched_is_lb
.sym 57927 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 57928 uut.cpu_I.latched_is_lh
.sym 57929 $abc$24495$uut.cpu_I.mem_rdata[21]_new_inv_
.sym 57933 uut.tone_div[28]
.sym 57938 uut.mem_valid
.sym 57939 uut.mem_addr[31]
.sym 57940 $abc$24495$new_n3898_
.sym 57941 $abc$24495$new_n3899_
.sym 57944 $abc$24495$uut.cpu_I.mem_rdata[12]_new_inv_
.sym 57945 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 57946 $abc$24495$uut.cpu_I.mem_rdata[28]_new_inv_
.sym 57947 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$and$/usr/bin/../share/yosys/techmap.v:434$7473_Y[3]_new_
.sym 57950 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 57951 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$and$/usr/bin/../share/yosys/techmap.v:434$7473_Y[3]_new_
.sym 57952 $abc$24495$uut.cpu_I.mem_rdata[11]_new_inv_
.sym 57953 $abc$24495$uut.cpu_I.mem_rdata[27]_new_inv_
.sym 57956 uut.rom_do[24]
.sym 57957 gpio_o[24]
.sym 57958 uut.mem_addr[28]
.sym 57959 uut.mem_addr[29]
.sym 57960 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17173
.sym 57961 clk24_$glb_clk
.sym 57963 uut.cpu_I.decoded_imm[18]
.sym 57964 uut.cpu_I.decoded_imm[13]
.sym 57965 uut.cpu_I.decoded_imm[9]
.sym 57966 uut.cpu_I.decoded_imm[12]
.sym 57967 uut.cpu_I.decoded_imm[14]
.sym 57968 uut.cpu_I.mem_rdata_latched[31]
.sym 57969 uut.cpu_I.decoded_imm[11]
.sym 57970 uut.cpu_I.decoded_imm[8]
.sym 57974 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[4]
.sym 57978 $abc$24495$new_n3898_
.sym 57980 uut.cpu_I.pcpi_rs2[26]
.sym 57981 uut.pt.counter[30]
.sym 57984 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[24]
.sym 57987 uut.mem_addr[6]
.sym 57988 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 57990 uut.mem_addr[4]
.sym 57991 uut.cpu_I.pcpi_rs1[15]
.sym 57992 $abc$24495$uut.cpu_I.mem_rdata[28]_new_inv_
.sym 57993 uut.cpu_I.mem_rdata_q[25]
.sym 57994 $abc$24495$uut.cpu_I.mem_rdata_word[12]_new_inv_
.sym 57995 $abc$24495$new_n1955_
.sym 57996 uut.cpu_I.latched_is_lb
.sym 57997 uut.mem_addr[5]
.sym 57998 uut.cpu_I.decoded_imm_j[12]
.sym 58004 $abc$24495$uut.cpu_I.next_pc[30]_new_inv_
.sym 58005 uut.mem_valid
.sym 58006 uut.mem_addr[31]
.sym 58007 uut.cpu_I.mem_do_rinst
.sym 58008 $abc$24495$uut.cpu_I.next_pc[29]_new_inv_
.sym 58009 uut.cpu_I.alu_out_q[4]
.sym 58011 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 58012 $abc$24495$uut.cpu_I.mem_rdata[14]_new_inv_
.sym 58013 $abc$24495$uut.cpu_I.next_pc[31]_new_inv_
.sym 58015 uut.cpu_I.mem_do_rinst
.sym 58017 uut.cpu_I.pcpi_rs1[15]
.sym 58018 uut.cpu_I.mem_do_prefetch
.sym 58019 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$and$/usr/bin/../share/yosys/techmap.v:434$7473_Y[3]_new_
.sym 58020 uut.cpu_I.reg_out[4]
.sym 58022 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$19314
.sym 58023 $abc$24495$new_n3908_
.sym 58025 uut.cpu_I.pcpi_rs1[30]
.sym 58026 $abc$24495$uut.cpu_I.next_pc[28]_new_inv_
.sym 58027 uut.cpu_I.latched_stalu
.sym 58029 uut.cpu_I.pcpi_rs1[29]
.sym 58030 $abc$24495$uut.cpu_I.next_pc[15]_new_inv_
.sym 58031 $abc$24495$new_n3907_
.sym 58032 uut.cpu_I.pcpi_rs1[28]
.sym 58034 uut.cpu_I.pcpi_rs1[31]
.sym 58035 $abc$24495$uut.cpu_I.mem_rdata[30]_new_inv_
.sym 58037 $abc$24495$uut.cpu_I.next_pc[30]_new_inv_
.sym 58038 uut.cpu_I.pcpi_rs1[30]
.sym 58039 uut.cpu_I.mem_do_rinst
.sym 58040 uut.cpu_I.mem_do_prefetch
.sym 58043 uut.cpu_I.mem_do_rinst
.sym 58044 uut.cpu_I.pcpi_rs1[29]
.sym 58045 uut.cpu_I.mem_do_prefetch
.sym 58046 $abc$24495$uut.cpu_I.next_pc[29]_new_inv_
.sym 58049 $abc$24495$uut.cpu_I.next_pc[31]_new_inv_
.sym 58050 uut.cpu_I.mem_do_prefetch
.sym 58051 uut.cpu_I.mem_do_rinst
.sym 58052 uut.cpu_I.pcpi_rs1[31]
.sym 58055 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 58056 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$and$/usr/bin/../share/yosys/techmap.v:434$7473_Y[3]_new_
.sym 58057 $abc$24495$uut.cpu_I.mem_rdata[14]_new_inv_
.sym 58058 $abc$24495$uut.cpu_I.mem_rdata[30]_new_inv_
.sym 58061 $abc$24495$uut.cpu_I.next_pc[28]_new_inv_
.sym 58062 uut.cpu_I.mem_do_prefetch
.sym 58063 uut.cpu_I.mem_do_rinst
.sym 58064 uut.cpu_I.pcpi_rs1[28]
.sym 58067 $abc$24495$uut.cpu_I.next_pc[15]_new_inv_
.sym 58068 uut.cpu_I.mem_do_rinst
.sym 58069 uut.cpu_I.mem_do_prefetch
.sym 58070 uut.cpu_I.pcpi_rs1[15]
.sym 58074 uut.cpu_I.latched_stalu
.sym 58075 uut.cpu_I.reg_out[4]
.sym 58076 uut.cpu_I.alu_out_q[4]
.sym 58079 $abc$24495$new_n3908_
.sym 58080 uut.mem_addr[31]
.sym 58081 uut.mem_valid
.sym 58082 $abc$24495$new_n3907_
.sym 58083 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$19314
.sym 58084 clk24_$glb_clk
.sym 58086 $abc$24495$uut.cpu_I.next_pc[8]_new_inv_
.sym 58087 uut.cpu_I.mem_la_wdata[9]
.sym 58088 uut.cpu_I.mem_la_wdata[12]
.sym 58089 uut.mem_addr[5]
.sym 58090 $abc$24495$uut.cpu_I.next_pc[5]_new_inv_
.sym 58091 uut.mem_addr[8]
.sym 58092 uut.mem_addr[6]
.sym 58093 $abc$24495$uut.cpu_I.next_pc[6]_new_inv_
.sym 58097 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[14]
.sym 58098 $abc$24495$new_n1952_
.sym 58100 uut.mem_wdata[24]
.sym 58102 uut.mem_addr[29]
.sym 58103 uut.cpu_I.mem_la_wdata[3]
.sym 58104 uut.cpu_I.pcpi_rs2[11]
.sym 58106 uut.mem_wdata[19]
.sym 58107 uut.cpu_I.pcpi_rs2[31]
.sym 58108 uut.mem_addr[28]
.sym 58109 $abc$24495$uut.cpu_I.next_pc[31]_new_inv_
.sym 58110 uut.mem_addr[7]
.sym 58111 uut.cpu_I.decoded_imm_j[19]
.sym 58112 uut.cpu_I.decoded_imm[12]
.sym 58113 uut.cpu_I.reg_out[9]
.sym 58114 uut.cpu_I.decoded_imm[14]
.sym 58115 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 58116 $abc$24495$uut.cpu_I.next_pc[15]_new_inv_
.sym 58117 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[6]
.sym 58118 uut.cpu_I.reg_out[5]
.sym 58119 uut.cpu_I.reg_out[4]
.sym 58120 uut.cpu_I.latched_store
.sym 58127 $abc$24495$uut.cpu_I.mem_rdata[25]_new_inv_
.sym 58129 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$ternary$/usr/bin/../share/yosys/techmap.v:445$7405_Y[4]_new_
.sym 58130 $abc$24495$uut.cpu_I.mem_rdata_word[14]_new_inv_
.sym 58131 $abc$24495$new_n3025_
.sym 58132 $abc$24495$uut.cpu_I.mem_rdata[29]_new_inv_
.sym 58133 uut.cpu_I.cpu_state[6]
.sym 58134 uut.cpu_I.cpu_state[4]
.sym 58135 uut.cpu_I.latched_is_lh
.sym 58136 $abc$24495$uut.cpu_I.mem_rdata[9]_new_inv_
.sym 58137 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$and$/usr/bin/../share/yosys/techmap.v:434$7473_Y[3]_new_
.sym 58138 $abc$24495$uut.cpu_I.mem_rdata_word[7]_new_inv_
.sym 58139 uut.cpu_I.latched_is_lb
.sym 58140 $abc$24495$uut.cpu_I.mem_rdata_word[11]_new_inv_
.sym 58141 uut.cpu_I.cpu_state[6]
.sym 58142 uut.cpu_I.cpu_state[4]
.sym 58143 uut.cpu_I.latched_is_lh
.sym 58145 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[11]
.sym 58147 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 58148 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 58149 uut.cpu_I.mem_rdata_q[29]
.sym 58151 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[12]
.sym 58154 $abc$24495$uut.cpu_I.mem_rdata_word[12]_new_inv_
.sym 58155 uut.cpu_I.pcpi_rs1[11]
.sym 58157 uut.cpu_I.pcpi_rs1[12]
.sym 58160 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[11]
.sym 58161 uut.cpu_I.pcpi_rs1[11]
.sym 58162 uut.cpu_I.cpu_state[6]
.sym 58163 uut.cpu_I.cpu_state[4]
.sym 58167 $abc$24495$new_n3025_
.sym 58168 uut.cpu_I.cpu_state[6]
.sym 58169 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$ternary$/usr/bin/../share/yosys/techmap.v:445$7405_Y[4]_new_
.sym 58172 $abc$24495$uut.cpu_I.mem_rdata_word[12]_new_inv_
.sym 58173 uut.cpu_I.latched_is_lh
.sym 58174 $abc$24495$uut.cpu_I.mem_rdata_word[7]_new_inv_
.sym 58175 uut.cpu_I.latched_is_lb
.sym 58178 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 58179 $abc$24495$uut.cpu_I.mem_rdata[25]_new_inv_
.sym 58180 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$and$/usr/bin/../share/yosys/techmap.v:434$7473_Y[3]_new_
.sym 58181 $abc$24495$uut.cpu_I.mem_rdata[9]_new_inv_
.sym 58184 uut.cpu_I.cpu_state[4]
.sym 58185 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[12]
.sym 58186 uut.cpu_I.cpu_state[6]
.sym 58187 uut.cpu_I.pcpi_rs1[12]
.sym 58190 $abc$24495$uut.cpu_I.mem_rdata_word[14]_new_inv_
.sym 58191 uut.cpu_I.latched_is_lh
.sym 58192 uut.cpu_I.latched_is_lb
.sym 58193 $abc$24495$uut.cpu_I.mem_rdata_word[7]_new_inv_
.sym 58196 $abc$24495$uut.cpu_I.mem_rdata_word[7]_new_inv_
.sym 58197 uut.cpu_I.latched_is_lb
.sym 58198 $abc$24495$uut.cpu_I.mem_rdata_word[11]_new_inv_
.sym 58199 uut.cpu_I.latched_is_lh
.sym 58203 uut.cpu_I.mem_rdata_q[29]
.sym 58204 $abc$24495$uut.cpu_I.mem_rdata[29]_new_inv_
.sym 58205 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 58207 clk24_$glb_clk
.sym 58208 reset_$glb_sr
.sym 58209 uut.cpu_I.mem_rdata_latched[28]
.sym 58210 uut.mem_addr[4]
.sym 58211 uut.mem_addr[3]
.sym 58212 $abc$24495$uut.cpu_I.next_pc[7]_new_inv_
.sym 58213 $abc$24495$uut.cpu_I.next_pc[4]_new_inv_
.sym 58214 $abc$24495$uut.cpu_I.next_pc[3]_new_inv_
.sym 58215 uut.mem_addr[7]
.sym 58216 uut.cpu_I.mem_rdata_latched[30]
.sym 58221 uut.cpu_I.reg_pc[14]
.sym 58222 uut.mem_addr[6]
.sym 58224 uut.mem_addr[5]
.sym 58225 uut.mem_wdata[12]
.sym 58229 uut.mem_wdata[28]
.sym 58230 uut.cpu_I.mem_la_wdata[5]
.sym 58231 uut.cpu_I.pcpi_rs2[21]
.sym 58233 $auto$alumacc.cc:474:replace_alu$5149.C[3]
.sym 58234 uut.cpu_I.reg_next_pc[5]
.sym 58235 uut.cpu_I.decoded_imm_j[18]
.sym 58236 uut.cpu_I.mem_la_wdata[1]
.sym 58237 uut.cpu_I.reg_next_pc[8]
.sym 58238 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[8]_new_inv_
.sym 58239 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$19314
.sym 58240 uut.cpu_I.instr_jal
.sym 58241 uut.mem_addr[6]
.sym 58242 uut.cpu_I.decoded_imm_j[13]
.sym 58243 uut.cpu_I.decoded_imm_j[4]
.sym 58244 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[0]_new_inv_
.sym 58250 uut.cpu_I.alu_out_q[12]
.sym 58251 $abc$24495$new_n3057_
.sym 58253 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 58254 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 58255 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$ternary$/usr/bin/../share/yosys/techmap.v:445$7405_Y[6]_new_
.sym 58256 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$ternary$/usr/bin/../share/yosys/techmap.v:445$7405_Y[3]_new_
.sym 58258 $abc$24495$new_n3020_
.sym 58259 $abc$24495$new_n3034_
.sym 58260 uut.cpu_I.cpu_state[4]
.sym 58261 $abc$24495$uut.cpu_I.mem_rdata_word[9]_new_inv_
.sym 58262 $abc$24495$uut.cpu_I.mem_rdata[28]_new_inv_
.sym 58264 uut.cpu_I.pcpi_rs1[9]
.sym 58265 uut.cpu_I.reg_out[12]
.sym 58266 uut.cpu_I.latched_is_lb
.sym 58268 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[9]
.sym 58269 $abc$24495$uut.cpu_I.mem_rdata_word[7]_new_inv_
.sym 58273 uut.cpu_I.latched_stalu
.sym 58277 $abc$24495$new_n3010_
.sym 58278 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$ternary$/usr/bin/../share/yosys/techmap.v:445$7405_Y[1]_new_
.sym 58279 $abc$24495$new_n3058_
.sym 58280 uut.cpu_I.latched_is_lh
.sym 58281 uut.cpu_I.cpu_state[6]
.sym 58283 uut.cpu_I.cpu_state[6]
.sym 58285 $abc$24495$new_n3034_
.sym 58286 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$ternary$/usr/bin/../share/yosys/techmap.v:445$7405_Y[6]_new_
.sym 58289 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 58290 $abc$24495$new_n3058_
.sym 58291 $abc$24495$new_n3057_
.sym 58292 uut.cpu_I.cpu_state[6]
.sym 58295 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$ternary$/usr/bin/../share/yosys/techmap.v:445$7405_Y[3]_new_
.sym 58296 $abc$24495$new_n3020_
.sym 58297 uut.cpu_I.cpu_state[6]
.sym 58301 uut.cpu_I.pcpi_rs1[9]
.sym 58302 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[9]
.sym 58303 uut.cpu_I.cpu_state[4]
.sym 58304 uut.cpu_I.cpu_state[6]
.sym 58307 $abc$24495$uut.cpu_I.mem_rdata_word[9]_new_inv_
.sym 58308 $abc$24495$uut.cpu_I.mem_rdata_word[7]_new_inv_
.sym 58309 uut.cpu_I.latched_is_lb
.sym 58310 uut.cpu_I.latched_is_lh
.sym 58313 uut.cpu_I.latched_stalu
.sym 58314 uut.cpu_I.alu_out_q[12]
.sym 58316 uut.cpu_I.reg_out[12]
.sym 58319 uut.cpu_I.latched_is_lb
.sym 58320 uut.cpu_I.latched_is_lh
.sym 58321 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 58322 $abc$24495$uut.cpu_I.mem_rdata[28]_new_inv_
.sym 58325 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$ternary$/usr/bin/../share/yosys/techmap.v:445$7405_Y[1]_new_
.sym 58326 $abc$24495$new_n3010_
.sym 58328 uut.cpu_I.cpu_state[6]
.sym 58330 clk24_$glb_clk
.sym 58331 reset_$glb_sr
.sym 58332 uut.cpu_I.mem_rdata_latched[27]
.sym 58333 uut.cpu_I.mem_rdata_latched[25]
.sym 58334 uut.cpu_I.mem_rdata_q[26]
.sym 58335 uut.cpu_I.mem_rdata_q[28]
.sym 58336 uut.cpu_I.mem_rdata_q[30]
.sym 58337 uut.cpu_I.mem_rdata_q[25]
.sym 58338 uut.cpu_I.mem_rdata_latched[26]
.sym 58339 uut.cpu_I.mem_rdata_q[27]
.sym 58344 uut.cpu_I.latched_store
.sym 58345 uut.mem_addr[7]
.sym 58348 uut.cpu_I.reg_out[21]
.sym 58350 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 58352 uut.mem_addr[12]
.sym 58353 uut.mem_addr[4]
.sym 58355 uut.mem_addr[3]
.sym 58356 uut.cpu_I.pcpi_rs1[28]
.sym 58357 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[3]_new_inv_
.sym 58358 uut.cpu_I.reg_next_pc[7]
.sym 58359 uut.cpu_I.decoded_imm_j[14]
.sym 58360 uut.cpu_I.mem_do_rinst
.sym 58361 uut.cpu_I.decoded_imm_j[1]
.sym 58362 uut.cpu_I.reg_next_pc[6]
.sym 58363 uut.cpu_I.latched_store
.sym 58364 uut.cpu_I.decoder_trigger
.sym 58365 uut.cpu_I.decoder_trigger
.sym 58366 uut.cpu_I.latched_is_lh
.sym 58367 uut.cpu_I.reg_next_pc[3]
.sym 58374 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[5]
.sym 58375 uut.cpu_I.reg_out[11]
.sym 58376 uut.cpu_I.latched_stalu
.sym 58378 uut.cpu_I.latched_branch
.sym 58379 uut.cpu_I.reg_next_pc[14]
.sym 58380 uut.cpu_I.reg_next_pc[8]
.sym 58381 uut.cpu_I.reg_out[14]
.sym 58382 $abc$24495$new_n3385_
.sym 58384 uut.cpu_I.reg_next_pc[3]
.sym 58386 uut.cpu_I.latched_branch
.sym 58388 uut.cpu_I.reg_out[9]
.sym 58390 uut.cpu_I.decoder_trigger
.sym 58392 uut.cpu_I.latched_store
.sym 58393 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[2]_new_inv_
.sym 58397 uut.cpu_I.alu_out_q[11]
.sym 58399 uut.cpu_I.reg_next_pc[15]
.sym 58400 uut.cpu_I.reg_out[15]
.sym 58402 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[7]_new_inv_
.sym 58403 uut.cpu_I.alu_out_q[9]
.sym 58404 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[0]_new_inv_
.sym 58406 uut.cpu_I.reg_out[9]
.sym 58407 uut.cpu_I.alu_out_q[9]
.sym 58409 uut.cpu_I.latched_stalu
.sym 58412 uut.cpu_I.reg_out[14]
.sym 58413 uut.cpu_I.latched_branch
.sym 58414 uut.cpu_I.latched_store
.sym 58415 uut.cpu_I.reg_next_pc[14]
.sym 58419 uut.cpu_I.latched_stalu
.sym 58420 uut.cpu_I.reg_out[11]
.sym 58421 uut.cpu_I.alu_out_q[11]
.sym 58424 uut.cpu_I.latched_store
.sym 58425 uut.cpu_I.latched_branch
.sym 58426 uut.cpu_I.reg_next_pc[15]
.sym 58427 uut.cpu_I.reg_out[15]
.sym 58430 uut.cpu_I.latched_branch
.sym 58431 uut.cpu_I.reg_next_pc[8]
.sym 58432 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[7]_new_inv_
.sym 58433 uut.cpu_I.latched_store
.sym 58437 uut.cpu_I.latched_branch
.sym 58438 uut.cpu_I.latched_store
.sym 58439 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[0]_new_inv_
.sym 58442 $abc$24495$new_n3385_
.sym 58443 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[5]
.sym 58445 uut.cpu_I.decoder_trigger
.sym 58448 uut.cpu_I.latched_store
.sym 58449 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[2]_new_inv_
.sym 58450 uut.cpu_I.latched_branch
.sym 58451 uut.cpu_I.reg_next_pc[3]
.sym 58452 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431_$glb_ce
.sym 58453 clk24_$glb_clk
.sym 58454 reset_$glb_sr
.sym 58456 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[2]
.sym 58457 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[3]
.sym 58458 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[4]
.sym 58459 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[5]
.sym 58460 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[6]
.sym 58461 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[7]
.sym 58462 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[8]
.sym 58470 uut.cpu_I.mem_rdata_q[28]
.sym 58472 uut.cpu_I.pcpi_rs1[10]
.sym 58474 uut.cpu_I.decoded_imm_j[30]
.sym 58475 $abc$24495$uut.cpu_I.mem_rdata[25]_new_inv_
.sym 58477 uut.mem_addr[11]
.sym 58478 $abc$24495$uut.cpu_I.mem_rdata[27]_new_inv_
.sym 58479 uut.cpu_I.mem_rdata_q[26]
.sym 58480 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[10]_new_inv_
.sym 58481 uut.cpu_I.decoded_imm_j[21]
.sym 58482 uut.cpu_I.reg_next_pc[4]
.sym 58483 uut.cpu_I.mem_rdata_q[30]
.sym 58484 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[8]
.sym 58485 uut.cpu_I.mem_rdata_q[25]
.sym 58489 uut.cpu_I.decoded_imm_j[12]
.sym 58496 uut.cpu_I.latched_branch
.sym 58497 uut.cpu_I.reg_next_pc[9]
.sym 58499 uut.cpu_I.reg_next_pc[14]
.sym 58500 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[8]
.sym 58501 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[9]_new_inv_
.sym 58503 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[3]
.sym 58504 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[8]_new_inv_
.sym 58505 $auto$alumacc.cc:474:replace_alu$5149.C[3]
.sym 58506 $abc$24495$new_n3381_
.sym 58510 uut.cpu_I.instr_jal
.sym 58511 uut.cpu_I.reg_next_pc[10]
.sym 58514 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[3]
.sym 58515 uut.cpu_I.latched_store
.sym 58516 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[8]
.sym 58517 $abc$24495$new_n3391_
.sym 58519 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[8]
.sym 58521 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[13]_new_inv_
.sym 58523 uut.cpu_I.latched_store
.sym 58524 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[5]
.sym 58525 uut.cpu_I.decoder_trigger
.sym 58527 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[5]
.sym 58529 uut.cpu_I.latched_branch
.sym 58530 uut.cpu_I.reg_next_pc[14]
.sym 58531 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[13]_new_inv_
.sym 58532 uut.cpu_I.latched_store
.sym 58535 uut.cpu_I.instr_jal
.sym 58536 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[5]
.sym 58537 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[5]
.sym 58538 uut.cpu_I.decoder_trigger
.sym 58541 uut.cpu_I.decoder_trigger
.sym 58542 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[3]
.sym 58543 $auto$alumacc.cc:474:replace_alu$5149.C[3]
.sym 58544 uut.cpu_I.instr_jal
.sym 58547 $abc$24495$new_n3381_
.sym 58548 uut.cpu_I.decoder_trigger
.sym 58549 uut.cpu_I.instr_jal
.sym 58550 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[3]
.sym 58553 uut.cpu_I.latched_branch
.sym 58554 uut.cpu_I.reg_next_pc[9]
.sym 58555 uut.cpu_I.latched_store
.sym 58556 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[8]_new_inv_
.sym 58559 uut.cpu_I.instr_jal
.sym 58560 uut.cpu_I.decoder_trigger
.sym 58561 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[8]
.sym 58562 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[8]
.sym 58565 uut.cpu_I.latched_branch
.sym 58566 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[9]_new_inv_
.sym 58567 uut.cpu_I.reg_next_pc[10]
.sym 58568 uut.cpu_I.latched_store
.sym 58571 $abc$24495$new_n3391_
.sym 58572 uut.cpu_I.decoder_trigger
.sym 58574 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[8]
.sym 58575 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431_$glb_ce
.sym 58576 clk24_$glb_clk
.sym 58577 reset_$glb_sr
.sym 58578 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[9]
.sym 58579 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[10]
.sym 58580 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[11]
.sym 58581 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[12]
.sym 58582 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[13]
.sym 58583 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[14]
.sym 58584 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[15]
.sym 58585 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[16]
.sym 58588 $PACKER_VCC_NET
.sym 58591 uut.cpu_I.reg_next_pc[9]
.sym 58594 uut.cpu_I.latched_branch
.sym 58595 uut.cpu_I.reg_next_pc[14]
.sym 58597 uut.cpu_I.mem_rdata_latched[29]
.sym 58599 uut.cpu_I.reg_next_pc[10]
.sym 58600 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[9]
.sym 58602 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[23]
.sym 58603 uut.cpu_I.decoded_imm_j[19]
.sym 58604 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[6]
.sym 58605 uut.cpu_I.decoder_trigger
.sym 58607 uut.cpu_I.decoded_imm_j[29]
.sym 58608 uut.cpu_I.latched_store
.sym 58609 uut.cpu_I.decoded_imm_j[30]
.sym 58611 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[10]
.sym 58612 uut.cpu_I.latched_store
.sym 58613 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[5]
.sym 58619 $abc$24495$new_n3383_
.sym 58621 uut.cpu_I.decoder_trigger
.sym 58622 uut.cpu_I.reg_next_pc[6]
.sym 58623 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[6]
.sym 58624 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[7]
.sym 58625 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[7]
.sym 58626 uut.cpu_I.latched_store
.sym 58629 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[4]
.sym 58630 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[4]
.sym 58632 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[6]
.sym 58633 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[7]
.sym 58634 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[5]_new_inv_
.sym 58635 uut.cpu_I.decoder_trigger
.sym 58636 uut.cpu_I.decoder_trigger
.sym 58637 $abc$24495$new_n3387_
.sym 58638 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[3]_new_inv_
.sym 58639 $abc$24495$new_n3389_
.sym 58641 uut.cpu_I.latched_branch
.sym 58642 uut.cpu_I.instr_jal
.sym 58648 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[6]
.sym 58649 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[4]
.sym 58650 uut.cpu_I.reg_next_pc[4]
.sym 58652 uut.cpu_I.decoder_trigger
.sym 58653 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[4]
.sym 58654 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[4]
.sym 58655 uut.cpu_I.instr_jal
.sym 58659 $abc$24495$new_n3389_
.sym 58660 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[7]
.sym 58661 uut.cpu_I.decoder_trigger
.sym 58664 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[6]
.sym 58665 uut.cpu_I.decoder_trigger
.sym 58666 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[6]
.sym 58667 uut.cpu_I.instr_jal
.sym 58670 uut.cpu_I.decoder_trigger
.sym 58671 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[6]
.sym 58673 $abc$24495$new_n3387_
.sym 58676 uut.cpu_I.decoder_trigger
.sym 58677 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[7]
.sym 58678 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[7]
.sym 58679 uut.cpu_I.instr_jal
.sym 58682 uut.cpu_I.latched_store
.sym 58683 uut.cpu_I.latched_branch
.sym 58684 uut.cpu_I.reg_next_pc[6]
.sym 58685 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[5]_new_inv_
.sym 58688 uut.cpu_I.reg_next_pc[4]
.sym 58689 uut.cpu_I.latched_store
.sym 58690 uut.cpu_I.latched_branch
.sym 58691 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[3]_new_inv_
.sym 58694 uut.cpu_I.decoder_trigger
.sym 58695 $abc$24495$new_n3383_
.sym 58696 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[4]
.sym 58698 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431_$glb_ce
.sym 58699 clk24_$glb_clk
.sym 58700 reset_$glb_sr
.sym 58701 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[17]
.sym 58702 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[18]
.sym 58703 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[19]
.sym 58704 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[20]
.sym 58705 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[21]
.sym 58706 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[22]
.sym 58707 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[23]
.sym 58708 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[24]
.sym 58713 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[14]
.sym 58715 $PACKER_VCC_NET
.sym 58717 uut.cpu_I.decoded_imm_j[16]
.sym 58720 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[9]
.sym 58721 uut.cpu_I.decoded_imm_j[15]
.sym 58724 uut.cpu_I.reg_pc[16]
.sym 58727 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[15]
.sym 58728 uut.cpu_I.instr_jal
.sym 58732 uut.cpu_I.instr_jal
.sym 58733 $auto$alumacc.cc:474:replace_alu$5149.C[3]
.sym 58734 uut.cpu_I.decoded_imm_j[13]
.sym 58735 uut.cpu_I.decoded_imm_j[18]
.sym 58736 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[18]
.sym 58742 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[9]
.sym 58744 $auto$alumacc.cc:474:replace_alu$5149.C[3]
.sym 58746 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[5]
.sym 58753 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[3]
.sym 58754 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[8]
.sym 58755 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[6]
.sym 58756 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[4]
.sym 58772 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[7]
.sym 58774 $nextpnr_ICESTORM_LC_2$O
.sym 58777 $auto$alumacc.cc:474:replace_alu$5149.C[3]
.sym 58780 $auto$alumacc.cc:474:replace_alu$5149.C[4]
.sym 58782 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[3]
.sym 58786 $auto$alumacc.cc:474:replace_alu$5149.C[5]
.sym 58788 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[4]
.sym 58790 $auto$alumacc.cc:474:replace_alu$5149.C[4]
.sym 58792 $auto$alumacc.cc:474:replace_alu$5149.C[6]
.sym 58794 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[5]
.sym 58796 $auto$alumacc.cc:474:replace_alu$5149.C[5]
.sym 58798 $auto$alumacc.cc:474:replace_alu$5149.C[7]
.sym 58801 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[6]
.sym 58802 $auto$alumacc.cc:474:replace_alu$5149.C[6]
.sym 58804 $auto$alumacc.cc:474:replace_alu$5149.C[8]
.sym 58807 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[7]
.sym 58808 $auto$alumacc.cc:474:replace_alu$5149.C[7]
.sym 58810 $auto$alumacc.cc:474:replace_alu$5149.C[9]
.sym 58812 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[8]
.sym 58814 $auto$alumacc.cc:474:replace_alu$5149.C[8]
.sym 58816 $auto$alumacc.cc:474:replace_alu$5149.C[10]
.sym 58818 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[9]
.sym 58820 $auto$alumacc.cc:474:replace_alu$5149.C[9]
.sym 58824 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[25]
.sym 58825 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[26]
.sym 58826 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[27]
.sym 58827 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[28]
.sym 58828 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[29]
.sym 58829 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[30]
.sym 58830 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[31]
.sym 58831 $abc$24495$new_n3423_
.sym 58836 uut.cpu_I.reg_pc[16]
.sym 58839 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[20]
.sym 58840 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[16]
.sym 58843 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[18]
.sym 58847 uut.cpu_I.latched_store
.sym 58849 uut.cpu_I.decoder_trigger
.sym 58850 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[15]
.sym 58852 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[11]
.sym 58854 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[22]
.sym 58856 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[10]
.sym 58857 uut.cpu_I.decoder_trigger
.sym 58859 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[9]
.sym 58860 $auto$alumacc.cc:474:replace_alu$5149.C[10]
.sym 58865 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[15]
.sym 58868 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[16]
.sym 58873 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[17]
.sym 58874 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[12]
.sym 58878 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[11]
.sym 58881 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[10]
.sym 58888 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[13]
.sym 58892 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[14]
.sym 58897 $auto$alumacc.cc:474:replace_alu$5149.C[11]
.sym 58900 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[10]
.sym 58901 $auto$alumacc.cc:474:replace_alu$5149.C[10]
.sym 58903 $auto$alumacc.cc:474:replace_alu$5149.C[12]
.sym 58905 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[11]
.sym 58907 $auto$alumacc.cc:474:replace_alu$5149.C[11]
.sym 58909 $auto$alumacc.cc:474:replace_alu$5149.C[13]
.sym 58912 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[12]
.sym 58913 $auto$alumacc.cc:474:replace_alu$5149.C[12]
.sym 58915 $auto$alumacc.cc:474:replace_alu$5149.C[14]
.sym 58918 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[13]
.sym 58919 $auto$alumacc.cc:474:replace_alu$5149.C[13]
.sym 58921 $auto$alumacc.cc:474:replace_alu$5149.C[15]
.sym 58924 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[14]
.sym 58925 $auto$alumacc.cc:474:replace_alu$5149.C[14]
.sym 58927 $auto$alumacc.cc:474:replace_alu$5149.C[16]
.sym 58929 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[15]
.sym 58931 $auto$alumacc.cc:474:replace_alu$5149.C[15]
.sym 58933 $auto$alumacc.cc:474:replace_alu$5149.C[17]
.sym 58935 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[16]
.sym 58937 $auto$alumacc.cc:474:replace_alu$5149.C[16]
.sym 58939 $auto$alumacc.cc:474:replace_alu$5149.C[18]
.sym 58942 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[17]
.sym 58943 $auto$alumacc.cc:474:replace_alu$5149.C[17]
.sym 58947 $abc$24495$new_n3437_
.sym 58948 $abc$24495$new_n3431_
.sym 58949 $abc$24495$new_n3435_
.sym 58950 $abc$24495$new_n3427_
.sym 58951 $abc$24495$new_n3425_
.sym 58952 $abc$24495$new_n3429_
.sym 58953 uut.cpu_I.reg_next_pc[29]
.sym 58954 $abc$24495$new_n3433_
.sym 58959 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[17]
.sym 58961 $PACKER_GND_NET
.sym 58962 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[28]
.sym 58965 uut.cpu_I.decoded_imm_j[28]
.sym 58969 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[15]
.sym 58974 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[22]
.sym 58975 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[21]
.sym 58977 uut.cpu_I.latched_branch
.sym 58983 $auto$alumacc.cc:474:replace_alu$5149.C[18]
.sym 58997 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[23]
.sym 59002 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[25]
.sym 59003 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[22]
.sym 59004 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[21]
.sym 59007 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[24]
.sym 59010 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[18]
.sym 59011 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[20]
.sym 59019 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[19]
.sym 59020 $auto$alumacc.cc:474:replace_alu$5149.C[19]
.sym 59023 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[18]
.sym 59024 $auto$alumacc.cc:474:replace_alu$5149.C[18]
.sym 59026 $auto$alumacc.cc:474:replace_alu$5149.C[20]
.sym 59028 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[19]
.sym 59030 $auto$alumacc.cc:474:replace_alu$5149.C[19]
.sym 59032 $auto$alumacc.cc:474:replace_alu$5149.C[21]
.sym 59034 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[20]
.sym 59036 $auto$alumacc.cc:474:replace_alu$5149.C[20]
.sym 59038 $auto$alumacc.cc:474:replace_alu$5149.C[22]
.sym 59040 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[21]
.sym 59042 $auto$alumacc.cc:474:replace_alu$5149.C[21]
.sym 59044 $auto$alumacc.cc:474:replace_alu$5149.C[23]
.sym 59047 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[22]
.sym 59048 $auto$alumacc.cc:474:replace_alu$5149.C[22]
.sym 59050 $auto$alumacc.cc:474:replace_alu$5149.C[24]
.sym 59052 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[23]
.sym 59054 $auto$alumacc.cc:474:replace_alu$5149.C[23]
.sym 59056 $auto$alumacc.cc:474:replace_alu$5149.C[25]
.sym 59058 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[24]
.sym 59060 $auto$alumacc.cc:474:replace_alu$5149.C[24]
.sym 59062 $auto$alumacc.cc:474:replace_alu$5149.C[26]
.sym 59065 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[25]
.sym 59066 $auto$alumacc.cc:474:replace_alu$5149.C[25]
.sym 59070 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[21]
.sym 59071 $abc$24495$new_n3411_
.sym 59072 uut.cpu_I.reg_next_pc[21]
.sym 59073 uut.cpu_I.reg_next_pc[22]
.sym 59074 uut.cpu_I.reg_next_pc[27]
.sym 59075 $abc$24495$new_n3419_
.sym 59076 uut.cpu_I.reg_next_pc[26]
.sym 59077 $abc$24495$new_n3417_
.sym 59085 uut.cpu_I.latched_branch
.sym 59086 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[30]
.sym 59087 $PACKER_VCC_NET
.sym 59090 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[25]
.sym 59097 uut.cpu_I.latched_store
.sym 59100 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[22]
.sym 59106 $auto$alumacc.cc:474:replace_alu$5149.C[26]
.sym 59114 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[26]
.sym 59115 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[31]
.sym 59119 uut.cpu_I.decoder_trigger
.sym 59122 uut.cpu_I.latched_store
.sym 59123 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[27]
.sym 59125 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[18]
.sym 59130 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[21]_new_inv_
.sym 59134 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[30]
.sym 59136 $abc$24495$new_n3411_
.sym 59137 uut.cpu_I.latched_branch
.sym 59138 uut.cpu_I.reg_next_pc[22]
.sym 59140 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[28]
.sym 59142 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[29]
.sym 59143 $auto$alumacc.cc:474:replace_alu$5149.C[27]
.sym 59145 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[26]
.sym 59147 $auto$alumacc.cc:474:replace_alu$5149.C[26]
.sym 59149 $auto$alumacc.cc:474:replace_alu$5149.C[28]
.sym 59152 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[27]
.sym 59153 $auto$alumacc.cc:474:replace_alu$5149.C[27]
.sym 59155 $auto$alumacc.cc:474:replace_alu$5149.C[29]
.sym 59158 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[28]
.sym 59159 $auto$alumacc.cc:474:replace_alu$5149.C[28]
.sym 59161 $auto$alumacc.cc:474:replace_alu$5149.C[30]
.sym 59163 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[29]
.sym 59165 $auto$alumacc.cc:474:replace_alu$5149.C[29]
.sym 59167 $auto$alumacc.cc:474:replace_alu$5149.C[31]
.sym 59169 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[30]
.sym 59171 $auto$alumacc.cc:474:replace_alu$5149.C[30]
.sym 59175 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[31]
.sym 59177 $auto$alumacc.cc:474:replace_alu$5149.C[31]
.sym 59180 $abc$24495$new_n3411_
.sym 59181 uut.cpu_I.decoder_trigger
.sym 59183 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[18]
.sym 59186 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[21]_new_inv_
.sym 59187 uut.cpu_I.reg_next_pc[22]
.sym 59188 uut.cpu_I.latched_branch
.sym 59189 uut.cpu_I.latched_store
.sym 59190 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431_$glb_ce
.sym 59191 clk24_$glb_clk
.sym 59192 reset_$glb_sr
.sym 59210 $PACKER_VCC_NET
.sym 59212 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[21]
.sym 59215 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[20]_new_inv_
.sym 59224 uut.cpu_I.instr_jal
.sym 59228 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[18]
.sym 59579 $PACKER_VCC_NET
.sym 59591 $PACKER_GND_NET
.sym 60063 $PACKER_VCC_NET
.sym 60069 $PACKER_VCC_NET
.sym 60084 $PACKER_GND_NET
.sym 60365 $PACKER_GND_NET
.sym 60374 tx$SB_IO_OUT
.sym 60385 tx$SB_IO_OUT
.sym 60432 $PACKER_GND_NET
.sym 60433 uut.wboot[2]
.sym 60527 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[4]
.sym 60528 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[5]
.sym 60530 uut.pt.comp[2]
.sym 60531 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[7]
.sym 60537 uut.uwbb.sbdati[1]
.sym 60542 uut.uwbb.sbadri[3]
.sym 60547 uut.wboot[0]
.sym 60562 spkr$SB_IO_OUT
.sym 60567 uut.mem_wdata[8]
.sym 60575 uut.pt.comp[4]
.sym 60577 uut.pt.comp[7]
.sym 60579 uut.pt.comp[6]
.sym 60580 uut.pt.comp[2]
.sym 60581 uut.pt.comp[9]
.sym 60586 uut.pt.comp[12]
.sym 60588 uut.pt.comp[8]
.sym 60590 uut.pt.comp[15]
.sym 60592 uut.pt.comp[11]
.sym 60607 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[5]
.sym 60609 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[7]
.sym 60610 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[8]
.sym 60611 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[9]
.sym 60614 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[4]
.sym 60615 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18306
.sym 60616 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[6]
.sym 60617 $abc$24495$auto$rtlil.cc:1863:Or$5128
.sym 60618 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 60624 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[12]
.sym 60630 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[15]
.sym 60638 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 60640 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[15]
.sym 60643 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[4]
.sym 60645 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 60650 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 60652 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[7]
.sym 60655 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 60657 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[6]
.sym 60662 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[9]
.sym 60664 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 60667 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 60669 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[5]
.sym 60674 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 60675 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[12]
.sym 60680 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[8]
.sym 60681 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 60683 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18306
.sym 60684 clk24_$glb_clk
.sym 60685 $abc$24495$auto$rtlil.cc:1863:Or$5128
.sym 60686 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[12]
.sym 60687 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[9]
.sym 60688 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[8]
.sym 60689 uut.pt.comp[11]
.sym 60690 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[5]
.sym 60691 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[3]
.sym 60692 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[15]
.sym 60693 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[6]
.sym 60700 uut.pt.comp[5]
.sym 60701 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18306
.sym 60704 uut.mem_addr[4]
.sym 60706 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18306
.sym 60708 $abc$24495$auto$rtlil.cc:1863:Or$5128
.sym 60710 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9479[0]_new_inv_
.sym 60712 uut.pt.counter[8]
.sym 60713 uut.mem_wdata[7]
.sym 60716 uut.mem_wdata[21]
.sym 60720 uut.mem_wdata[23]
.sym 60721 uut.mem_addr[11]
.sym 60728 $PACKER_VCC_NET
.sym 60729 uut.pt.comp[7]
.sym 60730 uut.pt.comp[6]
.sym 60731 uut.pt.comp[9]
.sym 60736 uut.pt.comp[4]
.sym 60738 uut.pt.comp[2]
.sym 60740 uut.pt.comp[5]
.sym 60742 uut.pt.comp[8]
.sym 60747 uut.pt.comp[3]
.sym 60759 $nextpnr_ICESTORM_LC_9$O
.sym 60762 uut.pt.comp[2]
.sym 60765 $auto$alumacc.cc:474:replace_alu$5187.C[4]
.sym 60767 uut.pt.comp[3]
.sym 60768 $PACKER_VCC_NET
.sym 60771 $auto$alumacc.cc:474:replace_alu$5187.C[5]
.sym 60773 $PACKER_VCC_NET
.sym 60774 uut.pt.comp[4]
.sym 60775 $auto$alumacc.cc:474:replace_alu$5187.C[4]
.sym 60777 $auto$alumacc.cc:474:replace_alu$5187.C[6]
.sym 60779 uut.pt.comp[5]
.sym 60781 $auto$alumacc.cc:474:replace_alu$5187.C[5]
.sym 60783 $auto$alumacc.cc:474:replace_alu$5187.C[7]
.sym 60785 uut.pt.comp[6]
.sym 60787 $auto$alumacc.cc:474:replace_alu$5187.C[6]
.sym 60789 $auto$alumacc.cc:474:replace_alu$5187.C[8]
.sym 60791 uut.pt.comp[7]
.sym 60792 $PACKER_VCC_NET
.sym 60793 $auto$alumacc.cc:474:replace_alu$5187.C[7]
.sym 60795 $auto$alumacc.cc:474:replace_alu$5187.C[9]
.sym 60797 $PACKER_VCC_NET
.sym 60798 uut.pt.comp[8]
.sym 60799 $auto$alumacc.cc:474:replace_alu$5187.C[8]
.sym 60801 $auto$alumacc.cc:474:replace_alu$5187.C[10]
.sym 60803 uut.pt.comp[9]
.sym 60804 $PACKER_VCC_NET
.sym 60805 $auto$alumacc.cc:474:replace_alu$5187.C[9]
.sym 60809 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[2]
.sym 60810 $auto$alumacc.cc:474:replace_alu$5115.C[1]
.sym 60811 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[12]
.sym 60812 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[11]
.sym 60813 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[10]
.sym 60814 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 60815 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[13]
.sym 60816 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[8]
.sym 60818 uut.mem_addr[4]
.sym 60819 uut.mem_addr[4]
.sym 60823 uut.uwbb.sbdato_1[3]
.sym 60824 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15638
.sym 60825 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431
.sym 60827 key_m$SB_IO_IN
.sym 60831 uut.uwbb.sbdato_1[4]
.sym 60834 uut.mem_wdata[31]
.sym 60836 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 60840 uut.pt.counter[19]
.sym 60844 uut.mem_wdata[15]
.sym 60845 $auto$alumacc.cc:474:replace_alu$5187.C[10]
.sym 60851 uut.pt.comp[13]
.sym 60852 uut.pt.comp[17]
.sym 60853 uut.pt.comp[11]
.sym 60862 uut.pt.comp[16]
.sym 60863 uut.pt.comp[12]
.sym 60864 uut.pt.comp[14]
.sym 60865 uut.pt.comp[10]
.sym 60866 $PACKER_VCC_NET
.sym 60867 uut.pt.comp[15]
.sym 60874 $PACKER_VCC_NET
.sym 60882 $auto$alumacc.cc:474:replace_alu$5187.C[11]
.sym 60884 $PACKER_VCC_NET
.sym 60885 uut.pt.comp[10]
.sym 60886 $auto$alumacc.cc:474:replace_alu$5187.C[10]
.sym 60888 $auto$alumacc.cc:474:replace_alu$5187.C[12]
.sym 60890 $PACKER_VCC_NET
.sym 60891 uut.pt.comp[11]
.sym 60892 $auto$alumacc.cc:474:replace_alu$5187.C[11]
.sym 60894 $auto$alumacc.cc:474:replace_alu$5187.C[13]
.sym 60896 $PACKER_VCC_NET
.sym 60897 uut.pt.comp[12]
.sym 60898 $auto$alumacc.cc:474:replace_alu$5187.C[12]
.sym 60900 $auto$alumacc.cc:474:replace_alu$5187.C[14]
.sym 60902 $PACKER_VCC_NET
.sym 60903 uut.pt.comp[13]
.sym 60904 $auto$alumacc.cc:474:replace_alu$5187.C[13]
.sym 60906 $auto$alumacc.cc:474:replace_alu$5187.C[15]
.sym 60908 uut.pt.comp[14]
.sym 60909 $PACKER_VCC_NET
.sym 60910 $auto$alumacc.cc:474:replace_alu$5187.C[14]
.sym 60912 $auto$alumacc.cc:474:replace_alu$5187.C[16]
.sym 60914 $PACKER_VCC_NET
.sym 60915 uut.pt.comp[15]
.sym 60916 $auto$alumacc.cc:474:replace_alu$5187.C[15]
.sym 60918 $auto$alumacc.cc:474:replace_alu$5187.C[17]
.sym 60920 uut.pt.comp[16]
.sym 60921 $PACKER_VCC_NET
.sym 60922 $auto$alumacc.cc:474:replace_alu$5187.C[16]
.sym 60924 $auto$alumacc.cc:474:replace_alu$5187.C[18]
.sym 60926 uut.pt.comp[17]
.sym 60927 $PACKER_VCC_NET
.sym 60928 $auto$alumacc.cc:474:replace_alu$5187.C[17]
.sym 60932 uut.pt.comp[0]
.sym 60933 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[0]
.sym 60934 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[18]
.sym 60935 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[19]
.sym 60936 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[21]
.sym 60937 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[19]
.sym 60938 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[16]
.sym 60939 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[20]
.sym 60942 uut.mem_addr[5]
.sym 60946 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[14]
.sym 60949 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[8]
.sym 60951 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[2]
.sym 60955 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[12]
.sym 60957 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 60959 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18306
.sym 60962 uut.pt.counter[5]
.sym 60963 uut.mem_addr[8]
.sym 60964 uut.pt.counter[15]
.sym 60965 uut.mem_addr[11]
.sym 60966 uut.mem_wdata[7]
.sym 60967 uut.mem_addr[10]
.sym 60968 $auto$alumacc.cc:474:replace_alu$5187.C[18]
.sym 60974 uut.pt.comp[22]
.sym 60981 uut.pt.comp[23]
.sym 60983 uut.pt.comp[24]
.sym 60985 uut.pt.comp[20]
.sym 60986 uut.pt.comp[18]
.sym 60988 uut.pt.comp[19]
.sym 60990 $PACKER_VCC_NET
.sym 60992 uut.pt.comp[21]
.sym 60994 uut.pt.comp[25]
.sym 60998 $PACKER_VCC_NET
.sym 61005 $auto$alumacc.cc:474:replace_alu$5187.C[19]
.sym 61007 $PACKER_VCC_NET
.sym 61008 uut.pt.comp[18]
.sym 61009 $auto$alumacc.cc:474:replace_alu$5187.C[18]
.sym 61011 $auto$alumacc.cc:474:replace_alu$5187.C[20]
.sym 61013 uut.pt.comp[19]
.sym 61014 $PACKER_VCC_NET
.sym 61015 $auto$alumacc.cc:474:replace_alu$5187.C[19]
.sym 61017 $auto$alumacc.cc:474:replace_alu$5187.C[21]
.sym 61019 uut.pt.comp[20]
.sym 61020 $PACKER_VCC_NET
.sym 61021 $auto$alumacc.cc:474:replace_alu$5187.C[20]
.sym 61023 $auto$alumacc.cc:474:replace_alu$5187.C[22]
.sym 61025 $PACKER_VCC_NET
.sym 61026 uut.pt.comp[21]
.sym 61027 $auto$alumacc.cc:474:replace_alu$5187.C[21]
.sym 61029 $auto$alumacc.cc:474:replace_alu$5187.C[23]
.sym 61031 uut.pt.comp[22]
.sym 61032 $PACKER_VCC_NET
.sym 61033 $auto$alumacc.cc:474:replace_alu$5187.C[22]
.sym 61035 $auto$alumacc.cc:474:replace_alu$5187.C[24]
.sym 61037 $PACKER_VCC_NET
.sym 61038 uut.pt.comp[23]
.sym 61039 $auto$alumacc.cc:474:replace_alu$5187.C[23]
.sym 61041 $auto$alumacc.cc:474:replace_alu$5187.C[25]
.sym 61043 uut.pt.comp[24]
.sym 61044 $PACKER_VCC_NET
.sym 61045 $auto$alumacc.cc:474:replace_alu$5187.C[24]
.sym 61047 $auto$alumacc.cc:474:replace_alu$5187.C[26]
.sym 61049 $PACKER_VCC_NET
.sym 61050 uut.pt.comp[25]
.sym 61051 $auto$alumacc.cc:474:replace_alu$5187.C[25]
.sym 61055 uut.cpu_I.latched_rd[0]
.sym 61056 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[27]
.sym 61057 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[25]
.sym 61058 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[28]
.sym 61059 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[30]
.sym 61060 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[26]
.sym 61061 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[29]
.sym 61062 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[24]
.sym 61066 uut.cpu_I.is_sb_sh_sw
.sym 61069 uut.pt.comp[21]
.sym 61071 uut.mem_addr[2]
.sym 61074 uut.rom_do[12]
.sym 61079 uut.mem_wdata[3]
.sym 61080 uut.pt.comp[16]
.sym 61082 $abc$24495$auto$rtlil.cc:1969:NotGate$24363
.sym 61083 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[20]
.sym 61085 uut.mem_wdata[22]
.sym 61086 uut.cnt[21]
.sym 61087 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[11]
.sym 61089 uut.cpu_I.mem_do_prefetch
.sym 61090 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[27]
.sym 61091 $auto$alumacc.cc:474:replace_alu$5187.C[26]
.sym 61098 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18306
.sym 61099 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[29]
.sym 61100 $abc$24495$auto$rtlil.cc:1863:Or$5128
.sym 61105 uut.pt.comp[30]
.sym 61109 uut.pt.comp[29]
.sym 61110 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 61114 $PACKER_VCC_NET
.sym 61115 uut.pt.comp[28]
.sym 61119 uut.pt.comp[27]
.sym 61120 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[26]
.sym 61121 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[27]
.sym 61122 $PACKER_VCC_NET
.sym 61126 uut.pt.comp[26]
.sym 61128 $auto$alumacc.cc:474:replace_alu$5187.C[27]
.sym 61130 uut.pt.comp[26]
.sym 61131 $PACKER_VCC_NET
.sym 61132 $auto$alumacc.cc:474:replace_alu$5187.C[26]
.sym 61134 $auto$alumacc.cc:474:replace_alu$5187.C[28]
.sym 61136 $PACKER_VCC_NET
.sym 61137 uut.pt.comp[27]
.sym 61138 $auto$alumacc.cc:474:replace_alu$5187.C[27]
.sym 61140 $auto$alumacc.cc:474:replace_alu$5187.C[29]
.sym 61142 uut.pt.comp[28]
.sym 61143 $PACKER_VCC_NET
.sym 61144 $auto$alumacc.cc:474:replace_alu$5187.C[28]
.sym 61146 $auto$alumacc.cc:474:replace_alu$5187.C[30]
.sym 61148 uut.pt.comp[29]
.sym 61149 $PACKER_VCC_NET
.sym 61150 $auto$alumacc.cc:474:replace_alu$5187.C[29]
.sym 61153 uut.pt.comp[30]
.sym 61155 $PACKER_VCC_NET
.sym 61156 $auto$alumacc.cc:474:replace_alu$5187.C[30]
.sym 61159 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[29]
.sym 61161 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 61166 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[26]
.sym 61168 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 61173 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 61174 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[27]
.sym 61175 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18306
.sym 61176 clk24_$glb_clk
.sym 61177 $abc$24495$auto$rtlil.cc:1863:Or$5128
.sym 61178 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[20]
.sym 61179 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[22]
.sym 61180 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[11]
.sym 61181 uut.cpu_I.mem_do_prefetch
.sym 61182 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18614
.sym 61183 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[15]
.sym 61185 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[19]
.sym 61190 uut.rom_do[8]
.sym 61192 uut.pt.comp[29]
.sym 61194 uut.pt.comp[24]
.sym 61196 uut.pt.comp[28]
.sym 61197 uut.cpu_I.latched_rd[0]
.sym 61198 uut.mem_addr[6]
.sym 61201 uut.pt.comp[30]
.sym 61202 uut.tone_div[6]
.sym 61203 uut.pt.counter[8]
.sym 61204 uut.cnt[20]
.sym 61205 uut.mem_wdata[7]
.sym 61207 uut.tone_div[2]
.sym 61209 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20368
.sym 61211 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[15]
.sym 61212 uut.mem_wdata[21]
.sym 61213 key_l$SB_IO_IN
.sym 61220 uut.tone_div[6]
.sym 61223 uut.tone_div[2]
.sym 61227 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 61230 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18162
.sym 61232 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[7]
.sym 61233 uut.tone_div[4]
.sym 61235 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[15]
.sym 61236 uut.pt.counter[15]
.sym 61237 $abc$24495$techmap\uut.$add$system.v:162$42_Y[21]
.sym 61238 uut.mem_wdata[21]
.sym 61239 uut.pt.counter[4]
.sym 61240 uut.pt.counter[5]
.sym 61241 uut.pt.counter[6]
.sym 61242 uut.pt.counter[7]
.sym 61243 uut.tone_div[26]
.sym 61244 $abc$24495$techmap\uut.$add$system.v:162$42_Y[20]
.sym 61245 uut.pt.counter[2]
.sym 61246 uut.pt.counter[26]
.sym 61247 uut.tone_div[20]
.sym 61248 uut.pt.counter[20]
.sym 61249 uut.mem_wdata[20]
.sym 61250 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[5]
.sym 61253 uut.tone_div[6]
.sym 61258 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 61260 uut.mem_wdata[21]
.sym 61261 $abc$24495$techmap\uut.$add$system.v:162$42_Y[21]
.sym 61264 uut.pt.counter[20]
.sym 61265 uut.tone_div[20]
.sym 61266 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[15]
.sym 61267 uut.pt.counter[15]
.sym 61270 uut.pt.counter[5]
.sym 61271 uut.pt.counter[6]
.sym 61272 uut.tone_div[6]
.sym 61273 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[5]
.sym 61278 uut.tone_div[2]
.sym 61282 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 61283 $abc$24495$techmap\uut.$add$system.v:162$42_Y[20]
.sym 61284 uut.mem_wdata[20]
.sym 61288 uut.pt.counter[4]
.sym 61289 uut.pt.counter[2]
.sym 61290 uut.tone_div[2]
.sym 61291 uut.tone_div[4]
.sym 61294 uut.pt.counter[7]
.sym 61295 uut.pt.counter[26]
.sym 61296 uut.tone_div[26]
.sym 61297 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[7]
.sym 61298 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18162
.sym 61299 clk24_$glb_clk
.sym 61303 uut.pt.counter[2]
.sym 61304 uut.pt.counter[3]
.sym 61305 uut.pt.counter[4]
.sym 61306 uut.pt.counter[5]
.sym 61307 uut.pt.counter[6]
.sym 61308 uut.pt.counter[7]
.sym 61312 uut.mem_addr[6]
.sym 61316 uut.cpu_I.mem_do_prefetch
.sym 61319 uut.pt.counter[1]
.sym 61321 $PACKER_GND_NET
.sym 61324 $PACKER_GND_NET
.sym 61326 uut.mem_wdata[15]
.sym 61327 uut.cpu_I.mem_do_prefetch
.sym 61328 uut.mem_wdata[7]
.sym 61330 uut.mem_wdata[31]
.sym 61332 uut.pt.counter[19]
.sym 61334 uut.pt.counter[20]
.sym 61335 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[19]
.sym 61342 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[4]
.sym 61345 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[1]
.sym 61346 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[2]
.sym 61348 uut.pt.counter[0]
.sym 61350 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[6]
.sym 61352 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[5]
.sym 61354 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[0]
.sym 61355 uut.pt.counter[1]
.sym 61357 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[3]
.sym 61361 uut.pt.counter[3]
.sym 61364 uut.pt.counter[6]
.sym 61366 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[7]
.sym 61368 uut.pt.counter[2]
.sym 61370 uut.pt.counter[4]
.sym 61371 uut.pt.counter[5]
.sym 61373 uut.pt.counter[7]
.sym 61374 $auto$alumacc.cc:474:replace_alu$5120.C[1]
.sym 61376 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[0]
.sym 61377 uut.pt.counter[0]
.sym 61380 $auto$alumacc.cc:474:replace_alu$5120.C[2]
.sym 61382 uut.pt.counter[1]
.sym 61383 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[1]
.sym 61386 $auto$alumacc.cc:474:replace_alu$5120.C[3]
.sym 61388 uut.pt.counter[2]
.sym 61389 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[2]
.sym 61392 $auto$alumacc.cc:474:replace_alu$5120.C[4]
.sym 61394 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[3]
.sym 61395 uut.pt.counter[3]
.sym 61398 $auto$alumacc.cc:474:replace_alu$5120.C[5]
.sym 61400 uut.pt.counter[4]
.sym 61401 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[4]
.sym 61404 $auto$alumacc.cc:474:replace_alu$5120.C[6]
.sym 61406 uut.pt.counter[5]
.sym 61407 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[5]
.sym 61410 $auto$alumacc.cc:474:replace_alu$5120.C[7]
.sym 61412 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[6]
.sym 61413 uut.pt.counter[6]
.sym 61416 $auto$alumacc.cc:474:replace_alu$5120.C[8]
.sym 61418 uut.pt.counter[7]
.sym 61419 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[7]
.sym 61424 uut.pt.counter[8]
.sym 61425 uut.pt.counter[9]
.sym 61426 uut.pt.counter[10]
.sym 61427 uut.pt.counter[11]
.sym 61428 uut.pt.counter[12]
.sym 61429 uut.pt.counter[13]
.sym 61430 uut.pt.counter[14]
.sym 61431 uut.pt.counter[15]
.sym 61435 uut.mem_addr[7]
.sym 61438 uut.cpu_I.decoded_imm_j[18]
.sym 61439 uut.pt.counter[3]
.sym 61443 uut.mem_wdata[8]
.sym 61448 uut.pt.counter[22]
.sym 61449 uut.pt.counter[24]
.sym 61450 uut.mem_addr[8]
.sym 61451 uut.pt.counter[25]
.sym 61452 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[25]
.sym 61454 uut.pt.counter[5]
.sym 61455 uut.pt.counter[15]
.sym 61457 uut.pt.counter[28]
.sym 61459 uut.pt.counter[29]
.sym 61460 $auto$alumacc.cc:474:replace_alu$5120.C[8]
.sym 61466 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[9]
.sym 61468 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[10]
.sym 61470 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[12]
.sym 61475 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[14]
.sym 61476 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[8]
.sym 61478 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[13]
.sym 61481 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[15]
.sym 61483 uut.pt.counter[10]
.sym 61484 uut.pt.counter[11]
.sym 61485 uut.pt.counter[12]
.sym 61486 uut.pt.counter[13]
.sym 61487 uut.pt.counter[14]
.sym 61488 uut.pt.counter[15]
.sym 61489 uut.pt.counter[8]
.sym 61490 uut.pt.counter[9]
.sym 61496 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[11]
.sym 61497 $auto$alumacc.cc:474:replace_alu$5120.C[9]
.sym 61499 uut.pt.counter[8]
.sym 61500 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[8]
.sym 61503 $auto$alumacc.cc:474:replace_alu$5120.C[10]
.sym 61505 uut.pt.counter[9]
.sym 61506 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[9]
.sym 61509 $auto$alumacc.cc:474:replace_alu$5120.C[11]
.sym 61511 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[10]
.sym 61512 uut.pt.counter[10]
.sym 61515 $auto$alumacc.cc:474:replace_alu$5120.C[12]
.sym 61517 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[11]
.sym 61518 uut.pt.counter[11]
.sym 61521 $auto$alumacc.cc:474:replace_alu$5120.C[13]
.sym 61523 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[12]
.sym 61524 uut.pt.counter[12]
.sym 61527 $auto$alumacc.cc:474:replace_alu$5120.C[14]
.sym 61529 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[13]
.sym 61530 uut.pt.counter[13]
.sym 61533 $auto$alumacc.cc:474:replace_alu$5120.C[15]
.sym 61535 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[14]
.sym 61536 uut.pt.counter[14]
.sym 61539 $auto$alumacc.cc:474:replace_alu$5120.C[16]
.sym 61541 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[15]
.sym 61542 uut.pt.counter[15]
.sym 61547 uut.pt.counter[16]
.sym 61548 uut.pt.counter[17]
.sym 61549 uut.pt.counter[18]
.sym 61550 uut.pt.counter[19]
.sym 61551 uut.pt.counter[20]
.sym 61552 uut.pt.counter[21]
.sym 61553 uut.pt.counter[22]
.sym 61554 uut.pt.counter[23]
.sym 61558 uut.cpu_I.decoder_trigger
.sym 61562 uut.pt.counter[11]
.sym 61569 uut.cpu_I.mem_do_rinst
.sym 61571 uut.cpu_I.mem_rdata_q[28]
.sym 61572 uut.cpu_I.mem_rdata_q[31]
.sym 61573 uut.cpu_I.decoded_imm_j[2]
.sym 61574 $abc$24495$auto$rtlil.cc:1969:NotGate$24363
.sym 61575 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[20]
.sym 61576 uut.mem_wdata[22]
.sym 61577 uut.cpu_I.mem_do_prefetch
.sym 61578 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[27]
.sym 61579 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 61580 uut.mem_wdata[15]
.sym 61581 $abc$24495$new_n2388_
.sym 61582 uut.mem_wdata[3]
.sym 61583 $auto$alumacc.cc:474:replace_alu$5120.C[16]
.sym 61596 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[23]
.sym 61597 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[21]
.sym 61599 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[17]
.sym 61601 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[20]
.sym 61604 uut.pt.counter[16]
.sym 61605 uut.pt.counter[17]
.sym 61607 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[19]
.sym 61609 uut.pt.counter[21]
.sym 61610 uut.pt.counter[22]
.sym 61612 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[22]
.sym 61613 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[18]
.sym 61614 uut.pt.counter[18]
.sym 61615 uut.pt.counter[19]
.sym 61616 uut.pt.counter[20]
.sym 61618 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[16]
.sym 61619 uut.pt.counter[23]
.sym 61620 $auto$alumacc.cc:474:replace_alu$5120.C[17]
.sym 61622 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[16]
.sym 61623 uut.pt.counter[16]
.sym 61626 $auto$alumacc.cc:474:replace_alu$5120.C[18]
.sym 61628 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[17]
.sym 61629 uut.pt.counter[17]
.sym 61632 $auto$alumacc.cc:474:replace_alu$5120.C[19]
.sym 61634 uut.pt.counter[18]
.sym 61635 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[18]
.sym 61638 $auto$alumacc.cc:474:replace_alu$5120.C[20]
.sym 61640 uut.pt.counter[19]
.sym 61641 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[19]
.sym 61644 $auto$alumacc.cc:474:replace_alu$5120.C[21]
.sym 61646 uut.pt.counter[20]
.sym 61647 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[20]
.sym 61650 $auto$alumacc.cc:474:replace_alu$5120.C[22]
.sym 61652 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[21]
.sym 61653 uut.pt.counter[21]
.sym 61656 $auto$alumacc.cc:474:replace_alu$5120.C[23]
.sym 61658 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[22]
.sym 61659 uut.pt.counter[22]
.sym 61662 $auto$alumacc.cc:474:replace_alu$5120.C[24]
.sym 61664 uut.pt.counter[23]
.sym 61665 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[23]
.sym 61670 uut.pt.counter[24]
.sym 61671 uut.pt.counter[25]
.sym 61672 uut.pt.counter[26]
.sym 61673 uut.pt.counter[27]
.sym 61674 uut.pt.counter[28]
.sym 61675 uut.pt.counter[29]
.sym 61676 uut.pt.counter[30]
.sym 61677 uut.cpu_I.mem_la_wdata[10]
.sym 61683 uut.mem_addr[6]
.sym 61685 uut.pt.counter[19]
.sym 61686 uut.mem_addr[4]
.sym 61687 uut.pt.counter[23]
.sym 61689 uut.rom_do[25]
.sym 61693 uut.pt.counter[18]
.sym 61694 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 61695 uut.cpu_I.mem_la_wdata[0]
.sym 61696 uut.cpu_I.latched_branch
.sym 61698 uut.mem_wdata[8]
.sym 61699 uut.cpu_I.decoded_imm[18]
.sym 61700 uut.cpu_I.mem_la_wdata[2]
.sym 61701 uut.mem_wdata[7]
.sym 61702 uut.cpu_I.decoded_imm_j[8]
.sym 61703 uut.mem_wdata[21]
.sym 61704 uut.mem_addr[7]
.sym 61705 uut.cpu_I.decoded_imm[12]
.sym 61706 $auto$alumacc.cc:474:replace_alu$5120.C[24]
.sym 61711 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[26]
.sym 61713 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[24]
.sym 61714 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[28]
.sym 61719 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[30]
.sym 61720 $abc$24495$new_n1924_
.sym 61721 $abc$24495$new_n1937_
.sym 61722 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[29]
.sym 61724 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[25]
.sym 61728 uut.pt.counter[25]
.sym 61730 uut.pt.counter[27]
.sym 61731 uut.pt.counter[28]
.sym 61732 uut.pt.counter[29]
.sym 61733 uut.pt.counter[30]
.sym 61735 uut.pt.counter[24]
.sym 61737 uut.pt.counter[26]
.sym 61738 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[27]
.sym 61739 $abc$24495$new_n1942_
.sym 61743 $auto$alumacc.cc:474:replace_alu$5120.C[25]
.sym 61745 uut.pt.counter[24]
.sym 61746 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[24]
.sym 61749 $auto$alumacc.cc:474:replace_alu$5120.C[26]
.sym 61751 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[25]
.sym 61752 uut.pt.counter[25]
.sym 61755 $auto$alumacc.cc:474:replace_alu$5120.C[27]
.sym 61757 uut.pt.counter[26]
.sym 61758 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[26]
.sym 61761 $auto$alumacc.cc:474:replace_alu$5120.C[28]
.sym 61763 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[27]
.sym 61764 uut.pt.counter[27]
.sym 61767 $auto$alumacc.cc:474:replace_alu$5120.C[29]
.sym 61769 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[28]
.sym 61770 uut.pt.counter[28]
.sym 61773 $auto$alumacc.cc:474:replace_alu$5120.C[30]
.sym 61775 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[29]
.sym 61776 uut.pt.counter[29]
.sym 61779 $abc$24495$auto$alumacc.cc:491:replace_alu$5122[30]
.sym 61781 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[30]
.sym 61782 uut.pt.counter[30]
.sym 61786 $abc$24495$new_n1937_
.sym 61787 $abc$24495$new_n1924_
.sym 61788 $abc$24495$new_n1942_
.sym 61789 $abc$24495$auto$alumacc.cc:491:replace_alu$5122[30]
.sym 61793 uut.mem_wdata[8]
.sym 61794 uut.mem_wdata[24]
.sym 61795 uut.mem_wdata[22]
.sym 61796 uut.cpu_I.mem_la_wdata[8]
.sym 61797 uut.mem_wdata[15]
.sym 61798 uut.mem_wdata[3]
.sym 61799 uut.mem_wdata[31]
.sym 61800 uut.mem_wdata[19]
.sym 61805 $abc$24495$new_n3904_
.sym 61806 uut.pt.counter[30]
.sym 61808 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[6]
.sym 61809 uut.cpu_I.latched_store
.sym 61811 uut.mem_wdata[13]
.sym 61815 uut.rom_do[28]
.sym 61816 uut.cpu_I.reg_out[5]
.sym 61817 uut.cpu_I.decoded_imm[14]
.sym 61818 uut.mem_wdata[15]
.sym 61819 uut.cpu_I.mem_do_prefetch
.sym 61820 uut.cpu_I.latched_branch
.sym 61821 uut.cpu_I.decoded_imm[11]
.sym 61822 uut.mem_wdata[31]
.sym 61823 uut.cpu_I.pcpi_rs2[28]
.sym 61824 uut.cpu_I.mem_do_prefetch
.sym 61825 uut.cpu_I.decoded_imm[18]
.sym 61826 uut.cpu_I.pcpi_rs2[25]
.sym 61827 uut.mem_wdata[7]
.sym 61828 uut.mem_wdata[24]
.sym 61834 uut.cpu_I.mem_rdata_q[29]
.sym 61835 $abc$24495$new_n1959_
.sym 61836 uut.cpu_I.decoded_imm_j[18]
.sym 61837 uut.cpu_I.decoded_imm_j[14]
.sym 61839 uut.cpu_I.decoded_imm_j[13]
.sym 61840 uut.cpu_I.instr_jal
.sym 61841 $abc$24495$techmap\uut.cpu_I.$procmux$3779_CMP_new_inv_
.sym 61842 uut.cpu_I.mem_rdata_q[31]
.sym 61843 uut.cpu_I.mem_rdata_q[28]
.sym 61844 uut.cpu_I.instr_jal
.sym 61845 uut.cpu_I.mem_rdata_q[31]
.sym 61847 $abc$24495$new_n1952_
.sym 61848 $abc$24495$new_n1946_
.sym 61849 $abc$24495$uut.cpu_I.mem_rdata[31]_new_inv_
.sym 61850 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 61851 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 61852 uut.cpu_I.decoded_imm_j[12]
.sym 61853 $abc$24495$new_n2388_
.sym 61854 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 61858 uut.cpu_I.decoded_imm_j[9]
.sym 61859 $abc$24495$new_n1955_
.sym 61861 uut.cpu_I.is_sb_sh_sw
.sym 61862 uut.cpu_I.decoded_imm_j[8]
.sym 61863 $abc$24495$new_n1957_
.sym 61867 uut.cpu_I.instr_jal
.sym 61868 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 61869 uut.cpu_I.decoded_imm_j[18]
.sym 61870 $abc$24495$new_n2388_
.sym 61873 uut.cpu_I.decoded_imm_j[13]
.sym 61874 $abc$24495$new_n1955_
.sym 61875 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 61876 uut.cpu_I.instr_jal
.sym 61879 uut.cpu_I.mem_rdata_q[29]
.sym 61880 uut.cpu_I.decoded_imm_j[9]
.sym 61881 uut.cpu_I.instr_jal
.sym 61882 $abc$24495$new_n1946_
.sym 61885 uut.cpu_I.instr_jal
.sym 61886 uut.cpu_I.decoded_imm_j[12]
.sym 61887 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 61888 $abc$24495$new_n1957_
.sym 61891 $abc$24495$new_n1952_
.sym 61892 uut.cpu_I.decoded_imm_j[14]
.sym 61893 uut.cpu_I.instr_jal
.sym 61894 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 61897 uut.cpu_I.mem_rdata_q[31]
.sym 61898 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 61900 $abc$24495$uut.cpu_I.mem_rdata[31]_new_inv_
.sym 61903 uut.cpu_I.is_sb_sh_sw
.sym 61904 $abc$24495$new_n1959_
.sym 61905 uut.cpu_I.mem_rdata_q[31]
.sym 61906 $abc$24495$techmap\uut.cpu_I.$procmux$3779_CMP_new_inv_
.sym 61909 uut.cpu_I.decoded_imm_j[8]
.sym 61910 uut.cpu_I.instr_jal
.sym 61911 $abc$24495$new_n1946_
.sym 61912 uut.cpu_I.mem_rdata_q[28]
.sym 61913 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19684_$glb_ce
.sym 61914 clk24_$glb_clk
.sym 61915 $abc$24495$auto$rtlil.cc:1969:NotGate$24427
.sym 61916 uut.cpu_I.mem_la_wdata[15]
.sym 61917 uut.mem_wdata[23]
.sym 61918 uut.mem_wdata[9]
.sym 61919 uut.mem_wdata[7]
.sym 61920 uut.mem_wdata[21]
.sym 61921 uut.mem_wdata[12]
.sym 61922 uut.mem_wdata[25]
.sym 61923 uut.mem_wdata[28]
.sym 61929 uut.mem_wdata[31]
.sym 61931 uut.rom_do[24]
.sym 61932 uut.mem_addr[6]
.sym 61935 uut.mem_wdata[8]
.sym 61936 uut.cpu_I.pcpi_rs2[8]
.sym 61939 uut.mem_wdata[22]
.sym 61940 uut.cpu_I.pcpi_rs2[13]
.sym 61941 uut.mem_addr[7]
.sym 61942 uut.mem_addr[8]
.sym 61943 $PACKER_GND_NET
.sym 61944 uut.cpu_I.mem_rdata_q[26]
.sym 61945 uut.cpu_I.pcpi_rs2[22]
.sym 61946 uut.cpu_I.mem_rdata_q[28]
.sym 61947 uut.cpu_I.mem_rdata_latched[31]
.sym 61948 uut.cpu_I.pcpi_rs2[12]
.sym 61949 $abc$24495$new_n1957_
.sym 61950 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 61951 uut.mem_wdata[23]
.sym 61957 $abc$24495$uut.cpu_I.next_pc[8]_new_inv_
.sym 61958 uut.cpu_I.pcpi_rs1[6]
.sym 61959 uut.cpu_I.pcpi_rs2[12]
.sym 61960 uut.cpu_I.reg_out[8]
.sym 61961 $abc$24495$uut.cpu_I.next_pc[5]_new_inv_
.sym 61962 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 61965 uut.cpu_I.reg_next_pc[6]
.sym 61966 uut.cpu_I.reg_out[6]
.sym 61967 uut.cpu_I.mem_do_rinst
.sym 61968 uut.cpu_I.latched_store
.sym 61970 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 61972 $abc$24495$uut.cpu_I.next_pc[6]_new_inv_
.sym 61973 uut.cpu_I.reg_next_pc[8]
.sym 61974 uut.cpu_I.reg_out[5]
.sym 61975 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$19314
.sym 61976 uut.cpu_I.latched_branch
.sym 61978 uut.cpu_I.pcpi_rs1[5]
.sym 61982 uut.cpu_I.mem_la_wdata[4]
.sym 61983 uut.cpu_I.pcpi_rs2[9]
.sym 61984 uut.cpu_I.mem_do_prefetch
.sym 61986 uut.cpu_I.reg_next_pc[5]
.sym 61987 uut.cpu_I.pcpi_rs1[8]
.sym 61988 uut.cpu_I.mem_la_wdata[1]
.sym 61990 uut.cpu_I.reg_next_pc[8]
.sym 61991 uut.cpu_I.latched_branch
.sym 61992 uut.cpu_I.latched_store
.sym 61993 uut.cpu_I.reg_out[8]
.sym 61996 uut.cpu_I.pcpi_rs2[9]
.sym 61997 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 61999 uut.cpu_I.mem_la_wdata[1]
.sym 62002 uut.cpu_I.pcpi_rs2[12]
.sym 62004 uut.cpu_I.mem_la_wdata[4]
.sym 62005 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 62008 uut.cpu_I.pcpi_rs1[5]
.sym 62009 uut.cpu_I.mem_do_prefetch
.sym 62010 uut.cpu_I.mem_do_rinst
.sym 62011 $abc$24495$uut.cpu_I.next_pc[5]_new_inv_
.sym 62014 uut.cpu_I.reg_next_pc[5]
.sym 62015 uut.cpu_I.reg_out[5]
.sym 62016 uut.cpu_I.latched_store
.sym 62017 uut.cpu_I.latched_branch
.sym 62020 uut.cpu_I.mem_do_rinst
.sym 62021 $abc$24495$uut.cpu_I.next_pc[8]_new_inv_
.sym 62022 uut.cpu_I.pcpi_rs1[8]
.sym 62023 uut.cpu_I.mem_do_prefetch
.sym 62026 $abc$24495$uut.cpu_I.next_pc[6]_new_inv_
.sym 62027 uut.cpu_I.pcpi_rs1[6]
.sym 62028 uut.cpu_I.mem_do_prefetch
.sym 62029 uut.cpu_I.mem_do_rinst
.sym 62032 uut.cpu_I.reg_next_pc[6]
.sym 62033 uut.cpu_I.latched_store
.sym 62034 uut.cpu_I.latched_branch
.sym 62035 uut.cpu_I.reg_out[6]
.sym 62036 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$19314
.sym 62037 clk24_$glb_clk
.sym 62039 $abc$24495$uut.cpu_I.next_pc[12]_new_inv_
.sym 62046 uut.mem_addr[12]
.sym 62048 uut.uwbb.sbdati[1]
.sym 62051 uut.cpu_I.reg_next_pc[6]
.sym 62052 uut.cpu_I.pcpi_rs1[6]
.sym 62053 uut.mem_addr[8]
.sym 62059 uut.mem_addr[5]
.sym 62060 uut.mem_wdata[23]
.sym 62061 uut.cpu_I.decoded_imm_j[14]
.sym 62062 uut.cpu_I.reg_out[6]
.sym 62064 uut.cpu_I.decoded_imm_j[9]
.sym 62065 uut.cpu_I.mem_do_prefetch
.sym 62069 uut.cpu_I.pcpi_rs2[9]
.sym 62070 uut.cpu_I.decoded_imm_j[2]
.sym 62071 uut.cpu_I.mem_rdata_latched[28]
.sym 62072 uut.mem_addr[6]
.sym 62074 uut.cpu_I.mem_rdata_q[28]
.sym 62081 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 62083 uut.cpu_I.reg_out[7]
.sym 62084 uut.cpu_I.mem_rdata_q[30]
.sym 62085 uut.cpu_I.latched_store
.sym 62086 uut.cpu_I.latched_store
.sym 62087 uut.cpu_I.reg_next_pc[4]
.sym 62089 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 62090 uut.cpu_I.latched_branch
.sym 62091 uut.cpu_I.mem_rdata_q[28]
.sym 62092 $abc$24495$uut.cpu_I.mem_rdata[28]_new_inv_
.sym 62093 uut.cpu_I.reg_out[4]
.sym 62094 uut.cpu_I.mem_do_prefetch
.sym 62096 uut.cpu_I.mem_do_rinst
.sym 62098 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$19314
.sym 62099 $abc$24495$uut.cpu_I.mem_rdata[30]_new_inv_
.sym 62100 $abc$24495$uut.cpu_I.next_pc[4]_new_inv_
.sym 62101 uut.cpu_I.pcpi_rs1[7]
.sym 62102 uut.cpu_I.reg_next_pc[7]
.sym 62105 uut.cpu_I.reg_out[3]
.sym 62106 uut.cpu_I.pcpi_rs1[4]
.sym 62107 $abc$24495$uut.cpu_I.next_pc[7]_new_inv_
.sym 62108 uut.cpu_I.pcpi_rs1[3]
.sym 62109 $abc$24495$uut.cpu_I.next_pc[3]_new_inv_
.sym 62111 uut.cpu_I.reg_next_pc[3]
.sym 62113 uut.cpu_I.mem_rdata_q[28]
.sym 62114 $abc$24495$uut.cpu_I.mem_rdata[28]_new_inv_
.sym 62115 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 62119 uut.cpu_I.mem_do_prefetch
.sym 62120 $abc$24495$uut.cpu_I.next_pc[4]_new_inv_
.sym 62121 uut.cpu_I.pcpi_rs1[4]
.sym 62122 uut.cpu_I.mem_do_rinst
.sym 62125 uut.cpu_I.mem_do_rinst
.sym 62126 uut.cpu_I.mem_do_prefetch
.sym 62127 $abc$24495$uut.cpu_I.next_pc[3]_new_inv_
.sym 62128 uut.cpu_I.pcpi_rs1[3]
.sym 62131 uut.cpu_I.latched_branch
.sym 62132 uut.cpu_I.reg_next_pc[7]
.sym 62133 uut.cpu_I.reg_out[7]
.sym 62134 uut.cpu_I.latched_store
.sym 62137 uut.cpu_I.reg_out[4]
.sym 62138 uut.cpu_I.reg_next_pc[4]
.sym 62139 uut.cpu_I.latched_store
.sym 62140 uut.cpu_I.latched_branch
.sym 62143 uut.cpu_I.latched_branch
.sym 62144 uut.cpu_I.reg_next_pc[3]
.sym 62145 uut.cpu_I.latched_store
.sym 62146 uut.cpu_I.reg_out[3]
.sym 62149 $abc$24495$uut.cpu_I.next_pc[7]_new_inv_
.sym 62150 uut.cpu_I.pcpi_rs1[7]
.sym 62151 uut.cpu_I.mem_do_rinst
.sym 62152 uut.cpu_I.mem_do_prefetch
.sym 62155 $abc$24495$uut.cpu_I.mem_rdata[30]_new_inv_
.sym 62156 uut.cpu_I.mem_rdata_q[30]
.sym 62157 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 62159 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$19314
.sym 62160 clk24_$glb_clk
.sym 62162 uut.mem_addr[11]
.sym 62163 $abc$24495$uut.cpu_I.next_pc[10]_new_inv_
.sym 62164 uut.mem_addr[10]
.sym 62165 uut.mem_addr[9]
.sym 62167 $abc$24495$uut.cpu_I.next_pc[9]_new_inv_
.sym 62168 $abc$24495$uut.cpu_I.next_pc[30]_new_inv_
.sym 62169 $abc$24495$uut.cpu_I.next_pc[11]_new_inv_
.sym 62178 uut.mem_addr[4]
.sym 62179 uut.mem_addr[12]
.sym 62180 uut.mem_addr[3]
.sym 62183 uut.cpu_I.reg_next_pc[4]
.sym 62186 uut.cpu_I.decoded_imm_j[8]
.sym 62188 uut.cpu_I.latched_branch
.sym 62189 uut.cpu_I.reg_pc[17]
.sym 62190 uut.cpu_I.pcpi_rs2[23]
.sym 62191 uut.cpu_I.decoded_imm[18]
.sym 62192 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[7]
.sym 62193 uut.cpu_I.latched_branch
.sym 62194 uut.cpu_I.decoded_imm_j[20]
.sym 62195 uut.mem_addr[7]
.sym 62196 uut.mem_addr[12]
.sym 62197 uut.cpu_I.mem_rdata_latched[30]
.sym 62204 uut.cpu_I.mem_rdata_latched[25]
.sym 62207 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 62208 uut.cpu_I.mem_rdata_q[25]
.sym 62210 uut.cpu_I.mem_rdata_latched[30]
.sym 62211 uut.cpu_I.mem_rdata_latched[28]
.sym 62214 $abc$24495$uut.cpu_I.mem_rdata[25]_new_inv_
.sym 62215 $abc$24495$uut.cpu_I.mem_rdata[27]_new_inv_
.sym 62223 $abc$24495$uut.cpu_I.mem_rdata[26]_new_inv_
.sym 62225 uut.cpu_I.mem_rdata_latched[26]
.sym 62227 uut.cpu_I.mem_rdata_latched[27]
.sym 62229 uut.cpu_I.mem_rdata_q[26]
.sym 62234 uut.cpu_I.mem_rdata_q[27]
.sym 62236 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 62238 uut.cpu_I.mem_rdata_q[27]
.sym 62239 $abc$24495$uut.cpu_I.mem_rdata[27]_new_inv_
.sym 62242 uut.cpu_I.mem_rdata_q[25]
.sym 62243 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 62245 $abc$24495$uut.cpu_I.mem_rdata[25]_new_inv_
.sym 62248 uut.cpu_I.mem_rdata_latched[26]
.sym 62254 uut.cpu_I.mem_rdata_latched[28]
.sym 62263 uut.cpu_I.mem_rdata_latched[30]
.sym 62266 uut.cpu_I.mem_rdata_latched[25]
.sym 62272 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 62274 $abc$24495$uut.cpu_I.mem_rdata[26]_new_inv_
.sym 62275 uut.cpu_I.mem_rdata_q[26]
.sym 62278 uut.cpu_I.mem_rdata_latched[27]
.sym 62283 clk24_$glb_clk
.sym 62285 uut.cpu_I.decoded_imm_j[9]
.sym 62286 uut.cpu_I.decoded_imm_j[6]
.sym 62287 uut.cpu_I.decoded_imm_j[20]
.sym 62288 uut.cpu_I.decoded_imm_j[10]
.sym 62289 uut.cpu_I.decoded_imm_j[7]
.sym 62290 uut.cpu_I.decoded_imm_j[5]
.sym 62291 uut.cpu_I.decoded_imm_j[8]
.sym 62292 uut.cpu_I.decoded_imm_j[27]
.sym 62297 uut.cpu_I.decoded_imm_j[30]
.sym 62299 uut.cpu_I.decoded_imm_j[29]
.sym 62300 uut.mem_addr[9]
.sym 62303 uut.cpu_I.mem_rdata_q[26]
.sym 62304 uut.cpu_I.latched_store
.sym 62306 uut.cpu_I.latched_store
.sym 62307 uut.cpu_I.reg_out[9]
.sym 62308 uut.mem_addr[10]
.sym 62309 uut.cpu_I.reg_next_pc[12]
.sym 62311 uut.cpu_I.instr_jal
.sym 62312 uut.cpu_I.latched_branch
.sym 62313 uut.cpu_I.instr_jal
.sym 62315 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[11]_new_inv_
.sym 62316 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[15]_new_inv_
.sym 62317 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[13]
.sym 62318 uut.cpu_I.pcpi_rs2[25]
.sym 62319 uut.cpu_I.pcpi_rs2[28]
.sym 62320 uut.cpu_I.decoded_imm_j[11]
.sym 62327 uut.cpu_I.decoded_imm_j[1]
.sym 62333 uut.cpu_I.decoded_imm_j[3]
.sym 62335 $auto$alumacc.cc:474:replace_alu$5149.C[3]
.sym 62337 uut.cpu_I.decoded_imm_j[4]
.sym 62340 uut.cpu_I.decoded_imm_j[2]
.sym 62346 uut.cpu_I.decoded_imm_j[7]
.sym 62347 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[6]
.sym 62348 uut.cpu_I.decoded_imm_j[8]
.sym 62349 uut.cpu_I.decoded_imm_j[5]
.sym 62351 uut.cpu_I.decoded_imm_j[6]
.sym 62352 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[7]
.sym 62353 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[5]
.sym 62354 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[8]
.sym 62355 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[1]
.sym 62356 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[4]
.sym 62357 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[3]
.sym 62358 $auto$alumacc.cc:474:replace_alu$5152.C[2]
.sym 62360 uut.cpu_I.decoded_imm_j[1]
.sym 62361 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[1]
.sym 62364 $auto$alumacc.cc:474:replace_alu$5152.C[3]
.sym 62366 $auto$alumacc.cc:474:replace_alu$5149.C[3]
.sym 62367 uut.cpu_I.decoded_imm_j[2]
.sym 62368 $auto$alumacc.cc:474:replace_alu$5152.C[2]
.sym 62370 $auto$alumacc.cc:474:replace_alu$5152.C[4]
.sym 62372 uut.cpu_I.decoded_imm_j[3]
.sym 62373 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[3]
.sym 62374 $auto$alumacc.cc:474:replace_alu$5152.C[3]
.sym 62376 $auto$alumacc.cc:474:replace_alu$5152.C[5]
.sym 62378 uut.cpu_I.decoded_imm_j[4]
.sym 62379 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[4]
.sym 62380 $auto$alumacc.cc:474:replace_alu$5152.C[4]
.sym 62382 $auto$alumacc.cc:474:replace_alu$5152.C[6]
.sym 62384 uut.cpu_I.decoded_imm_j[5]
.sym 62385 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[5]
.sym 62386 $auto$alumacc.cc:474:replace_alu$5152.C[5]
.sym 62388 $auto$alumacc.cc:474:replace_alu$5152.C[7]
.sym 62390 uut.cpu_I.decoded_imm_j[6]
.sym 62391 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[6]
.sym 62392 $auto$alumacc.cc:474:replace_alu$5152.C[6]
.sym 62394 $auto$alumacc.cc:474:replace_alu$5152.C[8]
.sym 62396 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[7]
.sym 62397 uut.cpu_I.decoded_imm_j[7]
.sym 62398 $auto$alumacc.cc:474:replace_alu$5152.C[7]
.sym 62400 $auto$alumacc.cc:474:replace_alu$5152.C[9]
.sym 62402 uut.cpu_I.decoded_imm_j[8]
.sym 62403 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[8]
.sym 62404 $auto$alumacc.cc:474:replace_alu$5152.C[8]
.sym 62408 uut.cpu_I.reg_next_pc[15]
.sym 62409 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[12]
.sym 62410 $abc$24495$new_n3405_
.sym 62411 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[11]
.sym 62412 $abc$24495$new_n3395_
.sym 62413 $abc$24495$new_n3403_
.sym 62414 uut.cpu_I.reg_next_pc[12]
.sym 62415 $abc$24495$new_n3399_
.sym 62416 uut.uwbb.sbstbi
.sym 62423 uut.cpu_I.decoded_imm_j[10]
.sym 62425 uut.cpu_I.decoded_imm_j[27]
.sym 62429 uut.cpu_I.decoded_imm_j[6]
.sym 62432 uut.cpu_I.pcpi_rs2[22]
.sym 62433 uut.cpu_I.reg_pc[22]
.sym 62434 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[19]
.sym 62435 uut.cpu_I.mem_rdata_latched[31]
.sym 62436 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[24]
.sym 62438 uut.cpu_I.decoded_imm_j[31]
.sym 62439 $PACKER_GND_NET
.sym 62440 uut.cpu_I.decoded_imm_j[23]
.sym 62441 uut.cpu_I.reg_next_pc[15]
.sym 62442 uut.cpu_I.decoded_imm_j[27]
.sym 62443 uut.cpu_I.decoder_trigger
.sym 62444 $auto$alumacc.cc:474:replace_alu$5152.C[9]
.sym 62452 uut.cpu_I.decoded_imm_j[15]
.sym 62455 uut.cpu_I.decoded_imm_j[12]
.sym 62456 uut.cpu_I.decoded_imm_j[16]
.sym 62457 uut.cpu_I.decoded_imm_j[9]
.sym 62459 uut.cpu_I.decoded_imm_j[14]
.sym 62460 uut.cpu_I.decoded_imm_j[10]
.sym 62465 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[14]
.sym 62466 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[12]
.sym 62468 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[11]
.sym 62469 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[9]
.sym 62471 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[15]
.sym 62474 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[16]
.sym 62477 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[13]
.sym 62478 uut.cpu_I.decoded_imm_j[13]
.sym 62479 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[10]
.sym 62480 uut.cpu_I.decoded_imm_j[11]
.sym 62481 $auto$alumacc.cc:474:replace_alu$5152.C[10]
.sym 62483 uut.cpu_I.decoded_imm_j[9]
.sym 62484 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[9]
.sym 62485 $auto$alumacc.cc:474:replace_alu$5152.C[9]
.sym 62487 $auto$alumacc.cc:474:replace_alu$5152.C[11]
.sym 62489 uut.cpu_I.decoded_imm_j[10]
.sym 62490 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[10]
.sym 62491 $auto$alumacc.cc:474:replace_alu$5152.C[10]
.sym 62493 $auto$alumacc.cc:474:replace_alu$5152.C[12]
.sym 62495 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[11]
.sym 62496 uut.cpu_I.decoded_imm_j[11]
.sym 62497 $auto$alumacc.cc:474:replace_alu$5152.C[11]
.sym 62499 $auto$alumacc.cc:474:replace_alu$5152.C[13]
.sym 62501 uut.cpu_I.decoded_imm_j[12]
.sym 62502 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[12]
.sym 62503 $auto$alumacc.cc:474:replace_alu$5152.C[12]
.sym 62505 $auto$alumacc.cc:474:replace_alu$5152.C[14]
.sym 62507 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[13]
.sym 62508 uut.cpu_I.decoded_imm_j[13]
.sym 62509 $auto$alumacc.cc:474:replace_alu$5152.C[13]
.sym 62511 $auto$alumacc.cc:474:replace_alu$5152.C[15]
.sym 62513 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[14]
.sym 62514 uut.cpu_I.decoded_imm_j[14]
.sym 62515 $auto$alumacc.cc:474:replace_alu$5152.C[14]
.sym 62517 $auto$alumacc.cc:474:replace_alu$5152.C[16]
.sym 62519 uut.cpu_I.decoded_imm_j[15]
.sym 62520 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[15]
.sym 62521 $auto$alumacc.cc:474:replace_alu$5152.C[15]
.sym 62523 $auto$alumacc.cc:474:replace_alu$5152.C[17]
.sym 62525 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[16]
.sym 62526 uut.cpu_I.decoded_imm_j[16]
.sym 62527 $auto$alumacc.cc:474:replace_alu$5152.C[16]
.sym 62531 uut.cpu_I.decoded_imm_j[25]
.sym 62532 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[16]
.sym 62533 uut.cpu_I.decoded_imm_j[23]
.sym 62534 uut.cpu_I.decoded_imm_j[24]
.sym 62535 $abc$24495$new_n3407_
.sym 62536 uut.cpu_I.decoded_imm_j[26]
.sym 62537 uut.cpu_I.decoded_imm_j[22]
.sym 62538 uut.cpu_I.decoded_imm_j[21]
.sym 62543 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[3]_new_inv_
.sym 62545 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[9]
.sym 62546 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[11]
.sym 62547 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[10]
.sym 62548 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[15]
.sym 62549 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[11]
.sym 62551 uut.cpu_I.latched_store
.sym 62552 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[12]
.sym 62553 uut.cpu_I.decoder_trigger
.sym 62554 uut.cpu_I.decoder_trigger
.sym 62556 uut.cpu_I.reg_next_pc[31]
.sym 62557 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[29]
.sym 62560 uut.cpu_I.decoded_imm_j[20]
.sym 62567 $auto$alumacc.cc:474:replace_alu$5152.C[17]
.sym 62572 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[18]
.sym 62573 uut.cpu_I.decoded_imm_j[22]
.sym 62575 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[23]
.sym 62576 uut.cpu_I.decoded_imm_j[20]
.sym 62577 uut.cpu_I.decoded_imm_j[19]
.sym 62582 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[21]
.sym 62587 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[22]
.sym 62590 uut.cpu_I.decoded_imm_j[23]
.sym 62591 uut.cpu_I.decoded_imm_j[18]
.sym 62592 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[17]
.sym 62594 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[19]
.sym 62595 uut.cpu_I.decoded_imm_j[17]
.sym 62596 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[24]
.sym 62599 uut.cpu_I.decoded_imm_j[24]
.sym 62600 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[20]
.sym 62603 uut.cpu_I.decoded_imm_j[21]
.sym 62604 $auto$alumacc.cc:474:replace_alu$5152.C[18]
.sym 62606 uut.cpu_I.decoded_imm_j[17]
.sym 62607 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[17]
.sym 62608 $auto$alumacc.cc:474:replace_alu$5152.C[17]
.sym 62610 $auto$alumacc.cc:474:replace_alu$5152.C[19]
.sym 62612 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[18]
.sym 62613 uut.cpu_I.decoded_imm_j[18]
.sym 62614 $auto$alumacc.cc:474:replace_alu$5152.C[18]
.sym 62616 $auto$alumacc.cc:474:replace_alu$5152.C[20]
.sym 62618 uut.cpu_I.decoded_imm_j[19]
.sym 62619 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[19]
.sym 62620 $auto$alumacc.cc:474:replace_alu$5152.C[19]
.sym 62622 $auto$alumacc.cc:474:replace_alu$5152.C[21]
.sym 62624 uut.cpu_I.decoded_imm_j[20]
.sym 62625 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[20]
.sym 62626 $auto$alumacc.cc:474:replace_alu$5152.C[20]
.sym 62628 $auto$alumacc.cc:474:replace_alu$5152.C[22]
.sym 62630 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[21]
.sym 62631 uut.cpu_I.decoded_imm_j[21]
.sym 62632 $auto$alumacc.cc:474:replace_alu$5152.C[21]
.sym 62634 $auto$alumacc.cc:474:replace_alu$5152.C[23]
.sym 62636 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[22]
.sym 62637 uut.cpu_I.decoded_imm_j[22]
.sym 62638 $auto$alumacc.cc:474:replace_alu$5152.C[22]
.sym 62640 $auto$alumacc.cc:474:replace_alu$5152.C[24]
.sym 62642 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[23]
.sym 62643 uut.cpu_I.decoded_imm_j[23]
.sym 62644 $auto$alumacc.cc:474:replace_alu$5152.C[23]
.sym 62646 $auto$alumacc.cc:474:replace_alu$5152.C[25]
.sym 62648 uut.cpu_I.decoded_imm_j[24]
.sym 62649 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[24]
.sym 62650 $auto$alumacc.cc:474:replace_alu$5152.C[24]
.sym 62654 uut.cpu_I.reg_pc[22]
.sym 62655 uut.cpu_I.reg_next_pc[19]
.sym 62656 uut.cpu_I.reg_next_pc[17]
.sym 62657 $abc$24495$new_n3413_
.sym 62658 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[17]
.sym 62659 uut.cpu_I.reg_pc[17]
.sym 62660 uut.cpu_I.reg_next_pc[24]
.sym 62661 $abc$24495$new_n3409_
.sym 62667 uut.cpu_I.decoded_imm_j[22]
.sym 62668 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[21]
.sym 62669 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[23]
.sym 62671 uut.cpu_I.decoded_imm_j[21]
.sym 62675 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[22]
.sym 62678 uut.cpu_I.reg_next_pc[28]
.sym 62679 uut.cpu_I.reg_next_pc[29]
.sym 62680 uut.cpu_I.latched_branch
.sym 62681 uut.cpu_I.reg_pc[17]
.sym 62682 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[26]
.sym 62683 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[21]
.sym 62685 uut.cpu_I.latched_branch
.sym 62686 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[20]
.sym 62689 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[16]_new_inv_
.sym 62690 $auto$alumacc.cc:474:replace_alu$5152.C[25]
.sym 62695 uut.cpu_I.decoded_imm_j[25]
.sym 62700 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[26]
.sym 62701 uut.cpu_I.decoded_imm_j[30]
.sym 62702 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[24]
.sym 62704 uut.cpu_I.decoded_imm_j[28]
.sym 62706 uut.cpu_I.instr_jal
.sym 62707 uut.cpu_I.decoded_imm_j[29]
.sym 62708 uut.cpu_I.decoded_imm_j[26]
.sym 62709 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[28]
.sym 62710 uut.cpu_I.decoded_imm_j[31]
.sym 62713 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[31]
.sym 62714 uut.cpu_I.decoded_imm_j[27]
.sym 62715 uut.cpu_I.decoder_trigger
.sym 62716 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[30]
.sym 62717 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[29]
.sym 62718 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[25]
.sym 62724 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[27]
.sym 62725 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[24]
.sym 62727 $auto$alumacc.cc:474:replace_alu$5152.C[26]
.sym 62729 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[25]
.sym 62730 uut.cpu_I.decoded_imm_j[25]
.sym 62731 $auto$alumacc.cc:474:replace_alu$5152.C[25]
.sym 62733 $auto$alumacc.cc:474:replace_alu$5152.C[27]
.sym 62735 uut.cpu_I.decoded_imm_j[26]
.sym 62736 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[26]
.sym 62737 $auto$alumacc.cc:474:replace_alu$5152.C[26]
.sym 62739 $auto$alumacc.cc:474:replace_alu$5152.C[28]
.sym 62741 uut.cpu_I.decoded_imm_j[27]
.sym 62742 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[27]
.sym 62743 $auto$alumacc.cc:474:replace_alu$5152.C[27]
.sym 62745 $auto$alumacc.cc:474:replace_alu$5152.C[29]
.sym 62747 uut.cpu_I.decoded_imm_j[28]
.sym 62748 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[28]
.sym 62749 $auto$alumacc.cc:474:replace_alu$5152.C[28]
.sym 62751 $auto$alumacc.cc:474:replace_alu$5152.C[30]
.sym 62753 uut.cpu_I.decoded_imm_j[29]
.sym 62754 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[29]
.sym 62755 $auto$alumacc.cc:474:replace_alu$5152.C[29]
.sym 62757 $auto$alumacc.cc:474:replace_alu$5152.C[31]
.sym 62759 uut.cpu_I.decoded_imm_j[30]
.sym 62760 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[30]
.sym 62761 $auto$alumacc.cc:474:replace_alu$5152.C[30]
.sym 62764 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[31]
.sym 62766 uut.cpu_I.decoded_imm_j[31]
.sym 62767 $auto$alumacc.cc:474:replace_alu$5152.C[31]
.sym 62770 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[24]
.sym 62771 uut.cpu_I.decoder_trigger
.sym 62772 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[24]
.sym 62773 uut.cpu_I.instr_jal
.sym 62777 uut.cpu_I.reg_next_pc[31]
.sym 62779 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[31]
.sym 62780 uut.cpu_I.reg_next_pc[30]
.sym 62781 uut.cpu_I.reg_next_pc[25]
.sym 62782 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[30]
.sym 62783 uut.cpu_I.reg_next_pc[28]
.sym 62784 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[25]
.sym 62785 uut.uwbb.sbrwi
.sym 62790 uut.cpu_I.reg_next_pc[24]
.sym 62792 uut.cpu_I.latched_store
.sym 62796 uut.cpu_I.reg_pc[22]
.sym 62798 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[22]
.sym 62799 uut.cpu_I.decoder_trigger
.sym 62818 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[25]
.sym 62820 uut.cpu_I.instr_jal
.sym 62823 uut.cpu_I.decoder_trigger
.sym 62824 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[31]
.sym 62825 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[25]
.sym 62827 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[26]
.sym 62828 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[27]
.sym 62829 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[28]
.sym 62830 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[29]
.sym 62831 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[30]
.sym 62832 uut.cpu_I.instr_jal
.sym 62837 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[29]
.sym 62839 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[31]
.sym 62840 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[29]
.sym 62841 $abc$24495$new_n3433_
.sym 62842 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[26]
.sym 62843 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[27]
.sym 62844 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[28]
.sym 62845 uut.cpu_I.decoder_trigger
.sym 62846 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[30]
.sym 62851 uut.cpu_I.decoder_trigger
.sym 62852 uut.cpu_I.instr_jal
.sym 62853 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[31]
.sym 62854 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[31]
.sym 62857 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[28]
.sym 62858 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[28]
.sym 62859 uut.cpu_I.instr_jal
.sym 62860 uut.cpu_I.decoder_trigger
.sym 62863 uut.cpu_I.decoder_trigger
.sym 62864 uut.cpu_I.instr_jal
.sym 62865 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[30]
.sym 62866 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[30]
.sym 62869 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[26]
.sym 62870 uut.cpu_I.decoder_trigger
.sym 62871 uut.cpu_I.instr_jal
.sym 62872 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[26]
.sym 62875 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[25]
.sym 62876 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[25]
.sym 62877 uut.cpu_I.decoder_trigger
.sym 62878 uut.cpu_I.instr_jal
.sym 62881 uut.cpu_I.instr_jal
.sym 62882 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[27]
.sym 62883 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[27]
.sym 62884 uut.cpu_I.decoder_trigger
.sym 62888 uut.cpu_I.decoder_trigger
.sym 62889 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[29]
.sym 62890 $abc$24495$new_n3433_
.sym 62893 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[29]
.sym 62894 uut.cpu_I.instr_jal
.sym 62895 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[29]
.sym 62896 uut.cpu_I.decoder_trigger
.sym 62897 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431_$glb_ce
.sym 62898 clk24_$glb_clk
.sym 62899 reset_$glb_sr
.sym 62918 uut.cpu_I.decoder_trigger
.sym 62943 uut.cpu_I.reg_next_pc[21]
.sym 62944 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[27]
.sym 62946 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[20]_new_inv_
.sym 62948 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[22]
.sym 62949 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[21]
.sym 62952 $abc$24495$new_n3427_
.sym 62953 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[21]
.sym 62954 $abc$24495$new_n3429_
.sym 62955 uut.cpu_I.latched_branch
.sym 62956 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[22]
.sym 62957 uut.cpu_I.decoder_trigger
.sym 62959 uut.cpu_I.latched_store
.sym 62960 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[21]
.sym 62962 $abc$24495$new_n3419_
.sym 62964 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[18]
.sym 62965 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[18]
.sym 62968 uut.cpu_I.instr_jal
.sym 62969 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[22]
.sym 62971 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[26]
.sym 62972 $abc$24495$new_n3417_
.sym 62974 uut.cpu_I.reg_next_pc[21]
.sym 62975 uut.cpu_I.latched_branch
.sym 62976 uut.cpu_I.latched_store
.sym 62977 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[20]_new_inv_
.sym 62980 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[18]
.sym 62981 uut.cpu_I.decoder_trigger
.sym 62982 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[18]
.sym 62983 uut.cpu_I.instr_jal
.sym 62986 uut.cpu_I.decoder_trigger
.sym 62988 $abc$24495$new_n3417_
.sym 62989 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[21]
.sym 62993 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[22]
.sym 62994 $abc$24495$new_n3419_
.sym 62995 uut.cpu_I.decoder_trigger
.sym 62998 $abc$24495$new_n3429_
.sym 63000 uut.cpu_I.decoder_trigger
.sym 63001 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[27]
.sym 63004 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[22]
.sym 63005 uut.cpu_I.instr_jal
.sym 63006 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[22]
.sym 63007 uut.cpu_I.decoder_trigger
.sym 63010 uut.cpu_I.decoder_trigger
.sym 63012 $abc$24495$new_n3427_
.sym 63013 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[26]
.sym 63016 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[21]
.sym 63017 uut.cpu_I.decoder_trigger
.sym 63018 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[21]
.sym 63019 uut.cpu_I.instr_jal
.sym 63020 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431_$glb_ce
.sym 63021 clk24_$glb_clk
.sym 63022 reset_$glb_sr
.sym 63040 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[27]
.sym 63285 $PACKER_GND_NET
.sym 64040 $PACKER_VCC_NET
.sym 64130 key_l$SB_IO_IN
.sym 64174 $PACKER_GND_NET
.sym 64191 $PACKER_GND_NET
.sym 64205 spkr$SB_IO_OUT
.sym 64225 spkr$SB_IO_OUT
.sym 64235 uut.wboot[1]
.sym 64237 uut.wboot[0]
.sym 64247 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 64254 uut.mem_wdata[8]
.sym 64262 uut.uwbb.mcsno_01
.sym 64263 $PACKER_GND_NET
.sym 64354 uut.uwbb.mi_1
.sym 64359 uut.pt.comp[1]
.sym 64360 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[0]
.sym 64362 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[3]
.sym 64363 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[2]
.sym 64364 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[1]
.sym 64367 uut.wboot[1]
.sym 64368 uut.mem_wdata[24]
.sym 64369 uut.uwbb.sbdati[5]
.sym 64372 uut.mem_addr[11]
.sym 64399 uut.uwbb.mi_1
.sym 64402 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 64404 $abc$24495$auto$rtlil.cc:1863:Or$5128
.sym 64407 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18333
.sym 64410 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$17398
.sym 64411 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[3]
.sym 64417 $PACKER_VCC_NET
.sym 64422 uut.pt.counter[2]
.sym 64424 uut.pt.counter[3]
.sym 64437 uut.pt.comp[7]
.sym 64440 uut.pt.comp[5]
.sym 64444 uut.pt.comp[4]
.sym 64446 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18306
.sym 64448 $abc$24495$auto$rtlil.cc:1863:Or$5128
.sym 64454 uut.pt.comp[2]
.sym 64457 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 64470 uut.pt.comp[4]
.sym 64474 uut.pt.comp[5]
.sym 64487 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 64488 uut.pt.comp[2]
.sym 64494 uut.pt.comp[7]
.sym 64514 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18306
.sym 64515 clk24_$glb_clk
.sym 64516 $abc$24495$auto$rtlil.cc:1863:Or$5128
.sym 64527 uut.mem_wdata[23]
.sym 64533 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18367
.sym 64536 uut.rom_do[0]
.sym 64537 spkr$SB_IO_OUT
.sym 64541 uut.mem_wdata[5]
.sym 64542 uut.mem_wdata[6]
.sym 64543 uut.pt.counter[0]
.sym 64545 uut.pt.counter[12]
.sym 64565 uut.pt.counter[5]
.sym 64569 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 64571 $abc$24495$auto$rtlil.cc:1863:Or$5128
.sym 64576 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18306
.sym 64580 uut.pt.comp[12]
.sym 64581 uut.pt.comp[8]
.sym 64582 uut.pt.comp[15]
.sym 64583 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[11]
.sym 64585 uut.pt.comp[6]
.sym 64586 uut.pt.comp[9]
.sym 64589 uut.pt.counter[3]
.sym 64591 uut.pt.comp[12]
.sym 64599 uut.pt.comp[9]
.sym 64606 uut.pt.comp[8]
.sym 64610 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 64612 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[11]
.sym 64616 uut.pt.counter[5]
.sym 64624 uut.pt.counter[3]
.sym 64630 uut.pt.comp[15]
.sym 64634 uut.pt.comp[6]
.sym 64637 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18306
.sym 64638 clk24_$glb_clk
.sym 64639 $abc$24495$auto$rtlil.cc:1863:Or$5128
.sym 64648 uut.mem_addr[11]
.sym 64651 uut.mem_addr[11]
.sym 64652 uut.uwbb.sbdati[4]
.sym 64653 uut.rom_do[1]
.sym 64655 uut.pt.comp[2]
.sym 64656 uut.pt.comp[7]
.sym 64658 uut.pt.comp[6]
.sym 64659 uut.rom_do[9]
.sym 64660 uut.pt.comp[4]
.sym 64661 uut.pt.counter[5]
.sym 64662 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[5]
.sym 64666 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 64681 uut.pt.comp[0]
.sym 64684 uut.pt.comp[11]
.sym 64685 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9479[0]_new_inv_
.sym 64687 uut.pt.counter[8]
.sym 64695 uut.pt.comp[13]
.sym 64696 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9567[1]_new_inv_
.sym 64697 uut.pt.counter[2]
.sym 64699 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19675
.sym 64703 uut.pt.comp[10]
.sym 64705 uut.pt.counter[12]
.sym 64714 uut.pt.counter[2]
.sym 64721 uut.pt.comp[0]
.sym 64727 uut.pt.counter[12]
.sym 64734 uut.pt.comp[11]
.sym 64740 uut.pt.comp[10]
.sym 64745 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9567[1]_new_inv_
.sym 64747 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9479[0]_new_inv_
.sym 64751 uut.pt.comp[13]
.sym 64759 uut.pt.counter[8]
.sym 64760 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19675
.sym 64761 clk24_$glb_clk
.sym 64762 reset_$glb_sr
.sym 64773 uut.mem_wdata[7]
.sym 64774 uut.mem_wdata[15]
.sym 64776 uut.pt.comp[8]
.sym 64778 uut.pt.comp[11]
.sym 64779 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[11]
.sym 64782 uut.pt.comp[12]
.sym 64783 uut.pt.comp[13]
.sym 64784 uut.pt.comp[9]
.sym 64788 uut.mem_wdata[27]
.sym 64789 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 64791 uut.mem_wdata[29]
.sym 64792 $abc$24495$auto$rtlil.cc:1863:Or$5128
.sym 64794 uut.mem_wdata[11]
.sym 64795 uut.pt.comp[0]
.sym 64804 uut.pt.comp[0]
.sym 64805 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[0]
.sym 64808 $abc$24495$auto$rtlil.cc:1863:Or$5128
.sym 64815 uut.pt.counter[19]
.sym 64816 uut.pt.comp[20]
.sym 64819 uut.pt.comp[21]
.sym 64822 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18306
.sym 64825 uut.pt.comp[16]
.sym 64826 uut.pt.comp[19]
.sym 64827 $PACKER_VCC_NET
.sym 64830 uut.pt.comp[18]
.sym 64835 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 64837 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 64838 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[0]
.sym 64843 $PACKER_VCC_NET
.sym 64844 uut.pt.comp[0]
.sym 64845 $PACKER_VCC_NET
.sym 64850 uut.pt.comp[18]
.sym 64856 uut.pt.comp[19]
.sym 64863 uut.pt.comp[21]
.sym 64868 uut.pt.counter[19]
.sym 64876 uut.pt.comp[16]
.sym 64881 uut.pt.comp[20]
.sym 64883 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18306
.sym 64884 clk24_$glb_clk
.sym 64885 $abc$24495$auto$rtlil.cc:1863:Or$5128
.sym 64893 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 64894 uut.mem_addr[10]
.sym 64896 uut.cpu_I.instr_jalr
.sym 64897 uut.mem_addr[10]
.sym 64900 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[19]
.sym 64903 uut.pt.comp[20]
.sym 64904 uut.mem_addr[11]
.sym 64905 uut.rom_do[13]
.sym 64912 uut.mem_wdata[24]
.sym 64913 $PACKER_VCC_NET
.sym 64914 uut.pt.counter[2]
.sym 64916 uut.pt.counter[3]
.sym 64918 uut.cpu_I.latched_rd[0]
.sym 64919 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20479[0]
.sym 64921 uut.cpu_I.mem_do_prefetch
.sym 64928 uut.pt.comp[28]
.sym 64933 uut.pt.comp[26]
.sym 64934 uut.pt.comp[24]
.sym 64939 uut.pt.comp[30]
.sym 64940 uut.pt.comp[29]
.sym 64942 uut.pt.comp[27]
.sym 64947 $abc$24495$new_n1966_
.sym 64951 uut.cpu_I.latched_rd[0]
.sym 64953 uut.pt.comp[25]
.sym 64954 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20368
.sym 64956 uut.cpu_I.decoded_rd[0]
.sym 64957 uut.cpu_I.cpu_state[1]
.sym 64960 uut.cpu_I.decoded_rd[0]
.sym 64961 uut.cpu_I.cpu_state[1]
.sym 64962 $abc$24495$new_n1966_
.sym 64963 uut.cpu_I.latched_rd[0]
.sym 64967 uut.pt.comp[27]
.sym 64973 uut.pt.comp[25]
.sym 64980 uut.pt.comp[28]
.sym 64987 uut.pt.comp[30]
.sym 64991 uut.pt.comp[26]
.sym 64996 uut.pt.comp[29]
.sym 65004 uut.pt.comp[24]
.sym 65006 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20368
.sym 65007 clk24_$glb_clk
.sym 65008 reset_$glb_sr
.sym 65009 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[6]
.sym 65010 $auto$wreduce.cc:455:run$5055[1]
.sym 65011 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[25]
.sym 65012 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[7]
.sym 65013 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[26]
.sym 65014 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[4]
.sym 65015 uut.pt.counter[1]
.sym 65016 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[24]
.sym 65019 uut.cpu_I.pcpi_rs2[24]
.sym 65034 uut.mem_wdata[6]
.sym 65035 uut.pt.counter[0]
.sym 65037 uut.mem_wdata[9]
.sym 65039 uut.pt.counter[11]
.sym 65040 uut.mem_wdata[30]
.sym 65041 uut.pt.counter[12]
.sym 65042 uut.mem_wdata[14]
.sym 65043 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[22]
.sym 65044 uut.mem_wdata[5]
.sym 65055 uut.tone_div[19]
.sym 65056 uut.pt.counter[22]
.sym 65057 $abc$24495$auto$rtlil.cc:1969:NotGate$24363
.sym 65062 uut.tone_div[20]
.sym 65065 uut.pt.counter[11]
.sym 65071 uut.cpu_I.instr_jalr
.sym 65073 uut.pt.counter[15]
.sym 65077 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20577
.sym 65079 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20479[0]
.sym 65081 uut.pt.counter[0]
.sym 65086 uut.tone_div[20]
.sym 65092 uut.pt.counter[22]
.sym 65097 uut.pt.counter[11]
.sym 65103 uut.cpu_I.instr_jalr
.sym 65108 $abc$24495$auto$rtlil.cc:1969:NotGate$24363
.sym 65109 uut.pt.counter[0]
.sym 65115 uut.pt.counter[15]
.sym 65125 uut.tone_div[19]
.sym 65129 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20577
.sym 65130 clk24_$glb_clk
.sym 65131 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20479[0]
.sym 65134 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[9]
.sym 65135 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[14]
.sym 65136 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[13]
.sym 65137 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[18]
.sym 65138 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[10]
.sym 65139 uut.pt.counter[0]
.sym 65140 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18614
.sym 65143 key_l$SB_IO_IN
.sym 65144 uut.pt.counter[24]
.sym 65145 uut.pt.counter[28]
.sym 65146 uut.pt.counter[29]
.sym 65147 uut.mem_addr[2]
.sym 65150 uut.tone_div[20]
.sym 65152 uut.pt.counter[22]
.sym 65156 uut.mem_wdata[10]
.sym 65157 uut.rom_do[26]
.sym 65158 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 65159 uut.pt.counter[15]
.sym 65160 uut.mem_wdata[6]
.sym 65162 uut.mem_wdata[0]
.sym 65164 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 65177 uut.pt.counter[4]
.sym 65179 uut.pt.counter[1]
.sym 65183 uut.pt.counter[2]
.sym 65184 uut.pt.counter[3]
.sym 65186 uut.pt.counter[5]
.sym 65196 uut.pt.counter[0]
.sym 65203 uut.pt.counter[6]
.sym 65204 uut.pt.counter[7]
.sym 65205 $nextpnr_ICESTORM_LC_8$O
.sym 65207 uut.pt.counter[0]
.sym 65211 $auto$alumacc.cc:474:replace_alu$5184.C[2]
.sym 65213 uut.pt.counter[1]
.sym 65217 $auto$alumacc.cc:474:replace_alu$5184.C[3]
.sym 65219 uut.pt.counter[2]
.sym 65221 $auto$alumacc.cc:474:replace_alu$5184.C[2]
.sym 65223 $auto$alumacc.cc:474:replace_alu$5184.C[4]
.sym 65225 uut.pt.counter[3]
.sym 65227 $auto$alumacc.cc:474:replace_alu$5184.C[3]
.sym 65229 $auto$alumacc.cc:474:replace_alu$5184.C[5]
.sym 65232 uut.pt.counter[4]
.sym 65233 $auto$alumacc.cc:474:replace_alu$5184.C[4]
.sym 65235 $auto$alumacc.cc:474:replace_alu$5184.C[6]
.sym 65237 uut.pt.counter[5]
.sym 65239 $auto$alumacc.cc:474:replace_alu$5184.C[5]
.sym 65241 $auto$alumacc.cc:474:replace_alu$5184.C[7]
.sym 65243 uut.pt.counter[6]
.sym 65245 $auto$alumacc.cc:474:replace_alu$5184.C[6]
.sym 65247 $auto$alumacc.cc:474:replace_alu$5184.C[8]
.sym 65249 uut.pt.counter[7]
.sym 65251 $auto$alumacc.cc:474:replace_alu$5184.C[7]
.sym 65253 clk24_$glb_clk
.sym 65254 $abc$24495$auto$rtlil.cc:1969:NotGate$24363_$glb_sr
.sym 65255 uut.mem_wdata[6]
.sym 65256 uut.mem_wdata[0]
.sym 65257 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[23]
.sym 65258 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[16]
.sym 65259 uut.mem_wdata[14]
.sym 65260 uut.mem_wdata[5]
.sym 65261 uut.mem_wdata[10]
.sym 65262 $abc$24495$new_n3886_
.sym 65274 uut.rom_do[10]
.sym 65279 uut.mem_wdata[21]
.sym 65280 uut.mem_wdata[27]
.sym 65281 uut.pt.counter[25]
.sym 65282 uut.mem_wdata[29]
.sym 65283 uut.pt.counter[26]
.sym 65284 uut.mem_wdata[26]
.sym 65285 uut.pt.counter[27]
.sym 65286 uut.pt.counter[17]
.sym 65288 uut.pt.counter[18]
.sym 65289 uut.pt.counter[29]
.sym 65290 uut.mem_wdata[11]
.sym 65291 $auto$alumacc.cc:474:replace_alu$5184.C[8]
.sym 65297 uut.pt.counter[9]
.sym 65302 uut.pt.counter[14]
.sym 65308 uut.pt.counter[12]
.sym 65312 uut.pt.counter[8]
.sym 65314 uut.pt.counter[10]
.sym 65317 uut.pt.counter[13]
.sym 65323 uut.pt.counter[11]
.sym 65327 uut.pt.counter[15]
.sym 65328 $auto$alumacc.cc:474:replace_alu$5184.C[9]
.sym 65331 uut.pt.counter[8]
.sym 65332 $auto$alumacc.cc:474:replace_alu$5184.C[8]
.sym 65334 $auto$alumacc.cc:474:replace_alu$5184.C[10]
.sym 65337 uut.pt.counter[9]
.sym 65338 $auto$alumacc.cc:474:replace_alu$5184.C[9]
.sym 65340 $auto$alumacc.cc:474:replace_alu$5184.C[11]
.sym 65343 uut.pt.counter[10]
.sym 65344 $auto$alumacc.cc:474:replace_alu$5184.C[10]
.sym 65346 $auto$alumacc.cc:474:replace_alu$5184.C[12]
.sym 65348 uut.pt.counter[11]
.sym 65350 $auto$alumacc.cc:474:replace_alu$5184.C[11]
.sym 65352 $auto$alumacc.cc:474:replace_alu$5184.C[13]
.sym 65354 uut.pt.counter[12]
.sym 65356 $auto$alumacc.cc:474:replace_alu$5184.C[12]
.sym 65358 $auto$alumacc.cc:474:replace_alu$5184.C[14]
.sym 65361 uut.pt.counter[13]
.sym 65362 $auto$alumacc.cc:474:replace_alu$5184.C[13]
.sym 65364 $auto$alumacc.cc:474:replace_alu$5184.C[15]
.sym 65367 uut.pt.counter[14]
.sym 65368 $auto$alumacc.cc:474:replace_alu$5184.C[14]
.sym 65370 $auto$alumacc.cc:474:replace_alu$5184.C[16]
.sym 65372 uut.pt.counter[15]
.sym 65374 $auto$alumacc.cc:474:replace_alu$5184.C[15]
.sym 65376 clk24_$glb_clk
.sym 65377 $abc$24495$auto$rtlil.cc:1969:NotGate$24363_$glb_sr
.sym 65378 gpio_o[28]
.sym 65380 $abc$24495$new_n3880_
.sym 65381 gpio_o[27]
.sym 65382 $abc$24495$new_n3892_
.sym 65383 gpio_o[25]
.sym 65384 gpio_o[26]
.sym 65395 uut.cpu_I.mem_la_wdata[0]
.sym 65402 uut.mem_wdata[13]
.sym 65404 uut.mem_wdata[24]
.sym 65405 uut.cpu_I.mem_la_wdata[10]
.sym 65406 uut.mem_wdata[22]
.sym 65407 uut.mem_wdata[25]
.sym 65408 uut.mem_addr[29]
.sym 65409 uut.cpu_I.latched_store
.sym 65410 uut.cpu_I.latched_rd[0]
.sym 65412 uut.mem_wdata[3]
.sym 65413 uut.cpu_I.mem_do_prefetch
.sym 65414 $auto$alumacc.cc:474:replace_alu$5184.C[16]
.sym 65423 uut.pt.counter[20]
.sym 65425 uut.pt.counter[22]
.sym 65430 uut.pt.counter[19]
.sym 65432 uut.pt.counter[21]
.sym 65442 uut.pt.counter[23]
.sym 65443 uut.pt.counter[16]
.sym 65444 uut.pt.counter[17]
.sym 65445 uut.pt.counter[18]
.sym 65451 $auto$alumacc.cc:474:replace_alu$5184.C[17]
.sym 65453 uut.pt.counter[16]
.sym 65455 $auto$alumacc.cc:474:replace_alu$5184.C[16]
.sym 65457 $auto$alumacc.cc:474:replace_alu$5184.C[18]
.sym 65459 uut.pt.counter[17]
.sym 65461 $auto$alumacc.cc:474:replace_alu$5184.C[17]
.sym 65463 $auto$alumacc.cc:474:replace_alu$5184.C[19]
.sym 65465 uut.pt.counter[18]
.sym 65467 $auto$alumacc.cc:474:replace_alu$5184.C[18]
.sym 65469 $auto$alumacc.cc:474:replace_alu$5184.C[20]
.sym 65471 uut.pt.counter[19]
.sym 65473 $auto$alumacc.cc:474:replace_alu$5184.C[19]
.sym 65475 $auto$alumacc.cc:474:replace_alu$5184.C[21]
.sym 65478 uut.pt.counter[20]
.sym 65479 $auto$alumacc.cc:474:replace_alu$5184.C[20]
.sym 65481 $auto$alumacc.cc:474:replace_alu$5184.C[22]
.sym 65483 uut.pt.counter[21]
.sym 65485 $auto$alumacc.cc:474:replace_alu$5184.C[21]
.sym 65487 $auto$alumacc.cc:474:replace_alu$5184.C[23]
.sym 65490 uut.pt.counter[22]
.sym 65491 $auto$alumacc.cc:474:replace_alu$5184.C[22]
.sym 65493 $auto$alumacc.cc:474:replace_alu$5184.C[24]
.sym 65496 uut.pt.counter[23]
.sym 65497 $auto$alumacc.cc:474:replace_alu$5184.C[23]
.sym 65499 clk24_$glb_clk
.sym 65500 $abc$24495$auto$rtlil.cc:1969:NotGate$24363_$glb_sr
.sym 65501 uut.mem_wdata[27]
.sym 65502 uut.mem_wdata[29]
.sym 65503 uut.mem_wdata[26]
.sym 65504 uut.cpu_I.mem_la_wdata[13]
.sym 65505 uut.mem_wdata[1]
.sym 65506 uut.mem_wdata[11]
.sym 65507 uut.mem_wdata[13]
.sym 65508 $abc$24495$new_n3898_
.sym 65515 uut.mem_wdata[24]
.sym 65524 $abc$24495$new_n3880_
.sym 65525 uut.cpu_I.pcpi_rs2[19]
.sym 65527 uut.mem_wdata[30]
.sym 65529 uut.mem_wdata[9]
.sym 65530 uut.cpu_I.mem_la_wdata[6]
.sym 65532 uut.rom_do[27]
.sym 65533 uut.mem_addr[11]
.sym 65534 uut.mem_wdata[27]
.sym 65535 uut.cpu_I.decoder_trigger
.sym 65536 uut.mem_wdata[29]
.sym 65537 $auto$alumacc.cc:474:replace_alu$5184.C[24]
.sym 65545 uut.pt.counter[27]
.sym 65546 uut.pt.counter[28]
.sym 65555 uut.pt.counter[29]
.sym 65559 uut.pt.counter[25]
.sym 65560 uut.pt.counter[26]
.sym 65563 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 65565 uut.cpu_I.pcpi_rs2[10]
.sym 65566 uut.pt.counter[24]
.sym 65572 uut.pt.counter[30]
.sym 65573 uut.cpu_I.mem_la_wdata[2]
.sym 65574 $auto$alumacc.cc:474:replace_alu$5184.C[25]
.sym 65576 uut.pt.counter[24]
.sym 65578 $auto$alumacc.cc:474:replace_alu$5184.C[24]
.sym 65580 $auto$alumacc.cc:474:replace_alu$5184.C[26]
.sym 65583 uut.pt.counter[25]
.sym 65584 $auto$alumacc.cc:474:replace_alu$5184.C[25]
.sym 65586 $auto$alumacc.cc:474:replace_alu$5184.C[27]
.sym 65589 uut.pt.counter[26]
.sym 65590 $auto$alumacc.cc:474:replace_alu$5184.C[26]
.sym 65592 $auto$alumacc.cc:474:replace_alu$5184.C[28]
.sym 65595 uut.pt.counter[27]
.sym 65596 $auto$alumacc.cc:474:replace_alu$5184.C[27]
.sym 65598 $auto$alumacc.cc:474:replace_alu$5184.C[29]
.sym 65601 uut.pt.counter[28]
.sym 65602 $auto$alumacc.cc:474:replace_alu$5184.C[28]
.sym 65604 $auto$alumacc.cc:474:replace_alu$5184.C[30]
.sym 65606 uut.pt.counter[29]
.sym 65608 $auto$alumacc.cc:474:replace_alu$5184.C[29]
.sym 65612 uut.pt.counter[30]
.sym 65614 $auto$alumacc.cc:474:replace_alu$5184.C[30]
.sym 65617 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 65619 uut.cpu_I.pcpi_rs2[10]
.sym 65620 uut.cpu_I.mem_la_wdata[2]
.sym 65622 clk24_$glb_clk
.sym 65623 $abc$24495$auto$rtlil.cc:1969:NotGate$24363_$glb_sr
.sym 65625 uut.cpu_I.mem_la_wdata[11]
.sym 65630 uut.cpu_I.mem_la_wdata[14]
.sym 65631 uut.mem_wdata[30]
.sym 65632 uut.uwbb.sbdati[3]
.sym 65636 uut.mem_addr[7]
.sym 65637 uut.cpu_I.pcpi_rs2[13]
.sym 65638 $abc$24495$new_n3901_
.sym 65639 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 65640 $PACKER_GND_NET
.sym 65645 $PACKER_GND_NET
.sym 65647 uut.rom_do[29]
.sym 65648 uut.cpu_I.mem_la_wdata[7]
.sym 65649 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 65650 uut.cpu_I.pcpi_rs2[30]
.sym 65651 uut.cpu_I.pcpi_rs2[10]
.sym 65652 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 65653 uut.cpu_I.pcpi_rs2[29]
.sym 65654 uut.mem_wdata[19]
.sym 65655 uut.mem_wdata[23]
.sym 65656 uut.cpu_I.decoded_imm_j[25]
.sym 65657 uut.cpu_I.pcpi_rs2[27]
.sym 65659 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$19314
.sym 65668 uut.cpu_I.pcpi_rs2[8]
.sym 65670 uut.cpu_I.mem_la_wdata[0]
.sym 65673 uut.cpu_I.mem_la_wdata[15]
.sym 65676 uut.cpu_I.mem_la_wdata[8]
.sym 65678 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 65682 uut.cpu_I.pcpi_rs2[22]
.sym 65684 uut.cpu_I.mem_la_wdata[3]
.sym 65685 uut.cpu_I.pcpi_rs2[19]
.sym 65686 uut.cpu_I.pcpi_rs2[24]
.sym 65687 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 65690 uut.cpu_I.mem_la_wdata[6]
.sym 65692 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18706
.sym 65696 uut.cpu_I.pcpi_rs2[31]
.sym 65700 uut.cpu_I.mem_la_wdata[8]
.sym 65705 uut.cpu_I.mem_la_wdata[8]
.sym 65706 uut.cpu_I.pcpi_rs2[24]
.sym 65707 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 65710 uut.cpu_I.mem_la_wdata[6]
.sym 65712 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 65713 uut.cpu_I.pcpi_rs2[22]
.sym 65716 uut.cpu_I.mem_la_wdata[0]
.sym 65717 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 65718 uut.cpu_I.pcpi_rs2[8]
.sym 65723 uut.cpu_I.mem_la_wdata[15]
.sym 65728 uut.cpu_I.mem_la_wdata[3]
.sym 65734 uut.cpu_I.pcpi_rs2[31]
.sym 65736 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 65737 uut.cpu_I.mem_la_wdata[15]
.sym 65740 uut.cpu_I.mem_la_wdata[3]
.sym 65741 uut.cpu_I.pcpi_rs2[19]
.sym 65743 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 65744 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18706
.sym 65745 clk24_$glb_clk
.sym 65752 uut.cpu_I.decoded_imm_j[28]
.sym 65759 $abc$24495$new_n3907_
.sym 65766 uut.cpu_I.decoded_imm_j[9]
.sym 65771 uut.mem_wdata[21]
.sym 65773 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$19314
.sym 65774 uut.mem_addr[12]
.sym 65775 uut.cpu_I.pcpi_rs2[14]
.sym 65776 uut.cpu_I.instr_jal
.sym 65777 uut.mem_addr[9]
.sym 65778 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18706
.sym 65780 uut.cpu_I.pcpi_rs1[12]
.sym 65782 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18706
.sym 65789 uut.cpu_I.mem_la_wdata[9]
.sym 65790 uut.cpu_I.pcpi_rs2[28]
.sym 65793 uut.cpu_I.pcpi_rs2[23]
.sym 65798 uut.cpu_I.mem_la_wdata[12]
.sym 65801 uut.cpu_I.pcpi_rs2[25]
.sym 65804 uut.cpu_I.pcpi_rs2[21]
.sym 65806 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18706
.sym 65807 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 65808 uut.cpu_I.mem_la_wdata[7]
.sym 65811 uut.cpu_I.mem_la_wdata[5]
.sym 65812 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 65815 uut.cpu_I.pcpi_rs2[15]
.sym 65821 uut.cpu_I.pcpi_rs2[15]
.sym 65822 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 65823 uut.cpu_I.mem_la_wdata[7]
.sym 65827 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 65829 uut.cpu_I.pcpi_rs2[23]
.sym 65830 uut.cpu_I.mem_la_wdata[7]
.sym 65834 uut.cpu_I.mem_la_wdata[9]
.sym 65840 uut.cpu_I.mem_la_wdata[7]
.sym 65846 uut.cpu_I.mem_la_wdata[5]
.sym 65847 uut.cpu_I.pcpi_rs2[21]
.sym 65848 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 65853 uut.cpu_I.mem_la_wdata[12]
.sym 65858 uut.cpu_I.mem_la_wdata[9]
.sym 65859 uut.cpu_I.pcpi_rs2[25]
.sym 65860 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 65863 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 65865 uut.cpu_I.mem_la_wdata[12]
.sym 65866 uut.cpu_I.pcpi_rs2[28]
.sym 65867 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18706
.sym 65868 clk24_$glb_clk
.sym 65878 uut.uwbb.sbdati[5]
.sym 65883 uut.mem_addr[7]
.sym 65889 uut.cpu_I.pcpi_rs2[23]
.sym 65895 $abc$24495$uut.cpu_I.next_pc[30]_new_inv_
.sym 65897 uut.cpu_I.mem_rdata_latched[31]
.sym 65898 uut.cpu_I.latched_rd[0]
.sym 65900 uut.cpu_I.reg_next_pc[30]
.sym 65901 uut.cpu_I.latched_store
.sym 65902 uut.cpu_I.latched_rd[0]
.sym 65903 uut.mem_wdata[25]
.sym 65904 uut.cpu_I.mem_do_rinst
.sym 65905 uut.mem_wdata[28]
.sym 65911 uut.cpu_I.mem_do_rinst
.sym 65919 $abc$24495$uut.cpu_I.next_pc[12]_new_inv_
.sym 65920 uut.cpu_I.reg_next_pc[12]
.sym 65925 uut.cpu_I.mem_do_prefetch
.sym 65927 uut.cpu_I.latched_store
.sym 65929 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$19314
.sym 65930 uut.cpu_I.latched_branch
.sym 65932 uut.cpu_I.reg_out[12]
.sym 65940 uut.cpu_I.pcpi_rs1[12]
.sym 65944 uut.cpu_I.latched_store
.sym 65945 uut.cpu_I.latched_branch
.sym 65946 uut.cpu_I.reg_next_pc[12]
.sym 65947 uut.cpu_I.reg_out[12]
.sym 65986 uut.cpu_I.mem_do_prefetch
.sym 65987 uut.cpu_I.mem_do_rinst
.sym 65988 $abc$24495$uut.cpu_I.next_pc[12]_new_inv_
.sym 65989 uut.cpu_I.pcpi_rs1[12]
.sym 65990 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$19314
.sym 65991 clk24_$glb_clk
.sym 65994 uut.cpu_I.decoded_imm_j[29]
.sym 65997 uut.cpu_I.decoded_imm_j[30]
.sym 65999 uut.cpu_I.decoded_imm_j[31]
.sym 66003 uut.cpu_I.pcpi_rs1[11]
.sym 66006 uut.cpu_I.reg_next_pc[12]
.sym 66008 uut.cpu_I.instr_jal
.sym 66018 uut.cpu_I.reg_out[12]
.sym 66022 uut.cpu_I.reg_next_pc[11]
.sym 66025 uut.mem_addr[11]
.sym 66027 uut.cpu_I.decoder_trigger
.sym 66028 uut.cpu_I.pcpi_rs2[19]
.sym 66034 uut.cpu_I.latched_store
.sym 66036 uut.cpu_I.latched_store
.sym 66039 uut.cpu_I.reg_out[9]
.sym 66040 uut.cpu_I.mem_do_prefetch
.sym 66041 $abc$24495$uut.cpu_I.next_pc[11]_new_inv_
.sym 66042 uut.cpu_I.reg_out[30]
.sym 66045 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$19314
.sym 66046 uut.cpu_I.reg_next_pc[11]
.sym 66047 $abc$24495$uut.cpu_I.next_pc[9]_new_inv_
.sym 66048 uut.cpu_I.mem_do_prefetch
.sym 66053 uut.cpu_I.pcpi_rs1[10]
.sym 66055 uut.cpu_I.reg_next_pc[10]
.sym 66056 uut.cpu_I.pcpi_rs1[11]
.sym 66057 uut.cpu_I.reg_out[10]
.sym 66058 uut.cpu_I.reg_next_pc[9]
.sym 66059 $abc$24495$uut.cpu_I.next_pc[10]_new_inv_
.sym 66060 uut.cpu_I.reg_next_pc[30]
.sym 66061 uut.cpu_I.latched_branch
.sym 66062 uut.cpu_I.reg_out[11]
.sym 66063 uut.cpu_I.pcpi_rs1[9]
.sym 66064 uut.cpu_I.mem_do_rinst
.sym 66067 uut.cpu_I.mem_do_prefetch
.sym 66068 uut.cpu_I.mem_do_rinst
.sym 66069 uut.cpu_I.pcpi_rs1[11]
.sym 66070 $abc$24495$uut.cpu_I.next_pc[11]_new_inv_
.sym 66073 uut.cpu_I.reg_out[10]
.sym 66074 uut.cpu_I.latched_branch
.sym 66075 uut.cpu_I.reg_next_pc[10]
.sym 66076 uut.cpu_I.latched_store
.sym 66079 uut.cpu_I.mem_do_prefetch
.sym 66080 uut.cpu_I.pcpi_rs1[10]
.sym 66081 $abc$24495$uut.cpu_I.next_pc[10]_new_inv_
.sym 66082 uut.cpu_I.mem_do_rinst
.sym 66085 uut.cpu_I.mem_do_rinst
.sym 66086 uut.cpu_I.pcpi_rs1[9]
.sym 66087 uut.cpu_I.mem_do_prefetch
.sym 66088 $abc$24495$uut.cpu_I.next_pc[9]_new_inv_
.sym 66097 uut.cpu_I.reg_next_pc[9]
.sym 66098 uut.cpu_I.latched_store
.sym 66099 uut.cpu_I.reg_out[9]
.sym 66100 uut.cpu_I.latched_branch
.sym 66103 uut.cpu_I.latched_branch
.sym 66104 uut.cpu_I.reg_out[30]
.sym 66105 uut.cpu_I.latched_store
.sym 66106 uut.cpu_I.reg_next_pc[30]
.sym 66109 uut.cpu_I.reg_next_pc[11]
.sym 66110 uut.cpu_I.latched_store
.sym 66111 uut.cpu_I.reg_out[11]
.sym 66112 uut.cpu_I.latched_branch
.sym 66113 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$19314
.sym 66114 clk24_$glb_clk
.sym 66116 uut.cpu_I.reg_next_pc[9]
.sym 66119 uut.cpu_I.reg_next_pc[14]
.sym 66121 uut.cpu_I.reg_next_pc[10]
.sym 66128 uut.mem_addr[7]
.sym 66129 uut.cpu_I.decoded_imm_j[31]
.sym 66134 uut.mem_addr[10]
.sym 66138 uut.cpu_I.reg_out[30]
.sym 66140 uut.cpu_I.decoded_imm_j[25]
.sym 66141 uut.cpu_I.pcpi_rs2[27]
.sym 66143 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[15]
.sym 66145 uut.cpu_I.reg_next_pc[15]
.sym 66146 uut.cpu_I.pcpi_rs2[30]
.sym 66148 uut.cpu_I.reg_out[11]
.sym 66149 uut.cpu_I.pcpi_rs1[9]
.sym 66166 uut.cpu_I.mem_rdata_latched[28]
.sym 66167 uut.cpu_I.mem_rdata_latched[31]
.sym 66172 uut.cpu_I.mem_rdata_latched[30]
.sym 66178 uut.cpu_I.mem_rdata_latched[29]
.sym 66181 uut.cpu_I.mem_rdata_latched[27]
.sym 66182 uut.cpu_I.mem_rdata_latched[25]
.sym 66187 uut.cpu_I.mem_rdata_latched[26]
.sym 66191 uut.cpu_I.mem_rdata_latched[29]
.sym 66196 uut.cpu_I.mem_rdata_latched[26]
.sym 66205 uut.cpu_I.mem_rdata_latched[31]
.sym 66211 uut.cpu_I.mem_rdata_latched[30]
.sym 66217 uut.cpu_I.mem_rdata_latched[27]
.sym 66221 uut.cpu_I.mem_rdata_latched[25]
.sym 66226 uut.cpu_I.mem_rdata_latched[28]
.sym 66232 uut.cpu_I.mem_rdata_latched[31]
.sym 66236 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663_$glb_ce
.sym 66237 clk24_$glb_clk
.sym 66241 uut.cpu_I.reg_next_pc[11]
.sym 66242 $abc$24495$new_n3397_
.sym 66243 $abc$24495$new_n3393_
.sym 66245 uut.cpu_I.reg_pc[16]
.sym 66253 uut.cpu_I.decoded_imm_j[5]
.sym 66255 uut.mem_addr[6]
.sym 66257 uut.cpu_I.decoded_imm_j[20]
.sym 66261 uut.cpu_I.decoded_imm_j[7]
.sym 66265 uut.cpu_I.reg_next_pc[14]
.sym 66266 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[10]_new_inv_
.sym 66268 uut.cpu_I.instr_jal
.sym 66269 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[11]
.sym 66270 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[16]
.sym 66271 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[12]
.sym 66273 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[12]
.sym 66280 uut.cpu_I.instr_jal
.sym 66281 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[10]
.sym 66282 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[11]_new_inv_
.sym 66283 uut.cpu_I.latched_store
.sym 66284 uut.cpu_I.instr_jal
.sym 66285 uut.cpu_I.decoder_trigger
.sym 66286 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[15]
.sym 66287 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[10]
.sym 66290 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[10]_new_inv_
.sym 66291 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[12]
.sym 66292 uut.cpu_I.decoder_trigger
.sym 66293 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[14]
.sym 66294 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[15]
.sym 66295 uut.cpu_I.latched_branch
.sym 66297 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[12]
.sym 66298 $abc$24495$new_n3405_
.sym 66300 uut.cpu_I.decoder_trigger
.sym 66303 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[15]
.sym 66304 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[14]
.sym 66305 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[12]
.sym 66306 uut.cpu_I.reg_next_pc[11]
.sym 66307 uut.cpu_I.latched_store
.sym 66310 uut.cpu_I.reg_next_pc[12]
.sym 66311 $abc$24495$new_n3399_
.sym 66313 $abc$24495$new_n3405_
.sym 66314 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[15]
.sym 66316 uut.cpu_I.decoder_trigger
.sym 66319 uut.cpu_I.reg_next_pc[12]
.sym 66320 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[11]_new_inv_
.sym 66321 uut.cpu_I.latched_store
.sym 66322 uut.cpu_I.latched_branch
.sym 66325 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[15]
.sym 66326 uut.cpu_I.decoder_trigger
.sym 66327 uut.cpu_I.instr_jal
.sym 66328 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[15]
.sym 66331 uut.cpu_I.reg_next_pc[11]
.sym 66332 uut.cpu_I.latched_branch
.sym 66333 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[10]_new_inv_
.sym 66334 uut.cpu_I.latched_store
.sym 66337 uut.cpu_I.decoder_trigger
.sym 66338 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[10]
.sym 66339 uut.cpu_I.instr_jal
.sym 66340 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[10]
.sym 66343 uut.cpu_I.decoder_trigger
.sym 66344 uut.cpu_I.instr_jal
.sym 66345 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[14]
.sym 66346 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[14]
.sym 66349 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[12]
.sym 66351 $abc$24495$new_n3399_
.sym 66352 uut.cpu_I.decoder_trigger
.sym 66355 uut.cpu_I.decoder_trigger
.sym 66356 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[12]
.sym 66357 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[12]
.sym 66358 uut.cpu_I.instr_jal
.sym 66359 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431_$glb_ce
.sym 66360 clk24_$glb_clk
.sym 66361 reset_$glb_sr
.sym 66366 uut.cpu_I.reg_next_pc[16]
.sym 66382 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[11]
.sym 66386 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[19]
.sym 66387 uut.cpu_I.latched_rd[0]
.sym 66390 uut.cpu_I.latched_rd[0]
.sym 66392 uut.cpu_I.reg_next_pc[30]
.sym 66393 uut.cpu_I.latched_store
.sym 66394 uut.cpu_I.latched_store
.sym 66405 uut.cpu_I.latched_branch
.sym 66410 uut.cpu_I.decoder_trigger
.sym 66414 uut.cpu_I.instr_jal
.sym 66417 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[15]_new_inv_
.sym 66418 uut.cpu_I.mem_rdata_latched[31]
.sym 66421 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[16]
.sym 66426 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[16]
.sym 66428 uut.cpu_I.latched_store
.sym 66431 uut.cpu_I.reg_next_pc[16]
.sym 66436 uut.cpu_I.mem_rdata_latched[31]
.sym 66442 uut.cpu_I.reg_next_pc[16]
.sym 66443 uut.cpu_I.latched_branch
.sym 66444 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[15]_new_inv_
.sym 66445 uut.cpu_I.latched_store
.sym 66450 uut.cpu_I.mem_rdata_latched[31]
.sym 66455 uut.cpu_I.mem_rdata_latched[31]
.sym 66460 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[16]
.sym 66461 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[16]
.sym 66462 uut.cpu_I.instr_jal
.sym 66463 uut.cpu_I.decoder_trigger
.sym 66469 uut.cpu_I.mem_rdata_latched[31]
.sym 66474 uut.cpu_I.mem_rdata_latched[31]
.sym 66479 uut.cpu_I.mem_rdata_latched[31]
.sym 66482 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663_$glb_ce
.sym 66483 clk24_$glb_clk
.sym 66516 uut.cpu_I.decoder_trigger
.sym 66518 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[31]
.sym 66528 uut.cpu_I.reg_next_pc[17]
.sym 66529 $abc$24495$new_n3413_
.sym 66531 uut.cpu_I.decoder_trigger
.sym 66532 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[19]
.sym 66536 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[22]
.sym 66537 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[24]
.sym 66539 uut.cpu_I.decoder_trigger
.sym 66540 uut.cpu_I.latched_store
.sym 66541 $abc$24495$new_n3423_
.sym 66544 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[19]
.sym 66546 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[19]
.sym 66548 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[17]
.sym 66550 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[17]
.sym 66552 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[16]_new_inv_
.sym 66553 uut.cpu_I.latched_branch
.sym 66554 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[17]
.sym 66556 uut.cpu_I.instr_jal
.sym 66557 $abc$24495$new_n3409_
.sym 66562 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[22]
.sym 66566 uut.cpu_I.decoder_trigger
.sym 66567 $abc$24495$new_n3413_
.sym 66568 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[19]
.sym 66571 $abc$24495$new_n3409_
.sym 66573 uut.cpu_I.decoder_trigger
.sym 66574 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[17]
.sym 66577 uut.cpu_I.instr_jal
.sym 66578 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[19]
.sym 66579 uut.cpu_I.decoder_trigger
.sym 66580 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[19]
.sym 66583 uut.cpu_I.reg_next_pc[17]
.sym 66584 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[16]_new_inv_
.sym 66585 uut.cpu_I.latched_branch
.sym 66586 uut.cpu_I.latched_store
.sym 66589 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[17]
.sym 66595 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[24]
.sym 66597 $abc$24495$new_n3423_
.sym 66598 uut.cpu_I.decoder_trigger
.sym 66601 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[17]
.sym 66602 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[17]
.sym 66603 uut.cpu_I.instr_jal
.sym 66604 uut.cpu_I.decoder_trigger
.sym 66605 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431_$glb_ce
.sym 66606 clk24_$glb_clk
.sym 66607 reset_$glb_sr
.sym 66619 key_l$SB_IO_IN
.sym 66620 $PACKER_GND_NET
.sym 66623 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[24]
.sym 66624 uut.cpu_I.reg_next_pc[19]
.sym 66628 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[19]
.sym 66630 $PACKER_GND_NET
.sym 66649 $abc$24495$new_n3437_
.sym 66650 $abc$24495$new_n3431_
.sym 66651 $abc$24495$new_n3435_
.sym 66652 uut.cpu_I.reg_next_pc[30]
.sym 66653 $abc$24495$new_n3425_
.sym 66655 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[24]_new_inv_
.sym 66656 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[25]
.sym 66658 uut.cpu_I.decoder_trigger
.sym 66661 uut.cpu_I.reg_next_pc[25]
.sym 66666 uut.cpu_I.latched_store
.sym 66670 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[30]
.sym 66672 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[28]
.sym 66673 uut.cpu_I.reg_next_pc[31]
.sym 66675 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[31]
.sym 66676 uut.cpu_I.latched_branch
.sym 66678 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[30]_new_inv_
.sym 66680 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[29]_new_inv_
.sym 66682 uut.cpu_I.decoder_trigger
.sym 66684 $abc$24495$new_n3437_
.sym 66685 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[31]
.sym 66694 uut.cpu_I.latched_branch
.sym 66695 uut.cpu_I.reg_next_pc[31]
.sym 66696 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[30]_new_inv_
.sym 66697 uut.cpu_I.latched_store
.sym 66700 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[30]
.sym 66701 $abc$24495$new_n3435_
.sym 66703 uut.cpu_I.decoder_trigger
.sym 66706 uut.cpu_I.decoder_trigger
.sym 66708 $abc$24495$new_n3425_
.sym 66709 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[25]
.sym 66712 uut.cpu_I.latched_store
.sym 66713 uut.cpu_I.latched_branch
.sym 66714 uut.cpu_I.reg_next_pc[30]
.sym 66715 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[29]_new_inv_
.sym 66718 uut.cpu_I.decoder_trigger
.sym 66719 $abc$24495$new_n3431_
.sym 66721 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[28]
.sym 66724 uut.cpu_I.latched_store
.sym 66725 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[24]_new_inv_
.sym 66726 uut.cpu_I.reg_next_pc[25]
.sym 66727 uut.cpu_I.latched_branch
.sym 66728 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431_$glb_ce
.sym 66729 clk24_$glb_clk
.sym 66730 reset_$glb_sr
.sym 66751 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[24]_new_inv_
.sym 67238 $PACKER_VCC_NET
.sym 67731 $PACKER_VCC_NET
.sym 68005 $PACKER_VCC_NET
.sym 68020 $PACKER_VCC_NET
.sym 68036 uut.uwbb.so_1
.sym 68037 $PACKER_GND_NET
.sym 68038 uut.uwbb.soe_1
.sym 68042 $PACKER_GND_NET
.sym 68043 $PACKER_GND_NET_$glb_clk
.sym 68044 $PACKER_GND_NET_$glb_clk
.sym 68046 $PACKER_GND_NET
.sym 68053 uut.uwbb.soe_1
.sym 68058 $PACKER_GND_NET
.sym 68060 uut.uwbb.so_1
.sym 68076 uut.uwbb.so_1
.sym 68079 uut.mem_wdata[0]
.sym 68085 uut.cpu_I.mem_la_wdata[5]
.sym 68093 uut.uwbb.soe_1
.sym 68095 uut.uwbb.scsni_1
.sym 68096 $PACKER_VCC_NET
.sym 68111 uut.mem_wdata[1]
.sym 68113 uut.mem_wdata[0]
.sym 68121 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$17398
.sym 68166 uut.mem_wdata[1]
.sym 68180 uut.mem_wdata[0]
.sym 68182 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$17398
.sym 68183 clk24_$glb_clk
.sym 68187 uut.uwbb.scsni_1
.sym 68196 spkr$SB_IO_OUT
.sym 68200 uut.mem_wdata[26]
.sym 68201 uut.uwbb.sbadri[6]
.sym 68202 uut.uwbb.sbadri[0]
.sym 68203 $PACKER_VCC_NET
.sym 68208 $PACKER_VCC_NET
.sym 68209 uut.uwbb.sbadri[7]
.sym 68210 uut.uwbb.sbadri[5]
.sym 68211 uut.uwbb.sbadri[2]
.sym 68212 key_a$SB_IO_IN
.sym 68225 uut.mem_wdata[0]
.sym 68230 uut.mem_wdata[1]
.sym 68237 $PACKER_GND_NET
.sym 68267 uut.pt.comp[1]
.sym 68268 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18333
.sym 68277 uut.pt.comp[2]
.sym 68293 $PACKER_GND_NET
.sym 68295 uut.pt.comp[3]
.sym 68296 uut.pt.counter[0]
.sym 68308 $PACKER_GND_NET
.sym 68312 uut.pt.counter[0]
.sym 68323 uut.pt.comp[3]
.sym 68330 uut.pt.comp[2]
.sym 68336 uut.pt.comp[1]
.sym 68345 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18333
.sym 68346 clk24_$glb_clk
.sym 68364 $PACKER_VCC_NET
.sym 68367 $PACKER_VCC_NET
.sym 68368 uut.uwbb.sbdato_1[7]
.sym 68374 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[10]
.sym 68381 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[9]
.sym 68382 uut.mem_wdata[0]
.sym 68397 $PACKER_VCC_NET
.sym 68401 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[3]
.sym 68402 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[2]
.sym 68403 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[1]
.sym 68404 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[6]
.sym 68405 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[4]
.sym 68406 $auto$alumacc.cc:474:replace_alu$5115.C[1]
.sym 68414 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[5]
.sym 68417 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[7]
.sym 68421 $nextpnr_ICESTORM_LC_16$O
.sym 68423 $auto$alumacc.cc:474:replace_alu$5115.C[1]
.sym 68427 $auto$alumacc.cc:474:replace_alu$5115.C[2]
.sym 68430 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[1]
.sym 68433 $auto$alumacc.cc:474:replace_alu$5115.C[3]
.sym 68435 $PACKER_VCC_NET
.sym 68436 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[2]
.sym 68439 $auto$alumacc.cc:474:replace_alu$5115.C[4]
.sym 68442 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[3]
.sym 68445 $auto$alumacc.cc:474:replace_alu$5115.C[5]
.sym 68448 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[4]
.sym 68451 $auto$alumacc.cc:474:replace_alu$5115.C[6]
.sym 68453 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[5]
.sym 68454 $PACKER_VCC_NET
.sym 68457 $auto$alumacc.cc:474:replace_alu$5115.C[7]
.sym 68459 $PACKER_VCC_NET
.sym 68460 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[6]
.sym 68463 $auto$alumacc.cc:474:replace_alu$5115.C[8]
.sym 68466 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[7]
.sym 68483 uut.uwbb.sbadri[1]
.sym 68484 uut.uwbb.sbdato_1[0]
.sym 68486 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[3]
.sym 68487 uut.pt.comp[0]
.sym 68491 uut.uwbb.mi_1
.sym 68497 uut.mem_wdata[10]
.sym 68499 uut.pt.comp[15]
.sym 68501 uut.mem_wdata[13]
.sym 68504 uut.pt.comp[3]
.sym 68507 $auto$alumacc.cc:474:replace_alu$5115.C[8]
.sym 68515 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[11]
.sym 68524 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[10]
.sym 68526 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[13]
.sym 68529 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[9]
.sym 68530 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[14]
.sym 68534 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[15]
.sym 68536 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[12]
.sym 68538 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[8]
.sym 68544 $auto$alumacc.cc:474:replace_alu$5115.C[9]
.sym 68546 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[8]
.sym 68550 $auto$alumacc.cc:474:replace_alu$5115.C[10]
.sym 68553 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[9]
.sym 68556 $auto$alumacc.cc:474:replace_alu$5115.C[11]
.sym 68558 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[10]
.sym 68562 $auto$alumacc.cc:474:replace_alu$5115.C[12]
.sym 68565 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[11]
.sym 68568 $auto$alumacc.cc:474:replace_alu$5115.C[13]
.sym 68570 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[12]
.sym 68574 $auto$alumacc.cc:474:replace_alu$5115.C[14]
.sym 68577 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[13]
.sym 68580 $auto$alumacc.cc:474:replace_alu$5115.C[15]
.sym 68583 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[14]
.sym 68586 $auto$alumacc.cc:474:replace_alu$5115.C[16]
.sym 68588 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[15]
.sym 68606 uut.uwbb.sbdati[7]
.sym 68607 uut.uwbb.sbdati[2]
.sym 68610 uut.uwbb.sbdato_1[6]
.sym 68611 key_b$SB_IO_IN
.sym 68613 $PACKER_VCC_NET
.sym 68614 uut.pt.comp[10]
.sym 68618 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[6]
.sym 68619 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[21]
.sym 68620 $auto$wreduce.cc:455:run$5055[1]
.sym 68621 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[15]
.sym 68624 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[7]
.sym 68625 uut.mem_wdata[5]
.sym 68626 uut.mem_wdata[1]
.sym 68627 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[17]
.sym 68628 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[4]
.sym 68629 $PACKER_GND_NET
.sym 68630 $auto$alumacc.cc:474:replace_alu$5115.C[16]
.sym 68638 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[19]
.sym 68639 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[22]
.sym 68641 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[16]
.sym 68642 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[23]
.sym 68645 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[18]
.sym 68647 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[21]
.sym 68650 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[20]
.sym 68656 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[17]
.sym 68667 $auto$alumacc.cc:474:replace_alu$5115.C[17]
.sym 68670 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[16]
.sym 68673 $auto$alumacc.cc:474:replace_alu$5115.C[18]
.sym 68676 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[17]
.sym 68679 $auto$alumacc.cc:474:replace_alu$5115.C[19]
.sym 68681 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[18]
.sym 68685 $auto$alumacc.cc:474:replace_alu$5115.C[20]
.sym 68688 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[19]
.sym 68691 $auto$alumacc.cc:474:replace_alu$5115.C[21]
.sym 68694 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[20]
.sym 68697 $auto$alumacc.cc:474:replace_alu$5115.C[22]
.sym 68700 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[21]
.sym 68703 $auto$alumacc.cc:474:replace_alu$5115.C[23]
.sym 68706 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[22]
.sym 68709 $auto$alumacc.cc:474:replace_alu$5115.C[24]
.sym 68712 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[23]
.sym 68724 $abc$24495$auto$alumacc.cc:491:replace_alu$5112[30]
.sym 68731 $PACKER_VCC_NET
.sym 68732 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[22]
.sym 68735 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[22]
.sym 68737 uut.pt.comp[19]
.sym 68738 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[23]
.sym 68740 $PACKER_VCC_NET
.sym 68741 uut.pt.comp[16]
.sym 68742 uut.pt.counter[1]
.sym 68743 uut.pt.comp[25]
.sym 68745 uut.pt.comp[30]
.sym 68746 uut.pt.comp[17]
.sym 68747 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[14]
.sym 68749 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[13]
.sym 68751 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[18]
.sym 68753 $auto$alumacc.cc:474:replace_alu$5115.C[24]
.sym 68759 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[27]
.sym 68761 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[28]
.sym 68763 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[26]
.sym 68768 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[25]
.sym 68770 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[30]
.sym 68772 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[29]
.sym 68773 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[24]
.sym 68790 $auto$alumacc.cc:474:replace_alu$5115.C[25]
.sym 68793 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[24]
.sym 68796 $auto$alumacc.cc:474:replace_alu$5115.C[26]
.sym 68799 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[25]
.sym 68802 $auto$alumacc.cc:474:replace_alu$5115.C[27]
.sym 68804 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[26]
.sym 68808 $auto$alumacc.cc:474:replace_alu$5115.C[28]
.sym 68811 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[27]
.sym 68814 $auto$alumacc.cc:474:replace_alu$5115.C[29]
.sym 68816 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[28]
.sym 68820 $auto$alumacc.cc:474:replace_alu$5115.C[30]
.sym 68823 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[29]
.sym 68826 $nextpnr_ICESTORM_LC_17$I3
.sym 68828 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[30]
.sym 68836 $nextpnr_ICESTORM_LC_17$I3
.sym 68840 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[21]
.sym 68841 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[20]
.sym 68842 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[29]
.sym 68843 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[28]
.sym 68844 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[17]
.sym 68845 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[30]
.sym 68846 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[27]
.sym 68855 $PACKER_VCC_NET
.sym 68859 $PACKER_VCC_NET
.sym 68864 uut.mem_wdata[1]
.sym 68865 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[10]
.sym 68866 uut.mem_wdata[0]
.sym 68868 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[23]
.sym 68869 uut.pt.comp[24]
.sym 68870 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[16]
.sym 68872 uut.mem_wdata[14]
.sym 68873 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[9]
.sym 68874 uut.mem_wdata[11]
.sym 68882 $auto$wreduce.cc:455:run$5055[1]
.sym 68883 uut.pt.counter[26]
.sym 68884 uut.pt.counter[25]
.sym 68886 uut.pt.counter[24]
.sym 68887 uut.pt.counter[1]
.sym 68892 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18614
.sym 68903 uut.pt.counter[6]
.sym 68904 uut.pt.counter[7]
.sym 68909 uut.pt.counter[4]
.sym 68916 uut.pt.counter[6]
.sym 68921 uut.pt.counter[1]
.sym 68927 uut.pt.counter[25]
.sym 68932 uut.pt.counter[7]
.sym 68938 uut.pt.counter[26]
.sym 68946 uut.pt.counter[4]
.sym 68951 $auto$wreduce.cc:455:run$5055[1]
.sym 68958 uut.pt.counter[24]
.sym 68960 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18614
.sym 68961 clk24_$glb_clk
.sym 68962 $abc$24495$auto$rtlil.cc:1969:NotGate$24363_$glb_sr
.sym 68977 uut.pt.counter[26]
.sym 68980 uut.pt.counter[25]
.sym 68983 uut.pt.counter[17]
.sym 68984 uut.pt.counter[27]
.sym 68988 uut.mem_wdata[10]
.sym 68991 uut.cpu_I.mem_la_wdata[14]
.sym 68992 uut.mem_wdata[13]
.sym 68994 uut.pt.counter[20]
.sym 68996 uut.pt.counter[21]
.sym 69006 $PACKER_VCC_NET
.sym 69025 uut.pt.counter[18]
.sym 69027 uut.pt.counter[0]
.sym 69029 uut.pt.counter[9]
.sym 69030 uut.pt.counter[10]
.sym 69033 uut.pt.counter[13]
.sym 69034 uut.pt.counter[14]
.sym 69051 uut.pt.counter[9]
.sym 69055 uut.pt.counter[14]
.sym 69063 uut.pt.counter[13]
.sym 69069 uut.pt.counter[18]
.sym 69076 uut.pt.counter[10]
.sym 69079 uut.pt.counter[0]
.sym 69080 $PACKER_VCC_NET
.sym 69084 clk24_$glb_clk
.sym 69085 $abc$24495$auto$rtlil.cc:1969:NotGate$24363_$glb_sr
.sym 69097 uut.uwbb.so_1
.sym 69102 $PACKER_VCC_NET
.sym 69105 $PACKER_VCC_NET
.sym 69110 uut.mem_wdata[14]
.sym 69112 uut.mem_wdata[5]
.sym 69114 uut.mem_wdata[10]
.sym 69115 uut.pt.counter[30]
.sym 69116 $PACKER_GND_NET
.sym 69117 uut.cpu_I.decoded_imm_j[28]
.sym 69118 uut.mem_wdata[1]
.sym 69120 uut.mem_wdata[11]
.sym 69121 uut.mem_addr[11]
.sym 69131 uut.cpu_I.mem_la_wdata[6]
.sym 69133 uut.cpu_I.mem_la_wdata[0]
.sym 69140 uut.rom_do[26]
.sym 69141 gpio_o[26]
.sym 69143 uut.pt.counter[16]
.sym 69145 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18706
.sym 69147 uut.cpu_I.mem_la_wdata[5]
.sym 69150 uut.cpu_I.mem_la_wdata[10]
.sym 69151 uut.cpu_I.mem_la_wdata[14]
.sym 69153 uut.mem_addr[29]
.sym 69156 uut.mem_addr[28]
.sym 69158 uut.pt.counter[23]
.sym 69160 uut.cpu_I.mem_la_wdata[6]
.sym 69167 uut.cpu_I.mem_la_wdata[0]
.sym 69172 uut.pt.counter[23]
.sym 69181 uut.pt.counter[16]
.sym 69187 uut.cpu_I.mem_la_wdata[14]
.sym 69191 uut.cpu_I.mem_la_wdata[5]
.sym 69199 uut.cpu_I.mem_la_wdata[10]
.sym 69202 uut.mem_addr[29]
.sym 69203 uut.mem_addr[28]
.sym 69204 gpio_o[26]
.sym 69205 uut.rom_do[26]
.sym 69206 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18706
.sym 69207 clk24_$glb_clk
.sym 69221 uut.rom_do[27]
.sym 69225 uut.mem_addr[11]
.sym 69226 $PACKER_VCC_NET
.sym 69227 uut.cpu_I.mem_la_wdata[6]
.sym 69230 $PACKER_VCC_NET
.sym 69235 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 69236 uut.mem_addr[29]
.sym 69239 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 69242 uut.mem_addr[28]
.sym 69252 uut.mem_addr[29]
.sym 69253 uut.mem_addr[28]
.sym 69255 gpio_o[25]
.sym 69258 uut.mem_wdata[27]
.sym 69260 uut.mem_wdata[26]
.sym 69261 gpio_o[27]
.sym 69269 uut.rom_do[27]
.sym 69271 uut.mem_wdata[28]
.sym 69277 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17173
.sym 69278 uut.mem_wdata[25]
.sym 69279 uut.rom_do[25]
.sym 69286 uut.mem_wdata[28]
.sym 69295 uut.mem_addr[29]
.sym 69296 gpio_o[25]
.sym 69297 uut.rom_do[25]
.sym 69298 uut.mem_addr[28]
.sym 69303 uut.mem_wdata[27]
.sym 69307 gpio_o[27]
.sym 69308 uut.mem_addr[28]
.sym 69309 uut.mem_addr[29]
.sym 69310 uut.rom_do[27]
.sym 69313 uut.mem_wdata[25]
.sym 69322 uut.mem_wdata[26]
.sym 69329 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17173
.sym 69330 clk24_$glb_clk
.sym 69332 gpio_o[29]
.sym 69333 $abc$24495$new_n3901_
.sym 69344 uut.rom_do[26]
.sym 69356 uut.mem_wdata[1]
.sym 69357 uut.mem_wdata[28]
.sym 69358 uut.mem_wdata[11]
.sym 69359 uut.mem_wdata[12]
.sym 69363 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17173
.sym 69364 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18706
.sym 69366 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17173
.sym 69373 gpio_o[28]
.sym 69375 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18706
.sym 69376 uut.cpu_I.mem_la_wdata[13]
.sym 69377 uut.cpu_I.pcpi_rs2[13]
.sym 69379 uut.cpu_I.mem_la_wdata[1]
.sym 69382 uut.cpu_I.mem_la_wdata[11]
.sym 69387 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 69388 uut.cpu_I.mem_la_wdata[10]
.sym 69392 uut.cpu_I.mem_la_wdata[5]
.sym 69394 uut.cpu_I.pcpi_rs2[27]
.sym 69396 uut.mem_addr[29]
.sym 69397 uut.rom_do[28]
.sym 69398 uut.cpu_I.pcpi_rs2[29]
.sym 69399 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 69402 uut.mem_addr[28]
.sym 69403 uut.cpu_I.pcpi_rs2[26]
.sym 69406 uut.cpu_I.mem_la_wdata[11]
.sym 69407 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 69409 uut.cpu_I.pcpi_rs2[27]
.sym 69412 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 69413 uut.cpu_I.pcpi_rs2[29]
.sym 69414 uut.cpu_I.mem_la_wdata[13]
.sym 69419 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 69420 uut.cpu_I.mem_la_wdata[10]
.sym 69421 uut.cpu_I.pcpi_rs2[26]
.sym 69424 uut.cpu_I.mem_la_wdata[5]
.sym 69426 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 69427 uut.cpu_I.pcpi_rs2[13]
.sym 69430 uut.cpu_I.mem_la_wdata[1]
.sym 69437 uut.cpu_I.mem_la_wdata[11]
.sym 69445 uut.cpu_I.mem_la_wdata[13]
.sym 69448 uut.rom_do[28]
.sym 69449 gpio_o[28]
.sym 69450 uut.mem_addr[29]
.sym 69451 uut.mem_addr[28]
.sym 69452 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18706
.sym 69453 clk24_$glb_clk
.sym 69455 lcd_nrst$SB_IO_OUT
.sym 69459 $abc$24495$new_n3907_
.sym 69460 $abc$24495$new_n3904_
.sym 69461 lcd_dc$SB_IO_OUT
.sym 69467 uut.mem_addr[9]
.sym 69471 uut.mem_addr[12]
.sym 69475 uut.cpu_I.mem_la_wdata[1]
.sym 69480 uut.mem_wdata[26]
.sym 69483 uut.cpu_I.mem_la_wdata[14]
.sym 69484 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 69485 uut.mem_wdata[30]
.sym 69488 uut.mem_wdata[13]
.sym 69500 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 69505 uut.cpu_I.mem_la_wdata[6]
.sym 69507 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 69510 uut.cpu_I.mem_la_wdata[14]
.sym 69512 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 69513 uut.cpu_I.pcpi_rs2[11]
.sym 69515 uut.cpu_I.pcpi_rs2[30]
.sym 69520 uut.cpu_I.pcpi_rs2[14]
.sym 69523 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18706
.sym 69526 uut.cpu_I.mem_la_wdata[3]
.sym 69535 uut.cpu_I.pcpi_rs2[11]
.sym 69536 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 69537 uut.cpu_I.mem_la_wdata[3]
.sym 69565 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 69566 uut.cpu_I.pcpi_rs2[14]
.sym 69567 uut.cpu_I.mem_la_wdata[6]
.sym 69571 uut.cpu_I.mem_la_wdata[14]
.sym 69573 uut.cpu_I.pcpi_rs2[30]
.sym 69574 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 69575 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18706
.sym 69576 clk24_$glb_clk
.sym 69596 $PACKER_VCC_NET
.sym 69597 $abc$24495$uut.cpu_I.next_pc[30]_new_inv_
.sym 69604 uut.cpu_I.decoded_imm_j[28]
.sym 69605 uut.mem_addr[11]
.sym 69608 $PACKER_GND_NET
.sym 69610 lcd_dc$SB_IO_OUT
.sym 69650 uut.cpu_I.mem_rdata_latched[31]
.sym 69685 uut.cpu_I.mem_rdata_latched[31]
.sym 69698 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663_$glb_ce
.sym 69699 clk24_$glb_clk
.sym 69717 $PACKER_VCC_NET
.sym 69720 $PACKER_VCC_NET
.sym 69724 uut.mem_addr[11]
.sym 69725 uut.cpu_I.reg_next_pc[9]
.sym 69880 uut.cpu_I.mem_rdata_latched[31]
.sym 69907 uut.cpu_I.mem_rdata_latched[31]
.sym 69924 uut.cpu_I.mem_rdata_latched[31]
.sym 69934 uut.cpu_I.mem_rdata_latched[31]
.sym 69944 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663_$glb_ce
.sym 69945 clk24_$glb_clk
.sym 69972 uut.cpu_I.reg_pc[16]
.sym 69992 $abc$24495$new_n3393_
.sym 69997 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[14]
.sym 70000 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[10]
.sym 70002 uut.cpu_I.decoder_trigger
.sym 70008 $abc$24495$new_n3395_
.sym 70009 $abc$24495$new_n3403_
.sym 70017 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[9]
.sym 70021 $abc$24495$new_n3393_
.sym 70023 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[9]
.sym 70024 uut.cpu_I.decoder_trigger
.sym 70039 $abc$24495$new_n3403_
.sym 70040 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[14]
.sym 70041 uut.cpu_I.decoder_trigger
.sym 70051 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[10]
.sym 70052 $abc$24495$new_n3395_
.sym 70053 uut.cpu_I.decoder_trigger
.sym 70067 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431_$glb_ce
.sym 70068 clk24_$glb_clk
.sym 70069 reset_$glb_sr
.sym 70082 $PACKER_VCC_NET
.sym 70083 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[14]
.sym 70088 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[10]
.sym 70089 $PACKER_VCC_NET
.sym 70099 $PACKER_GND_NET
.sym 70102 lcd_dc$SB_IO_OUT
.sym 70104 uut.cpu_I.decoded_imm_j[28]
.sym 70114 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[11]
.sym 70127 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[9]
.sym 70129 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[9]
.sym 70131 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[11]
.sym 70135 uut.cpu_I.decoder_trigger
.sym 70136 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[16]
.sym 70138 $abc$24495$new_n3397_
.sym 70139 uut.cpu_I.instr_jal
.sym 70142 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[11]
.sym 70157 uut.cpu_I.decoder_trigger
.sym 70158 $abc$24495$new_n3397_
.sym 70159 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[11]
.sym 70162 uut.cpu_I.decoder_trigger
.sym 70163 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[11]
.sym 70164 uut.cpu_I.instr_jal
.sym 70165 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[11]
.sym 70168 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[9]
.sym 70169 uut.cpu_I.instr_jal
.sym 70170 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[9]
.sym 70171 uut.cpu_I.decoder_trigger
.sym 70180 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[16]
.sym 70190 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431_$glb_ce
.sym 70191 clk24_$glb_clk
.sym 70192 reset_$glb_sr
.sym 70211 $PACKER_VCC_NET
.sym 70243 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[16]
.sym 70246 $abc$24495$new_n3407_
.sym 70261 uut.cpu_I.decoder_trigger
.sym 70291 uut.cpu_I.decoder_trigger
.sym 70293 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[16]
.sym 70294 $abc$24495$new_n3407_
.sym 70313 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431_$glb_ce
.sym 70314 clk24_$glb_clk
.sym 70315 reset_$glb_sr
.sym 70335 $PACKER_VCC_NET
.sym 70570 uut.uwbb.so_1
.sym 70582 $PACKER_VCC_NET
.sym 70590 lcd_dc$SB_IO_OUT
.sym 70701 $PACKER_VCC_NET
.sym 70707 uut.uwbb.sbdati[0]
.sym 71078 lcd_dc$SB_IO_OUT
.sym 71570 lcd_dc$SB_IO_OUT
.sym 71870 uut.uwbb.mcsno_01
.sym 71871 $PACKER_GND_NET
.sym 71872 $PACKER_VCC_NET
.sym 71873 $PACKER_GND_NET
.sym 71874 $PACKER_GND_NET_$glb_clk
.sym 71875 $PACKER_GND_NET_$glb_clk
.sym 71884 uut.uwbb.mcsno_01
.sym 71889 $PACKER_GND_NET
.sym 71891 $PACKER_VCC_NET
.sym 71896 uut.rom_do[1]
.sym 72018 key_m$SB_IO_IN
.sym 72024 uut.rom_do[0]
.sym 72036 $PACKER_VCC_NET
.sym 72049 uut.mem_addr[12]
.sym 72053 uut.mem_addr[4]
.sym 72055 uut.mem_addr[6]
.sym 72060 uut.mem_addr[3]
.sym 72061 uut.mem_addr[10]
.sym 72063 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431
.sym 72065 key_m$SB_IO_IN
.sym 72066 $abc$24495$auto$alumacc.cc:491:replace_alu$5112[30]
.sym 72073 uut.mem_addr[9]
.sym 72085 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[2]
.sym 72121 $abc$24495$auto$alumacc.cc:491:replace_alu$5112[30]
.sym 72172 $abc$24495$auto$alumacc.cc:491:replace_alu$5112[30]
.sym 72177 clk24_$glb_clk
.sym 72183 uut.rom_do[9]
.sym 72206 uut.mem_addr[8]
.sym 72207 uut.mem_addr[5]
.sym 72212 uut.mem_addr[2]
.sym 72214 uut.mem_addr[5]
.sym 72220 $auto$wreduce.cc:455:run$5055[1]
.sym 72223 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[4]
.sym 72226 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[6]
.sym 72228 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[7]
.sym 72234 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[3]
.sym 72235 uut.pt.comp[0]
.sym 72237 uut.pt.comp[1]
.sym 72238 uut.pt.comp[7]
.sym 72242 uut.pt.comp[4]
.sym 72244 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[5]
.sym 72246 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[0]
.sym 72247 uut.pt.comp[2]
.sym 72248 uut.pt.comp[6]
.sym 72249 uut.pt.comp[3]
.sym 72250 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[2]
.sym 72251 uut.pt.comp[5]
.sym 72252 $auto$alumacc.cc:474:replace_alu$5110.C[1]
.sym 72254 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[0]
.sym 72255 uut.pt.comp[0]
.sym 72258 $auto$alumacc.cc:474:replace_alu$5110.C[2]
.sym 72260 $auto$wreduce.cc:455:run$5055[1]
.sym 72261 uut.pt.comp[1]
.sym 72264 $auto$alumacc.cc:474:replace_alu$5110.C[3]
.sym 72266 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[2]
.sym 72267 uut.pt.comp[2]
.sym 72270 $auto$alumacc.cc:474:replace_alu$5110.C[4]
.sym 72272 uut.pt.comp[3]
.sym 72273 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[3]
.sym 72276 $auto$alumacc.cc:474:replace_alu$5110.C[5]
.sym 72278 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[4]
.sym 72279 uut.pt.comp[4]
.sym 72282 $auto$alumacc.cc:474:replace_alu$5110.C[6]
.sym 72284 uut.pt.comp[5]
.sym 72285 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[5]
.sym 72288 $auto$alumacc.cc:474:replace_alu$5110.C[7]
.sym 72290 uut.pt.comp[6]
.sym 72291 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[6]
.sym 72294 $auto$alumacc.cc:474:replace_alu$5110.C[8]
.sym 72296 uut.pt.comp[7]
.sym 72297 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[7]
.sym 72306 uut.rom_do[8]
.sym 72314 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[7]
.sym 72317 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[4]
.sym 72322 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[6]
.sym 72324 $auto$wreduce.cc:455:run$5055[1]
.sym 72327 uut.rom_do[8]
.sym 72329 uut.mem_addr[12]
.sym 72330 uut.mem_addr[4]
.sym 72332 uut.mem_addr[3]
.sym 72333 uut.mem_addr[6]
.sym 72334 uut.mem_addr[12]
.sym 72337 uut.pt.comp[5]
.sym 72338 $auto$alumacc.cc:474:replace_alu$5110.C[8]
.sym 72346 uut.pt.comp[10]
.sym 72349 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[10]
.sym 72352 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[13]
.sym 72355 uut.pt.comp[14]
.sym 72356 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[9]
.sym 72358 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[14]
.sym 72360 uut.pt.comp[8]
.sym 72364 uut.pt.comp[15]
.sym 72365 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[8]
.sym 72366 uut.pt.comp[9]
.sym 72369 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[11]
.sym 72370 uut.pt.comp[11]
.sym 72371 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[12]
.sym 72372 uut.pt.comp[12]
.sym 72373 uut.pt.comp[13]
.sym 72374 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[15]
.sym 72375 $auto$alumacc.cc:474:replace_alu$5110.C[9]
.sym 72377 uut.pt.comp[8]
.sym 72378 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[8]
.sym 72381 $auto$alumacc.cc:474:replace_alu$5110.C[10]
.sym 72383 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[9]
.sym 72384 uut.pt.comp[9]
.sym 72387 $auto$alumacc.cc:474:replace_alu$5110.C[11]
.sym 72389 uut.pt.comp[10]
.sym 72390 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[10]
.sym 72393 $auto$alumacc.cc:474:replace_alu$5110.C[12]
.sym 72395 uut.pt.comp[11]
.sym 72396 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[11]
.sym 72399 $auto$alumacc.cc:474:replace_alu$5110.C[13]
.sym 72401 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[12]
.sym 72402 uut.pt.comp[12]
.sym 72405 $auto$alumacc.cc:474:replace_alu$5110.C[14]
.sym 72407 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[13]
.sym 72408 uut.pt.comp[13]
.sym 72411 $auto$alumacc.cc:474:replace_alu$5110.C[15]
.sym 72413 uut.pt.comp[14]
.sym 72414 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[14]
.sym 72417 $auto$alumacc.cc:474:replace_alu$5110.C[16]
.sym 72419 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[15]
.sym 72420 uut.pt.comp[15]
.sym 72429 uut.rom_do[13]
.sym 72441 uut.uwbb.sbadri[4]
.sym 72446 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[14]
.sym 72448 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[13]
.sym 72451 uut.mem_addr[9]
.sym 72452 $abc$24495$auto$alumacc.cc:491:replace_alu$5112[30]
.sym 72456 $PACKER_GND_NET
.sym 72457 uut.mem_addr[10]
.sym 72461 $auto$alumacc.cc:474:replace_alu$5110.C[16]
.sym 72472 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[22]
.sym 72474 uut.pt.comp[23]
.sym 72475 uut.pt.comp[18]
.sym 72476 uut.pt.comp[22]
.sym 72477 uut.pt.comp[19]
.sym 72479 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[23]
.sym 72481 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[16]
.sym 72482 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[17]
.sym 72483 uut.pt.comp[17]
.sym 72485 uut.pt.comp[20]
.sym 72490 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[21]
.sym 72492 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[19]
.sym 72493 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[20]
.sym 72494 uut.pt.comp[16]
.sym 72496 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[18]
.sym 72497 uut.pt.comp[21]
.sym 72498 $auto$alumacc.cc:474:replace_alu$5110.C[17]
.sym 72500 uut.pt.comp[16]
.sym 72501 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[16]
.sym 72504 $auto$alumacc.cc:474:replace_alu$5110.C[18]
.sym 72506 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[17]
.sym 72507 uut.pt.comp[17]
.sym 72510 $auto$alumacc.cc:474:replace_alu$5110.C[19]
.sym 72512 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[18]
.sym 72513 uut.pt.comp[18]
.sym 72516 $auto$alumacc.cc:474:replace_alu$5110.C[20]
.sym 72518 uut.pt.comp[19]
.sym 72519 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[19]
.sym 72522 $auto$alumacc.cc:474:replace_alu$5110.C[21]
.sym 72524 uut.pt.comp[20]
.sym 72525 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[20]
.sym 72528 $auto$alumacc.cc:474:replace_alu$5110.C[22]
.sym 72530 uut.pt.comp[21]
.sym 72531 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[21]
.sym 72534 $auto$alumacc.cc:474:replace_alu$5110.C[23]
.sym 72536 uut.pt.comp[22]
.sym 72537 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[22]
.sym 72540 $auto$alumacc.cc:474:replace_alu$5110.C[24]
.sym 72542 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[23]
.sym 72543 uut.pt.comp[23]
.sym 72552 uut.rom_do[12]
.sym 72560 uut.pt.comp[23]
.sym 72561 uut.pt.comp[18]
.sym 72564 uut.pt.comp[22]
.sym 72567 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[23]
.sym 72569 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[16]
.sym 72570 $PACKER_VCC_NET
.sym 72579 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[20]
.sym 72584 $auto$alumacc.cc:474:replace_alu$5110.C[24]
.sym 72591 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[29]
.sym 72592 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[28]
.sym 72594 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[30]
.sym 72600 uut.pt.comp[27]
.sym 72601 uut.pt.comp[26]
.sym 72603 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[27]
.sym 72606 uut.pt.comp[24]
.sym 72607 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[25]
.sym 72608 uut.pt.comp[25]
.sym 72609 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[26]
.sym 72612 uut.pt.comp[29]
.sym 72614 uut.pt.comp[28]
.sym 72618 uut.pt.comp[30]
.sym 72620 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[24]
.sym 72621 $auto$alumacc.cc:474:replace_alu$5110.C[25]
.sym 72623 uut.pt.comp[24]
.sym 72624 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[24]
.sym 72627 $auto$alumacc.cc:474:replace_alu$5110.C[26]
.sym 72629 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[25]
.sym 72630 uut.pt.comp[25]
.sym 72633 $auto$alumacc.cc:474:replace_alu$5110.C[27]
.sym 72635 uut.pt.comp[26]
.sym 72636 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[26]
.sym 72639 $auto$alumacc.cc:474:replace_alu$5110.C[28]
.sym 72641 uut.pt.comp[27]
.sym 72642 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[27]
.sym 72645 $auto$alumacc.cc:474:replace_alu$5110.C[29]
.sym 72647 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[28]
.sym 72648 uut.pt.comp[28]
.sym 72651 $auto$alumacc.cc:474:replace_alu$5110.C[30]
.sym 72653 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[29]
.sym 72654 uut.pt.comp[29]
.sym 72657 $nextpnr_ICESTORM_LC_15$I3
.sym 72659 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[30]
.sym 72660 uut.pt.comp[30]
.sym 72667 $nextpnr_ICESTORM_LC_15$I3
.sym 72675 uut.rom_do[11]
.sym 72688 uut.pt.comp[27]
.sym 72689 uut.pt.comp[26]
.sym 72698 uut.mem_addr[5]
.sym 72699 uut.rom_do[12]
.sym 72702 uut.mem_addr[8]
.sym 72714 uut.pt.counter[27]
.sym 72715 uut.pt.counter[17]
.sym 72716 uut.pt.counter[30]
.sym 72729 uut.pt.counter[28]
.sym 72733 uut.pt.counter[21]
.sym 72738 uut.pt.counter[29]
.sym 72739 uut.pt.counter[20]
.sym 72748 uut.pt.counter[21]
.sym 72752 uut.pt.counter[20]
.sym 72760 uut.pt.counter[29]
.sym 72765 uut.pt.counter[28]
.sym 72772 uut.pt.counter[17]
.sym 72776 uut.pt.counter[30]
.sym 72783 uut.pt.counter[27]
.sym 72798 uut.rom_do[10]
.sym 72811 uut.mem_addr[11]
.sym 72812 uut.pt.counter[30]
.sym 72818 uut.mem_addr[6]
.sym 72821 uut.mem_addr[4]
.sym 72823 uut.mem_addr[3]
.sym 72824 uut.mem_addr[6]
.sym 72825 uut.mem_addr[12]
.sym 72921 uut.rom_do[27]
.sym 72928 lcd_nrst$SB_IO_OUT
.sym 72947 uut.mem_addr[9]
.sym 72948 uut.mem_addr[10]
.sym 73044 uut.rom_do[26]
.sym 73052 $PACKER_VCC_NET
.sym 73057 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18706
.sym 73068 uut.mem_wdata[8]
.sym 73073 uut.mem_addr[6]
.sym 73167 uut.rom_do[25]
.sym 73192 uut.mem_addr[8]
.sym 73194 uut.mem_addr[5]
.sym 73198 uut.mem_addr[8]
.sym 73205 uut.mem_wdata[29]
.sym 73209 uut.mem_addr[28]
.sym 73211 uut.mem_addr[29]
.sym 73220 gpio_o[29]
.sym 73229 uut.rom_do[29]
.sym 73231 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17173
.sym 73238 uut.mem_wdata[29]
.sym 73243 uut.mem_addr[29]
.sym 73244 uut.rom_do[29]
.sym 73245 uut.mem_addr[28]
.sym 73246 gpio_o[29]
.sym 73283 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17173
.sym 73284 clk24_$glb_clk
.sym 73290 uut.rom_do[24]
.sym 73307 uut.mem_addr[11]
.sym 73312 uut.mem_addr[12]
.sym 73313 uut.mem_addr[4]
.sym 73314 uut.rom_do[25]
.sym 73315 uut.mem_addr[3]
.sym 73319 uut.rom_do[30]
.sym 73327 lcd_nrst$SB_IO_OUT
.sym 73331 uut.mem_addr[28]
.sym 73332 uut.mem_addr[29]
.sym 73334 uut.mem_wdata[30]
.sym 73338 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17173
.sym 73339 uut.mem_addr[28]
.sym 73341 lcd_dc$SB_IO_OUT
.sym 73343 uut.rom_do[30]
.sym 73347 uut.rom_do[31]
.sym 73355 uut.mem_wdata[31]
.sym 73363 uut.mem_wdata[31]
.sym 73384 uut.rom_do[31]
.sym 73385 uut.mem_addr[28]
.sym 73386 lcd_nrst$SB_IO_OUT
.sym 73387 uut.mem_addr[29]
.sym 73390 uut.mem_addr[29]
.sym 73391 uut.rom_do[30]
.sym 73392 lcd_dc$SB_IO_OUT
.sym 73393 uut.mem_addr[28]
.sym 73397 uut.mem_wdata[30]
.sym 73406 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$17173
.sym 73407 clk24_$glb_clk
.sym 73413 uut.rom_do[31]
.sym 73427 uut.mem_addr[28]
.sym 73428 uut.mem_addr[29]
.sym 73435 uut.mem_addr[10]
.sym 73439 uut.cpu_I.latched_store
.sym 73440 $abc$24495$new_n3904_
.sym 73442 uut.rom_do[28]
.sym 73443 uut.mem_addr[9]
.sym 73536 uut.rom_do[30]
.sym 73545 uut.mem_addr[6]
.sym 73659 uut.rom_do[29]
.sym 73681 uut.mem_addr[8]
.sym 73686 uut.mem_addr[5]
.sym 73782 uut.rom_do[28]
.sym 73800 uut.mem_addr[11]
.sym 73807 uut.mem_addr[3]
.sym 73808 uut.mem_addr[4]
.sym 73811 uut.mem_addr[12]
.sym 73929 uut.rom_do[28]
.sym 74045 $PACKER_VCC_NET
.sym 74404 lcd_nrst$SB_IO_OUT
.sym 74410 $PACKER_VCC_NET
.sym 74537 $PACKER_VCC_NET
.sym 74906 $PACKER_VCC_NET
.sym 74915 $PACKER_GND_NET
.sym 75394 $PACKER_VCC_NET
.sym 75403 $PACKER_GND_NET
.sym 75412 $PACKER_GND_NET
.sym 75623 uut.uwbb.scki_1
.sym 75625 uut.uwbb.si_1
.sym 75668 lcd_dc$SB_IO_OUT
.sym 75671 lcd_nrst$SB_IO_OUT
.sym 75680 lcd_nrst$SB_IO_OUT
.sym 75686 lcd_dc$SB_IO_OUT
.sym 75694 uut.uwbb.mo_1
.sym 75695 uut.uwbb.si_1
.sym 75696 uut.uwbb.moe_1
.sym 75697 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431
.sym 75717 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431
.sym 75757 uut.wboot[2]
.sym 75764 uut.mem_addr[4]
.sym 75766 uut.mem_addr[6]
.sym 75768 uut.mem_addr[12]
.sym 75771 uut.mem_addr[2]
.sym 75773 uut.mem_addr[8]
.sym 75774 uut.mem_addr[5]
.sym 75778 uut.mem_addr[3]
.sym 75779 uut.mem_addr[7]
.sym 75781 $PACKER_VCC_NET
.sym 75787 uut.mem_addr[10]
.sym 75790 uut.mem_addr[9]
.sym 75792 $PACKER_VCC_NET
.sym 75794 uut.mem_addr[11]
.sym 75815 uut.mem_addr[2]
.sym 75816 uut.mem_addr[3]
.sym 75817 uut.mem_addr[12]
.sym 75818 uut.mem_addr[4]
.sym 75819 uut.mem_addr[5]
.sym 75820 uut.mem_addr[6]
.sym 75821 uut.mem_addr[7]
.sym 75822 uut.mem_addr[8]
.sym 75823 uut.mem_addr[9]
.sym 75824 uut.mem_addr[10]
.sym 75825 uut.mem_addr[11]
.sym 75826 clk24_$glb_clk
.sym 75827 $PACKER_VCC_NET
.sym 75828 $PACKER_VCC_NET
.sym 75845 uut.mem_addr[8]
.sym 75846 uut.mem_addr[5]
.sym 75850 uut.uwbb.sbadri[3]
.sym 75851 uut.mem_addr[2]
.sym 75852 uut.wboot[0]
.sym 75871 uut.rom_do[1]
.sym 75877 $PACKER_GND_NET
.sym 75878 $PACKER_GND_NET
.sym 75879 uut.mem_addr[7]
.sym 75883 $PACKER_VCC_NET
.sym 75891 $PACKER_VCC_NET
.sym 75932 $PACKER_GND_NET
.sym 75934 $PACKER_VCC_NET
.sym 75964 $PACKER_GND_NET_$glb_clk
.sym 75965 $PACKER_GND_NET
.sym 75974 $PACKER_VCC_NET
.sym 76008 uut.mem_addr[4]
.sym 76017 uut.mem_addr[10]
.sym 76018 uut.mem_addr[9]
.sym 76022 uut.mem_addr[11]
.sym 76023 uut.mem_addr[7]
.sym 76025 uut.mem_addr[3]
.sym 76026 uut.mem_addr[6]
.sym 76027 $PACKER_VCC_NET
.sym 76030 uut.mem_addr[12]
.sym 76031 uut.mem_addr[2]
.sym 76033 uut.mem_addr[8]
.sym 76034 $PACKER_VCC_NET
.sym 76036 uut.mem_addr[5]
.sym 76055 uut.mem_addr[2]
.sym 76056 uut.mem_addr[3]
.sym 76057 uut.mem_addr[12]
.sym 76058 uut.mem_addr[4]
.sym 76059 uut.mem_addr[5]
.sym 76060 uut.mem_addr[6]
.sym 76061 uut.mem_addr[7]
.sym 76062 uut.mem_addr[8]
.sym 76063 uut.mem_addr[9]
.sym 76064 uut.mem_addr[10]
.sym 76065 uut.mem_addr[11]
.sym 76066 clk24_$glb_clk
.sym 76067 $PACKER_VCC_NET
.sym 76068 $PACKER_VCC_NET
.sym 76085 uut.mem_addr[10]
.sym 76086 uut.mem_addr[9]
.sym 76090 uut.uwbb.sbdato_1[3]
.sym 76091 uut.uwbb.sbdato_1[4]
.sym 76136 $PACKER_GND_NET
.sym 76138 $PACKER_VCC_NET
.sym 76168 $PACKER_GND_NET_$glb_clk
.sym 76169 $PACKER_GND_NET
.sym 76178 $PACKER_VCC_NET
.sym 76196 uut.mem_addr[7]
.sym 76197 uut.mem_addr[7]
.sym 76201 $PACKER_GND_NET
.sym 76206 $PACKER_GND_NET
.sym 76211 uut.mem_addr[7]
.sym 76213 uut.mem_addr[3]
.sym 76214 uut.mem_addr[6]
.sym 76216 uut.mem_addr[2]
.sym 76218 uut.mem_addr[10]
.sym 76219 uut.mem_addr[4]
.sym 76221 uut.mem_addr[8]
.sym 76223 uut.mem_addr[12]
.sym 76224 $PACKER_VCC_NET
.sym 76226 uut.mem_addr[5]
.sym 76229 $PACKER_VCC_NET
.sym 76236 uut.mem_addr[11]
.sym 76238 uut.mem_addr[9]
.sym 76259 uut.mem_addr[2]
.sym 76260 uut.mem_addr[3]
.sym 76261 uut.mem_addr[12]
.sym 76262 uut.mem_addr[4]
.sym 76263 uut.mem_addr[5]
.sym 76264 uut.mem_addr[6]
.sym 76265 uut.mem_addr[7]
.sym 76266 uut.mem_addr[8]
.sym 76267 uut.mem_addr[9]
.sym 76268 uut.mem_addr[10]
.sym 76269 uut.mem_addr[11]
.sym 76270 clk24_$glb_clk
.sym 76271 $PACKER_VCC_NET
.sym 76272 $PACKER_VCC_NET
.sym 76292 uut.mem_addr[2]
.sym 76294 uut.mem_addr[5]
.sym 76301 $PACKER_VCC_NET
.sym 76304 $PACKER_VCC_NET
.sym 76324 $PACKER_GND_NET
.sym 76342 $PACKER_VCC_NET
.sym 76372 $PACKER_GND_NET_$glb_clk
.sym 76373 $PACKER_GND_NET
.sym 76382 $PACKER_VCC_NET
.sym 76415 uut.mem_addr[9]
.sym 76418 uut.mem_addr[2]
.sym 76421 uut.mem_addr[11]
.sym 76426 uut.mem_addr[7]
.sym 76428 $PACKER_VCC_NET
.sym 76429 uut.mem_addr[10]
.sym 76433 uut.mem_addr[5]
.sym 76434 uut.mem_addr[12]
.sym 76438 uut.mem_addr[4]
.sym 76440 uut.mem_addr[3]
.sym 76441 uut.mem_addr[6]
.sym 76442 $PACKER_VCC_NET
.sym 76445 uut.mem_addr[8]
.sym 76463 uut.mem_addr[2]
.sym 76464 uut.mem_addr[3]
.sym 76465 uut.mem_addr[12]
.sym 76466 uut.mem_addr[4]
.sym 76467 uut.mem_addr[5]
.sym 76468 uut.mem_addr[6]
.sym 76469 uut.mem_addr[7]
.sym 76470 uut.mem_addr[8]
.sym 76471 uut.mem_addr[9]
.sym 76472 uut.mem_addr[10]
.sym 76473 uut.mem_addr[11]
.sym 76474 clk24_$glb_clk
.sym 76475 $PACKER_VCC_NET
.sym 76476 $PACKER_VCC_NET
.sym 76489 uut.mem_addr[9]
.sym 76496 $PACKER_GND_NET
.sym 76497 uut.mem_addr[10]
.sym 76544 $PACKER_GND_NET
.sym 76546 $PACKER_VCC_NET
.sym 76576 $PACKER_GND_NET_$glb_clk
.sym 76577 $PACKER_GND_NET
.sym 76586 $PACKER_VCC_NET
.sym 76593 uut.uwbb.moe_0
.sym 76602 uut.uwbb.so_0
.sym 76604 uut.mem_addr[7]
.sym 76606 $PACKER_GND_NET
.sym 76609 $PACKER_GND_NET
.sym 76610 $PACKER_GND_NET
.sym 76613 uut.mem_addr[2]
.sym 76619 uut.mem_addr[7]
.sym 76622 uut.mem_addr[12]
.sym 76625 uut.mem_addr[5]
.sym 76626 uut.mem_addr[4]
.sym 76628 uut.mem_addr[3]
.sym 76629 uut.mem_addr[8]
.sym 76631 uut.mem_addr[6]
.sym 76632 $PACKER_VCC_NET
.sym 76637 uut.mem_addr[11]
.sym 76638 uut.mem_addr[2]
.sym 76646 $PACKER_VCC_NET
.sym 76649 uut.mem_addr[10]
.sym 76650 uut.mem_addr[9]
.sym 76667 uut.mem_addr[2]
.sym 76668 uut.mem_addr[3]
.sym 76669 uut.mem_addr[12]
.sym 76670 uut.mem_addr[4]
.sym 76671 uut.mem_addr[5]
.sym 76672 uut.mem_addr[6]
.sym 76673 uut.mem_addr[7]
.sym 76674 uut.mem_addr[8]
.sym 76675 uut.mem_addr[9]
.sym 76676 uut.mem_addr[10]
.sym 76677 uut.mem_addr[11]
.sym 76678 clk24_$glb_clk
.sym 76679 $PACKER_VCC_NET
.sym 76680 $PACKER_VCC_NET
.sym 76695 uut.mem_addr[8]
.sym 76701 uut.mem_addr[5]
.sym 76705 $PACKER_VCC_NET
.sym 76710 $PACKER_VCC_NET
.sym 76712 $PACKER_VCC_NET
.sym 76713 $PACKER_VCC_NET
.sym 76725 $PACKER_VCC_NET
.sym 76748 $PACKER_GND_NET
.sym 76780 $PACKER_GND_NET_$glb_clk
.sym 76781 $PACKER_GND_NET
.sym 76790 $PACKER_VCC_NET
.sym 76825 uut.mem_addr[11]
.sym 76826 uut.mem_addr[10]
.sym 76828 uut.mem_addr[6]
.sym 76839 uut.mem_addr[9]
.sym 76842 uut.mem_addr[2]
.sym 76843 $PACKER_VCC_NET
.sym 76845 uut.mem_addr[5]
.sym 76846 uut.mem_addr[4]
.sym 76848 uut.mem_addr[3]
.sym 76849 uut.mem_addr[12]
.sym 76850 $PACKER_VCC_NET
.sym 76851 uut.mem_addr[8]
.sym 76852 uut.mem_addr[7]
.sym 76871 uut.mem_addr[2]
.sym 76872 uut.mem_addr[3]
.sym 76873 uut.mem_addr[12]
.sym 76874 uut.mem_addr[4]
.sym 76875 uut.mem_addr[5]
.sym 76876 uut.mem_addr[6]
.sym 76877 uut.mem_addr[7]
.sym 76878 uut.mem_addr[8]
.sym 76879 uut.mem_addr[9]
.sym 76880 uut.mem_addr[10]
.sym 76881 uut.mem_addr[11]
.sym 76882 clk24_$glb_clk
.sym 76883 $PACKER_VCC_NET
.sym 76884 $PACKER_VCC_NET
.sym 76902 uut.mem_addr[10]
.sym 76945 $PACKER_VCC_NET
.sym 76952 $PACKER_GND_NET
.sym 76984 $PACKER_GND_NET_$glb_clk
.sym 76985 $PACKER_GND_NET
.sym 76994 $PACKER_VCC_NET
.sym 77009 uut.rom_do[24]
.sym 77014 uut.mem_addr[2]
.sym 77018 $PACKER_GND_NET
.sym 77019 uut.rom_do[29]
.sym 77022 $PACKER_GND_NET
.sym 77028 uut.mem_addr[8]
.sym 77029 uut.mem_addr[5]
.sym 77034 uut.mem_addr[4]
.sym 77036 uut.mem_addr[3]
.sym 77037 uut.mem_addr[2]
.sym 77039 uut.mem_addr[6]
.sym 77041 uut.mem_addr[12]
.sym 77045 $PACKER_VCC_NET
.sym 77046 uut.mem_addr[10]
.sym 77047 uut.mem_addr[7]
.sym 77052 uut.mem_addr[11]
.sym 77054 uut.mem_addr[9]
.sym 77056 $PACKER_VCC_NET
.sym 77075 uut.mem_addr[2]
.sym 77076 uut.mem_addr[3]
.sym 77077 uut.mem_addr[12]
.sym 77078 uut.mem_addr[4]
.sym 77079 uut.mem_addr[5]
.sym 77080 uut.mem_addr[6]
.sym 77081 uut.mem_addr[7]
.sym 77082 uut.mem_addr[8]
.sym 77083 uut.mem_addr[9]
.sym 77084 uut.mem_addr[10]
.sym 77085 uut.mem_addr[11]
.sym 77086 clk24_$glb_clk
.sym 77087 $PACKER_VCC_NET
.sym 77088 $PACKER_VCC_NET
.sym 77102 uut.mem_addr[8]
.sym 77105 uut.mem_addr[5]
.sym 77113 $PACKER_VCC_NET
.sym 77116 uut.mem_addr[6]
.sym 77117 $PACKER_VCC_NET
.sym 77120 $PACKER_VCC_NET
.sym 77142 $PACKER_VCC_NET
.sym 77156 $PACKER_GND_NET
.sym 77188 $PACKER_GND_NET_$glb_clk
.sym 77189 $PACKER_GND_NET
.sym 77198 $PACKER_VCC_NET
.sym 77241 uut.mem_addr[2]
.sym 77244 uut.mem_addr[11]
.sym 77246 uut.mem_addr[9]
.sym 77248 uut.mem_addr[10]
.sym 77250 uut.mem_addr[8]
.sym 77251 $PACKER_VCC_NET
.sym 77252 uut.mem_addr[12]
.sym 77253 uut.mem_addr[5]
.sym 77254 uut.mem_addr[6]
.sym 77256 uut.mem_addr[3]
.sym 77257 uut.mem_addr[4]
.sym 77258 $PACKER_VCC_NET
.sym 77260 uut.mem_addr[7]
.sym 77279 uut.mem_addr[2]
.sym 77280 uut.mem_addr[3]
.sym 77281 uut.mem_addr[12]
.sym 77282 uut.mem_addr[4]
.sym 77283 uut.mem_addr[5]
.sym 77284 uut.mem_addr[6]
.sym 77285 uut.mem_addr[7]
.sym 77286 uut.mem_addr[8]
.sym 77287 uut.mem_addr[9]
.sym 77288 uut.mem_addr[10]
.sym 77289 uut.mem_addr[11]
.sym 77290 clk24_$glb_clk
.sym 77291 $PACKER_VCC_NET
.sym 77292 $PACKER_VCC_NET
.sym 77314 uut.mem_addr[9]
.sym 77360 $PACKER_GND_NET
.sym 77362 $PACKER_VCC_NET
.sym 77392 $PACKER_GND_NET_$glb_clk
.sym 77393 $PACKER_GND_NET
.sym 77402 $PACKER_VCC_NET
.sym 77422 $PACKER_GND_NET
.sym 77426 $PACKER_GND_NET
.sym 77525 $PACKER_VCC_NET
.sym 77532 $PACKER_VCC_NET
.sym 77932 $PACKER_VCC_NET
.sym 78347 $PACKER_VCC_NET
.sym 78867 $PACKER_GND_NET
.sym 78868 uut.uwbb.scko_1
.sym 78869 $PACKER_GND_NET
.sym 78870 uut.uwbb.sckoe_1
.sym 78871 uut.uwbb.mo_1
.sym 78872 $PACKER_GND_NET
.sym 78873 uut.uwbb.moe_1
.sym 78874 $PACKER_GND_NET
.sym 78875 $PACKER_GND_NET_$glb_clk
.sym 78876 $PACKER_GND_NET_$glb_clk
.sym 78879 $PACKER_GND_NET
.sym 78880 $PACKER_GND_NET
.sym 78882 uut.uwbb.mo_1
.sym 78887 uut.uwbb.sckoe_1
.sym 78888 uut.uwbb.scko_1
.sym 78892 uut.uwbb.moe_1
.sym 78893 uut.uwbb.scki_1
.sym 78895 uut.uwbb.sckoe_1
.sym 78896 uut.uwbb.scko_1
.sym 78955 uut.uwbb.mcsno_01
.sym 79049 key_a$SB_IO_IN
.sym 79109 key_a$SB_IO_IN
.sym 79113 $PACKER_VCC_NET
.sym 79120 uut.uwbb.sbadri[0]
.sym 79238 $PACKER_VCC_NET
.sym 79239 $PACKER_VCC_NET
.sym 79350 uut.uwbb.sbdati[4]
.sym 79360 $PACKER_VCC_NET
.sym 79367 $PACKER_VCC_NET
.sym 79607 $PACKER_VCC_NET
.sym 79614 $PACKER_VCC_NET
.sym 79726 $PACKER_VCC_NET
.sym 79731 $PACKER_VCC_NET
.sym 79734 $PACKER_VCC_NET
.sym 79841 $PACKER_GND_NET
.sym 79859 $PACKER_VCC_NET
.sym 80098 $PACKER_VCC_NET
.sym 80099 $PACKER_VCC_NET
.sym 80218 $PACKER_VCC_NET
.sym 80226 $PACKER_VCC_NET
.sym 80590 $PACKER_VCC_NET
.sym 80598 $PACKER_VCC_NET
.sym 80710 $PACKER_VCC_NET
.sym 80714 $PACKER_VCC_NET
.sym 80719 $PACKER_VCC_NET
.sym 81082 $PACKER_VCC_NET
.sym 81083 $PACKER_VCC_NET
.sym 81086 $PACKER_VCC_NET
.sym 81206 $PACKER_VCC_NET
.sym 81213 $PACKER_VCC_NET
.sym 81335 $PACKER_VCC_NET
.sym 81578 $PACKER_VCC_NET
.sym 81579 $PACKER_VCC_NET
.sym 81697 $PACKER_VCC_NET
.sym 82070 $PACKER_VCC_NET
.sym 82196 $PACKER_VCC_NET
.sym 82288 $PACKER_VCC_NET
.sym 82423 $PACKER_VCC_NET
.sym 82786 uut.uwbb.soe_1
.sym 82787 uut.uwbb.sbadri[0]
.sym 82788 uut.uwbb.scsni_1
.sym 82789 $PACKER_VCC_NET
.sym 82880 key_b$SB_IO_IN
.sym 82894 uut.uwbb.sbadri[6]
.sym 82896 uut.uwbb.sbadri[5]
.sym 82900 uut.uwbb.sbadri[2]
.sym 82902 uut.uwbb.sbadri[7]
.sym 82917 uut.uwbb.mo_0
.sym 83055 uut.uwbb.sbdato_1[7]
.sym 83074 $PACKER_VCC_NET
.sym 83177 uut.uwbb.sbdato_1[0]
.sym 83181 uut.uwbb.sbadri[1]
.sym 83184 uut.uwbb.mi_1
.sym 83299 uut.uwbb.sbdati[7]
.sym 83301 $PACKER_VCC_NET
.sym 83305 uut.uwbb.sbdati[2]
.sym 83307 uut.uwbb.sbdato_1[6]
.sym 83308 key_b$SB_IO_IN
.sym 83437 uut.uwbb.sbadri[4]
.sym 83566 $PACKER_VCC_NET
.sym 83666 $PACKER_VCC_NET
.sym 83929 uut.uwbb.sbadri[4]
.sym 84050 $PACKER_VCC_NET
.sym 84169 uut.uwbb.sbdati[3]
.sym 84409 uut.uwbb.sbdati[6]
.sym 84414 uut.uwbb.sbdati[1]
.sym 84415 uut.uwbb.sbdati[5]
.sym 84429 uut.uwbb.sbadri[4]
.sym 84546 $PACKER_VCC_NET
.sym 84910 uut.uwbb.sbadri[4]
.sym 85033 $PACKER_VCC_NET
.sym 85142 $PACKER_VCC_NET
.sym 85393 clk24
.sym 85400 uut.uwbb.sbdati[0]
.sym 85404 $PACKER_VCC_NET
.sym 85525 $PACKER_VCC_NET
.sym 85900 $PACKER_VCC_NET
.sym 86028 $PACKER_VCC_NET
.sym 86559 uut.wboot[2]
.sym 86583 uut.wboot[2]
.sym 86600 uut.uwbb.mo_0
.sym 86619 key_b$SB_IO_IN
.sym 86620 uut.uwbb.mo_0
.sym 86709 uut.uwbb.si_0
.sym 86711 uut.uwbb.mi_0
.sym 86756 $PACKER_GND_NET
.sym 86762 $PACKER_GND_NET
.sym 86766 $PACKER_GND_NET
.sym 86769 uut.uwbb.so_0
.sym 86774 uut.uwbb.moe_0
.sym 86782 uut.uwbb.sbadri[3]
.sym 86784 uut.wboot[0]
.sym 87148 uut.uwbb.sbdato_1[3]
.sym 87151 uut.uwbb.sbdato_1[4]
.sym 87152 $PACKER_GND_NET
.sym 87267 uut.uwbb.so_0
.sym 87270 uut.uwbb.moe_0
.sym 87621 uut.uwbb.mo_0
.sym 87643 uut.uwbb.sbdato_1[4]
.sym 87644 uut.uwbb.sbdato_1[3]
.sym 88130 uut.uwbb.sbdato_1[4]
.sym 88135 uut.uwbb.sbdato_1[3]
.sym 88619 uut.uwbb.sbdato_1[3]
.sym 88621 uut.uwbb.sbdato_1[4]
.sym 89107 uut.uwbb.sbadri[4]
.sym 90387 uut.uwbb.mo_1
.sym 90388 uut.uwbb.si_1
.sym 90389 uut.uwbb.moe_1
.sym 90390 uut.wboot[0]
.sym 90391 uut.uwbb.mo_0
.sym 90392 $PACKER_GND_NET
.sym 90393 uut.uwbb.moe_0
.sym 90394 uut.uwbb.so_0
.sym 90395 $PACKER_GND_NET
.sym 90396 uut.uwbb.soe_0
.sym 90397 $PACKER_GND_NET
.sym 90398 $PACKER_GND_NET_$glb_clk
.sym 90399 $PACKER_GND_NET_$glb_clk
.sym 90401 uut.wboot[0]
.sym 90402 $PACKER_GND_NET
.sym 90406 uut.uwbb.soe_0
.sym 90407 $PACKER_GND_NET
.sym 90410 uut.uwbb.moe_0
.sym 90411 $PACKER_GND_NET
.sym 90414 uut.uwbb.so_0
.sym 90415 uut.uwbb.mo_0
.sym 90430 uut.uwbb.soe_0
.sym 90432 uut.uwbb.si_0
.sym 90437 uut.uwbb.mi_0
.sym 90449 uut.uwbb.sbadri[3]
.sym 90540 uut.uwbb.scki_0
.sym 90542 uut.uwbb.scsni_0
.sym 90590 $PACKER_GND_NET
.sym 90614 uut.wboot[1]
.sym 90975 uut.uwbb.sbdati[4]
.sym 90976 $PACKER_GND_NET
.sym 91451 uut.uwbb.soe_0
.sym 91475 uut.uwbb.sbdati[4]
.sym 91575 uut.uwbb.si_0
.sym 91960 uut.uwbb.sbdati[4]
.sym 92452 uut.uwbb.sbdati[4]
.sym 92576 uut.uwbb.sbstbi
.sym 92806 uut.uwbb.sbdato_1[3]
.sym 92810 uut.uwbb.sbdato_1[4]
.sym 94217 uut.uwbb.scki_1
.sym 94219 uut.uwbb.sckoe_1
.sym 94220 uut.uwbb.scko_1
.sym 94221 uut.wboot[1]
.sym 94222 uut.uwbb.scko_0
.sym 94223 $PACKER_GND_NET
.sym 94224 uut.uwbb.sckoe_0
.sym 94225 uut.uwbb.mcsno_00
.sym 94226 $PACKER_GND_NET
.sym 94227 $PACKER_VCC_NET
.sym 94228 $PACKER_GND_NET
.sym 94229 $PACKER_GND_NET_$glb_clk
.sym 94230 $PACKER_GND_NET_$glb_clk
.sym 94231 uut.uwbb.scko_0
.sym 94236 $PACKER_GND_NET
.sym 94239 uut.wboot[1]
.sym 94241 uut.uwbb.sckoe_0
.sym 94243 uut.uwbb.mcsno_00
.sym 94244 $PACKER_GND_NET
.sym 94246 $PACKER_VCC_NET
.sym 94251 uut.uwbb.scsni_0
.sym 94255 uut.uwbb.scko_0
.sym 94257 uut.uwbb.sckoe_0
.sym 94260 uut.uwbb.mcsno_00
.sym 94269 uut.uwbb.scki_0
.sym 94271 uut.uwbb.mcsno_01
.sym 94401 uut.wboot[1]
.sym 94566 uut.uwbb.sbadri[6]
.sym 94567 uut.uwbb.sbadri[2]
.sym 94569 uut.uwbb.sbadri[7]
.sym 94573 uut.uwbb.sbadri[5]
.sym 94712 uut.uwbb.sbdato_1[7]
.sym 94840 uut.uwbb.sbdato_1[0]
.sym 94847 uut.uwbb.mi_1
.sym 94849 uut.uwbb.sbadri[1]
.sym 94966 uut.uwbb.scki_0
.sym 94981 uut.uwbb.sbadri[3]
.sym 94983 uut.uwbb.sbdati[7]
.sym 94984 uut.uwbb.sbdati[2]
.sym 94985 uut.uwbb.scsni_1
.sym 94986 uut.uwbb.sbdato_1[6]
.sym 94987 uut.uwbb.soe_1
.sym 94989 uut.uwbb.sbadri[0]
.sym 95118 uut.uwbb.sbadri[6]
.sym 95124 uut.uwbb.sbadri[2]
.sym 95125 uut.uwbb.sbadri[5]
.sym 95126 uut.uwbb.sbadri[7]
.sym 95268 uut.uwbb.sbdato_1[7]
.sym 95400 uut.uwbb.sbdato_1[0]
.sym 95401 uut.uwbb.sbadri[1]
.sym 95404 uut.uwbb.mi_1
.sym 95535 uut.uwbb.sbdati[7]
.sym 95536 uut.uwbb.sbdati[2]
.sym 95538 uut.uwbb.sbadri[0]
.sym 95541 uut.uwbb.scsni_1
.sym 95542 uut.uwbb.sbdato_1[6]
.sym 95543 uut.uwbb.soe_1
.sym 95545 uut.uwbb.sbadri[3]
.sym 95675 uut.uwbb.sbadri[7]
.sym 95677 uut.uwbb.sbadri[5]
.sym 95679 uut.uwbb.sbadri[6]
.sym 95685 uut.uwbb.sbadri[2]
.sym 95953 uut.uwbb.sbdati[3]
.sym 95955 uut.uwbb.sbdato_1[0]
.sym 95956 uut.uwbb.mi_1
.sym 95957 uut.uwbb.sbadri[1]
.sym 96091 uut.uwbb.sbdati[7]
.sym 96093 uut.uwbb.sbdato_1[6]
.sym 96094 uut.uwbb.sbadri[3]
.sym 96095 uut.uwbb.sbadri[0]
.sym 96097 uut.uwbb.scsni_1
.sym 96098 uut.uwbb.soe_1
.sym 96100 uut.uwbb.sbdati[2]
.sym 96230 uut.uwbb.sbadri[2]
.sym 96231 uut.uwbb.sbdati[5]
.sym 96236 uut.uwbb.sbadri[6]
.sym 96237 uut.uwbb.sbdati[1]
.sym 96239 uut.uwbb.sbadri[7]
.sym 96240 uut.uwbb.sbdati[6]
.sym 96241 uut.uwbb.sbadri[5]
.sym 96499 uut.uwbb.sbstbi
.sym 96508 uut.uwbb.mi_1
.sym 96511 uut.uwbb.sbdato_1[0]
.sym 96514 uut.uwbb.sbadri[1]
.sym 96517 uut.uwbb.sbdati[3]
.sym 96647 uut.uwbb.sbadri[0]
.sym 96649 uut.uwbb.sbdato_1[6]
.sym 96651 uut.uwbb.sbadri[3]
.sym 96652 uut.uwbb.sbdati[7]
.sym 96653 uut.uwbb.scsni_1
.sym 96657 uut.uwbb.sbdati[2]
.sym 96658 uut.uwbb.soe_1
.sym 96786 uut.uwbb.sbadri[2]
.sym 96788 uut.uwbb.sbdati[5]
.sym 96789 uut.uwbb.sbdati[0]
.sym 96790 clk24
.sym 96791 uut.uwbb.sbadri[7]
.sym 96792 uut.uwbb.sbdati[6]
.sym 96793 uut.uwbb.sbadri[5]
.sym 96794 uut.uwbb.sbdati[1]
.sym 96797 uut.uwbb.sbadri[6]
.sym 96923 uut.uwbb.sbdati[4]
.sym 97059 uut.uwbb.sbstbi
.sym 97066 uut.uwbb.scki_1
.sym 97069 uut.uwbb.mi_1
.sym 97071 uut.uwbb.si_1
.sym 97072 uut.uwbb.mo_1
.sym 97073 uut.uwbb.scko_1
.sym 97074 uut.uwbb.moe_1
.sym 97075 uut.uwbb.sckoe_1
.sym 97209 uut.uwbb.scsni_1
.sym 97621 uut.uwbb.scki_1
.sym 97625 uut.uwbb.scko_1
.sym 97627 uut.uwbb.sckoe_1
.sym 97628 uut.uwbb.mo_1
.sym 97630 uut.uwbb.moe_1
.sym 97631 uut.uwbb.si_1
.sym 98623 uut.uwbb.mcsno_01
.sym 99759 uut.uwbb.sbdato_1[7]
.sym 99930 uut.uwbb.sbacko_1
.sym 99931 uut.uwbb.sbdato_1[1]
.sym 100084 uut.uwbb.sbdato_1[2]
.sym 100235 uut.uwbb.mcsno_01
.sym 100539 uut.uwbb.sbdato_1[5]
.sym 101386 uut.uwbb.sbdati[7]
.sym 101389 uut.uwbb.sbadri[0]
.sym 101391 uut.uwbb.sbdati[2]
.sym 101392 uut.uwbb.sbadri[1]
.sym 101393 uut.uwbb.sbdati[3]
.sym 101397 uut.uwbb.sbrwi
.sym 101398 uut.uwbb.sbdati[4]
.sym 101402 uut.uwbb.sbdati[1]
.sym 101403 uut.uwbb.sbdati[0]
.sym 101404 uut.uwbb.sbdati[5]
.sym 101416 uut.uwbb.sbdati[6]
.sym 101418 uut.uwbb.sbdati[7]
.sym 101419 uut.uwbb.sbrwi
.sym 101421 uut.uwbb.sbadri[0]
.sym 101422 uut.uwbb.sbdati[0]
.sym 101424 uut.uwbb.sbadri[1]
.sym 101425 uut.uwbb.sbdati[1]
.sym 101428 uut.uwbb.sbdati[2]
.sym 101431 uut.uwbb.sbdati[3]
.sym 101434 uut.uwbb.sbdati[4]
.sym 101437 uut.uwbb.sbdati[5]
.sym 101440 uut.uwbb.sbdati[6]
.sym 101481 uut.uwbb.sbdato_1[0]
.sym 101482 uut.uwbb.sbdato_1[1]
.sym 101483 uut.uwbb.sbdato_1[2]
.sym 101484 uut.uwbb.sbdato_1[3]
.sym 101485 uut.uwbb.sbdato_1[4]
.sym 101486 uut.uwbb.sbdato_1[5]
.sym 101487 uut.uwbb.sbdato_1[6]
.sym 101552 clk24
.sym 101557 clk24
.sym 101564 uut.uwbb.sbadri[6]
.sym 101565 uut.uwbb.sbstbi
.sym 101566 uut.uwbb.sbadri[7]
.sym 101568 uut.uwbb.sbadri[5]
.sym 101569 uut.uwbb.sbadri[2]
.sym 101570 uut.uwbb.sbadri[3]
.sym 101583 uut.uwbb.sbadri[4]
.sym 101591 uut.uwbb.sbadri[2]
.sym 101594 uut.uwbb.sbadri[3]
.sym 101597 uut.uwbb.sbadri[4]
.sym 101600 uut.uwbb.sbadri[5]
.sym 101603 uut.uwbb.sbadri[6]
.sym 101606 uut.uwbb.sbadri[7]
.sym 101609 uut.uwbb.sbstbi
.sym 101652 uut.uwbb.sbdato_1[7]
.sym 101653 uut.uwbb.sbacko_1
.sym 101656 uut.uwbb.so_1
.sym 101657 uut.uwbb.soe_1
.sym 101658 uut.uwbb.mo_1
.sym 101659 uut.uwbb.moe_1
.sym 101824 uut.uwbb.scko_1
.sym 101825 uut.uwbb.sckoe_1
.sym 101826 uut.uwbb.mcsno_01
.sym 101902 uut.uwbb.mi_1
.sym 101907 uut.uwbb.scki_1
.sym 101912 uut.uwbb.si_1
.sym 101924 uut.uwbb.scsni_1
.sym 101934 uut.uwbb.mi_1
.sym 101937 uut.uwbb.scki_1
.sym 101940 uut.uwbb.scsni_1
.sym 101956 uut.uwbb.si_1
.sym 103393 uut.uacia.my_rx.in_pipe[1]
.sym 103397 uut.uacia.my_rx.in_pipe[5]
.sym 103401 uut.uacia.my_rx.in_pipe[5]
.sym 103402 uut.uacia.my_rx.in_pipe[4]
.sym 103403 uut.uacia.my_rx.in_pipe[3]
.sym 103404 uut.uacia.my_rx.in_pipe[2]
.sym 103405 uut.uacia.my_rx.in_pipe[4]
.sym 103409 uut.uacia.my_rx.in_pipe[3]
.sym 103417 uut.uacia.my_rx.in_pipe[2]
.sym 103421 uut.uacia.my_rx.in_pipe[5]
.sym 103422 uut.uacia.my_rx.in_pipe[4]
.sym 103423 uut.uacia.my_rx.in_pipe[3]
.sym 103424 uut.uacia.my_rx.in_pipe[2]
.sym 103425 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15090[1]_new_
.sym 103426 $abc$24495$auto$wreduce.cc:455:run$5057[4]
.sym 103434 uut.uacia.my_rx.rx_rcnt[0]
.sym 103436 $PACKER_VCC_NET
.sym 103437 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15090[1]_new_
.sym 103438 $abc$24495$auto$wreduce.cc:455:run$5057[0]
.sym 103441 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15090[1]_new_
.sym 103442 $abc$24495$auto$wreduce.cc:455:run$5057[3]
.sym 103445 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15090[1]_new_
.sym 103446 $abc$24495$auto$wreduce.cc:455:run$5057[2]
.sym 103453 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15090[1]_new_
.sym 103454 $abc$24495$auto$wreduce.cc:455:run$5057[6]
.sym 103458 uut.uacia.my_rx.rx_rcnt[0]
.sym 103462 uut.uacia.my_rx.rx_rcnt[1]
.sym 103463 $PACKER_VCC_NET
.sym 103466 uut.uacia.my_rx.rx_rcnt[2]
.sym 103467 $PACKER_VCC_NET
.sym 103468 $auto$alumacc.cc:474:replace_alu$5193.C[2]
.sym 103470 uut.uacia.my_rx.rx_rcnt[3]
.sym 103471 $PACKER_VCC_NET
.sym 103472 $auto$alumacc.cc:474:replace_alu$5193.C[3]
.sym 103474 uut.uacia.my_rx.rx_rcnt[4]
.sym 103475 $PACKER_VCC_NET
.sym 103476 $auto$alumacc.cc:474:replace_alu$5193.C[4]
.sym 103478 uut.uacia.my_rx.rx_rcnt[5]
.sym 103479 $PACKER_VCC_NET
.sym 103480 $auto$alumacc.cc:474:replace_alu$5193.C[5]
.sym 103482 uut.uacia.my_rx.rx_rcnt[6]
.sym 103483 $PACKER_VCC_NET
.sym 103484 $auto$alumacc.cc:474:replace_alu$5193.C[6]
.sym 103486 uut.uacia.my_rx.rx_rcnt[7]
.sym 103487 $PACKER_VCC_NET
.sym 103488 $auto$alumacc.cc:474:replace_alu$5193.C[7]
.sym 103489 uut.uacia.my_rx.rx_rcnt[3]
.sym 103490 uut.uacia.my_rx.rx_rcnt[2]
.sym 103491 uut.uacia.my_rx.rx_rcnt[1]
.sym 103492 uut.uacia.my_rx.rx_rcnt[0]
.sym 103493 uut.uacia.my_rx.in_state
.sym 103501 uut.uacia.my_rx.rx_rcnt[7]
.sym 103502 uut.uacia.my_rx.rx_rcnt[6]
.sym 103503 uut.uacia.my_rx.rx_rcnt[5]
.sym 103504 uut.uacia.my_rx.rx_rcnt[4]
.sym 103509 uut.uacia.my_rx.rx_sr[8]
.sym 103513 uut.uacia.my_rx.rx_sr[7]
.sym 103517 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10336[1]_new_inv_
.sym 103518 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10336[0]_new_inv_
.sym 103522 uut.uacia.my_rx.rx_bcnt[0]
.sym 103526 uut.uacia.my_rx.rx_bcnt[1]
.sym 103527 $PACKER_VCC_NET
.sym 103530 uut.uacia.my_rx.rx_bcnt[2]
.sym 103531 $PACKER_VCC_NET
.sym 103532 $auto$alumacc.cc:474:replace_alu$5190.C[2]
.sym 103534 uut.uacia.my_rx.rx_bcnt[3]
.sym 103535 $PACKER_VCC_NET
.sym 103536 $auto$alumacc.cc:474:replace_alu$5190.C[3]
.sym 103537 uut.uacia.my_rx.rx_bcnt[0]
.sym 103538 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16342
.sym 103539 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16186
.sym 103542 uut.uacia.my_rx.rx_bcnt[0]
.sym 103544 $PACKER_VCC_NET
.sym 103545 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16342
.sym 103546 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15076[1]_new_
.sym 103549 uut.uacia.my_rx.rx_bcnt[3]
.sym 103550 uut.uacia.my_rx.rx_bcnt[2]
.sym 103551 uut.uacia.my_rx.rx_bcnt[1]
.sym 103552 uut.uacia.my_rx.rx_bcnt[0]
.sym 103553 uut.uacia.my_rx.rx_rcnt[0]
.sym 103554 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15982
.sym 103555 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$16186
.sym 103561 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15090[1]_new_
.sym 103562 $abc$24495$auto$wreduce.cc:455:run$5057[7]
.sym 103569 uut.uacia.my_rx.rx_busy
.sym 103570 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15090[1]_new_
.sym 103571 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$15982
.sym 103577 uut.uacia.my_rx.rx_busy
.sym 103581 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15090[1]_new_
.sym 103582 $abc$24495$auto$wreduce.cc:455:run$5057[5]
.sym 103613 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15090[1]_new_
.sym 103614 uut.uacia.my_rx.rx_rcnt[1]
.sym 103617 $abc$24495$auto$simplemap.cc:168:logic_reduce$9459_new_inv_
.sym 103618 uut.cpu_I.is_lb_lh_lw_lbu_lhu
.sym 103621 uut.cpu_I.instr_lh
.sym 103622 uut.cpu_I.instr_lhu
.sym 103637 uut.cpu_I.mem_rdata_q[13]
.sym 103638 uut.cpu_I.mem_rdata_q[12]
.sym 103639 uut.cpu_I.is_lb_lh_lw_lbu_lhu
.sym 103640 uut.cpu_I.mem_rdata_q[14]
.sym 103641 uut.cpu_I.mem_rdata_q[13]
.sym 103642 uut.cpu_I.mem_rdata_q[14]
.sym 103643 uut.cpu_I.is_lb_lh_lw_lbu_lhu
.sym 103644 uut.cpu_I.mem_rdata_q[12]
.sym 103649 uut.uacia.my_rx.rx_bcnt[1]
.sym 103665 $abc$24495$auto$fsm_map.cc:74:implement_pattern_cache$5223_new_
.sym 103666 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20674
.sym 103669 uut.cpu_I.mem_do_prefetch
.sym 103670 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8704[3]_new_inv_
.sym 103671 $abc$24495$auto$fsm_map.cc:74:implement_pattern_cache$5219_new_
.sym 103673 $abc$24495$techmap\uut.cpu_I.$procmux$3144_Y_new_inv_
.sym 103674 uut.cpu_I.cpu_state[1]
.sym 103677 $abc$24495$new_n2594_
.sym 103678 uut.cpu_I.is_lb_lh_lw_lbu_lhu
.sym 103681 uut.cpu_I.mem_do_rinst
.sym 103682 $abc$24495$new_n2601_
.sym 103683 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3098.$and$/usr/bin/../share/yosys/techmap.v:434$8503_Y_new_
.sym 103684 $abc$24495$new_n3331_
.sym 103685 uut.cpu_I.cpu_state[4]
.sym 103686 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 103687 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3098.$and$/usr/bin/../share/yosys/techmap.v:434$8503_Y_new_
.sym 103688 reset
.sym 103689 $abc$24495$auto$fsm_map.cc:74:implement_pattern_cache$5223_new_
.sym 103690 reset
.sym 103693 reset
.sym 103694 uut.cpu_I.cpu_state[2]
.sym 103697 uut.cpu_I.is_sb_sh_sw
.sym 103698 $abc$24495$new_n2507_
.sym 103699 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 103700 uut.cpu_I.cpu_state[2]
.sym 103701 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 103702 uut.cpu_I.cpu_state[4]
.sym 103703 $abc$24495$new_n2506_
.sym 103704 uut.cpu_I.mem_do_prefetch
.sym 103705 uut.uacia.my_rx.rx_sr[4]
.sym 103709 uut.cpu_I.is_slli_srli_srai
.sym 103710 uut.cpu_I.is_lb_lh_lw_lbu_lhu
.sym 103711 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 103712 uut.cpu_I.is_sb_sh_sw
.sym 103713 uut.cpu_I.mem_rdata_q[12]
.sym 103714 uut.cpu_I.mem_rdata_q[14]
.sym 103715 uut.cpu_I.mem_rdata_q[13]
.sym 103716 uut.cpu_I.is_alu_reg_imm
.sym 103717 uut.cpu_I.mem_rdata_q[12]
.sym 103718 uut.cpu_I.mem_rdata_q[14]
.sym 103719 uut.cpu_I.mem_rdata_q[13]
.sym 103720 $abc$24495$new_n2711_
.sym 103721 uut.cpu_I.is_lb_lh_lw_lbu_lhu
.sym 103722 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 103723 uut.cpu_I.is_sll_srl_sra
.sym 103725 $abc$24495$new_n2711_
.sym 103726 uut.cpu_I.mem_rdata_q[12]
.sym 103727 uut.cpu_I.mem_rdata_q[13]
.sym 103728 uut.cpu_I.mem_rdata_q[14]
.sym 103729 $abc$24495$new_n2602_
.sym 103730 uut.cpu_I.is_slli_srli_srai
.sym 103731 uut.cpu_I.cpu_state[2]
.sym 103732 $abc$24495$new_n2039_
.sym 103733 uut.cpu_I.mem_rdata_q[14]
.sym 103734 uut.cpu_I.mem_rdata_q[12]
.sym 103735 uut.cpu_I.mem_rdata_q[13]
.sym 103736 uut.cpu_I.is_alu_reg_imm
.sym 103737 uut.cpu_I.is_slli_srli_srai
.sym 103738 uut.cpu_I.is_lb_lh_lw_lbu_lhu
.sym 103739 uut.cpu_I.is_sll_srl_sra
.sym 103741 uut.cpu_I.mem_rdata_q[14]
.sym 103742 uut.cpu_I.mem_rdata_q[12]
.sym 103743 uut.cpu_I.mem_rdata_q[13]
.sym 103744 $abc$24495$new_n2711_
.sym 103745 uut.cpu_I.pcpi_rs1[4]
.sym 103746 uut.cpu_I.pcpi_rs1[1]
.sym 103747 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 103748 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 103749 $abc$24495$techmap\uut.cpu_I.$reduce_or$picorv32.v:1091$1423_Y_new_inv_
.sym 103750 uut.cpu_I.is_alu_reg_imm
.sym 103753 uut.cpu_I.mem_rdata_q[13]
.sym 103754 uut.cpu_I.mem_rdata_q[12]
.sym 103755 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1057$1311_Y_new_
.sym 103756 $abc$24495$techmap\uut.cpu_I.$logic_and$picorv32.v:1091$1416_Y_new_
.sym 103757 uut.cpu_I.mem_rdata_q[13]
.sym 103758 uut.cpu_I.mem_rdata_q[12]
.sym 103759 uut.cpu_I.is_alu_reg_imm
.sym 103760 uut.cpu_I.mem_rdata_q[14]
.sym 103761 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[0]_new_inv_
.sym 103762 uut.cpu_I.pcpi_rs1[0]
.sym 103763 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 103764 uut.cpu_I.cpu_state[4]
.sym 103765 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1057$1311_Y_new_
.sym 103766 $abc$24495$techmap\uut.cpu_I.$logic_and$picorv32.v:1058$1314_Y_new_
.sym 103769 $abc$24495$techmap\uut.cpu_I.$reduce_or$picorv32.v:1091$1423_Y_new_inv_
.sym 103770 uut.cpu_I.is_alu_reg_reg
.sym 103773 uut.cpu_I.mem_rdata_q[13]
.sym 103774 uut.cpu_I.mem_rdata_q[12]
.sym 103775 uut.cpu_I.is_alu_reg_imm
.sym 103776 uut.cpu_I.instr_jalr
.sym 103777 uut.cpu_I.pcpi_rs1[10]
.sym 103778 uut.cpu_I.pcpi_rs1[8]
.sym 103779 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 103789 uut.cpu_I.pcpi_rs1[13]
.sym 103790 uut.cpu_I.pcpi_rs1[5]
.sym 103791 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 103793 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[9]_new_inv_
.sym 103794 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[9]_new_inv_
.sym 103795 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 103796 $abc$24495$new_n2039_
.sym 103797 $abc$24495$techmap\uut.cpu_I.$logic_and$picorv32.v:1091$1416_Y_new_
.sym 103798 uut.cpu_I.is_alu_reg_imm
.sym 103801 uut.cpu_I.pcpi_rs1[7]
.sym 103802 uut.cpu_I.pcpi_rs1[5]
.sym 103803 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 103804 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 103809 uut.cpu_I.cpuregs_wrdata[2]
.sym 103813 uut.cpu_I.pcpi_rs1[8]
.sym 103814 uut.cpu_I.pcpi_rs1[0]
.sym 103815 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 103817 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[4]_new_inv_
.sym 103818 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[4]_new_inv_
.sym 103819 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 103820 $abc$24495$new_n2039_
.sym 103821 uut.cpu_I.pcpi_rs1[15]
.sym 103822 uut.cpu_I.pcpi_rs1[7]
.sym 103823 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 103825 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 103826 uut.cpu_I.cpu_state[4]
.sym 103827 uut.cpu_I.pcpi_rs1[4]
.sym 103829 uut.cpu_I.pcpi_rs1[12]
.sym 103830 uut.cpu_I.pcpi_rs1[10]
.sym 103831 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 103833 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[11]_new_inv_
.sym 103834 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[11]_new_inv_
.sym 103835 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 103836 $abc$24495$new_n2039_
.sym 103837 uut.cpu_I.pcpi_rs1[5]
.sym 103838 uut.cpu_I.pcpi_rs1[3]
.sym 103839 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 103841 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 103842 uut.cpu_I.pcpi_rs1[6]
.sym 103843 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[2]_new_inv_
.sym 103844 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 103845 uut.cpu_I.pcpi_rs1[4]
.sym 103846 uut.cpu_I.pcpi_rs1[2]
.sym 103847 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 103849 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[7]_new_inv_
.sym 103850 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[7]_new_inv_
.sym 103851 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 103852 $abc$24495$new_n2039_
.sym 103853 uut.cpu_I.pcpi_rs1[3]
.sym 103854 uut.cpu_I.pcpi_rs1[1]
.sym 103855 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 103857 uut.cpu_I.pcpi_rs1[8]
.sym 103858 uut.cpu_I.pcpi_rs1[6]
.sym 103859 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 103861 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[2]_new_inv_
.sym 103862 uut.cpu_I.pcpi_rs1[2]
.sym 103863 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 103864 uut.cpu_I.cpu_state[4]
.sym 103865 uut.cpu_I.pcpi_rs1[11]
.sym 103866 uut.cpu_I.pcpi_rs1[3]
.sym 103867 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 103869 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 103870 uut.cpu_I.pcpi_rs1[7]
.sym 103871 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[3]_new_inv_
.sym 103872 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 103873 uut.cpu_I.mem_rdata_q[12]
.sym 103874 uut.cpu_I.mem_rdata_q[13]
.sym 103875 uut.cpu_I.is_alu_reg_imm
.sym 103876 uut.cpu_I.mem_rdata_q[14]
.sym 103877 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[12]_new_inv_
.sym 103878 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[12]_new_inv_
.sym 103879 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 103880 $abc$24495$new_n2039_
.sym 103881 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 103882 uut.cpu_I.cpu_state[4]
.sym 103885 uut.cpu_I.pcpi_rs1[16]
.sym 103886 uut.cpu_I.pcpi_rs1[8]
.sym 103887 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 103889 uut.cpu_I.instr_sra
.sym 103890 uut.cpu_I.instr_srai
.sym 103891 uut.cpu_I.instr_srli
.sym 103892 uut.cpu_I.instr_srl
.sym 103893 uut.cpu_I.pcpi_rs1[13]
.sym 103894 uut.cpu_I.pcpi_rs1[11]
.sym 103895 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 103897 uut.cpu_I.mem_rdata_q[13]
.sym 103898 uut.cpu_I.mem_rdata_q[12]
.sym 103899 $abc$24495$new_n2711_
.sym 103900 uut.cpu_I.mem_rdata_q[14]
.sym 103901 uut.cpu_I.instr_sra
.sym 103902 uut.cpu_I.instr_srai
.sym 103903 uut.cpu_I.pcpi_rs1[31]
.sym 103904 $abc$24495$new_n2326_
.sym 103905 uut.cpu_I.pcpi_rs1[17]
.sym 103906 uut.cpu_I.pcpi_rs1[15]
.sym 103907 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 103908 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 103909 uut.cpu_I.instr_sra
.sym 103910 uut.cpu_I.instr_srai
.sym 103911 uut.cpu_I.pcpi_rs1[31]
.sym 103912 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 103913 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[14]_new_inv_
.sym 103914 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[14]_new_inv_
.sym 103915 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 103916 $abc$24495$new_n2039_
.sym 103917 uut.cpu_I.pcpi_rs1[15]
.sym 103918 uut.cpu_I.pcpi_rs1[13]
.sym 103919 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 103921 uut.cpu_I.pcpi_rs1[18]
.sym 103922 uut.cpu_I.pcpi_rs1[10]
.sym 103923 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 103925 uut.cpu_I.pcpi_rs1[27]
.sym 103926 uut.cpu_I.pcpi_rs1[30]
.sym 103927 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 103928 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 103929 uut.cpu_I.pcpi_rs1[2]
.sym 103930 uut.cpu_I.pcpi_rs1[0]
.sym 103931 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 103933 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 103934 uut.cpu_I.pcpi_rs1[5]
.sym 103935 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[1]_new_inv_
.sym 103936 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 103938 uut.cpu_I.reg_sh[0]
.sym 103940 $PACKER_VCC_NET
.sym 103941 uut.cpu_I.reg_sh[2]
.sym 103942 $abc$24495$new_n2038_
.sym 103943 $abc$24495$auto$alumacc.cc:491:replace_alu$5133[4]
.sym 103945 uut.cpu_I.reg_sh[2]
.sym 103949 $abc$24495$auto$wreduce.cc:455:run$5052[0]
.sym 103950 $abc$24495$auto$wreduce.cc:455:run$5053[0]
.sym 103951 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 103953 $abc$24495$techmap\uut.cpu_I.$procmux$2629_Y[0]_new_inv_
.sym 103954 $abc$24495$techmap\uut.cpu_I.$procmux$2638_Y[0]_new_inv_
.sym 103955 uut.cpu_I.cpu_state[4]
.sym 103957 uut.cpu_I.reg_sh[2]
.sym 103958 $abc$24495$new_n2038_
.sym 103962 uut.cpu_I.reg_sh[0]
.sym 103963 $PACKER_VCC_NET
.sym 103964 $PACKER_VCC_NET
.sym 103965 uut.cpu_I.reg_sh[0]
.sym 103970 $auto$alumacc.cc:474:replace_alu$5131.C[1]
.sym 103975 $abc$24495$auto$alumacc.cc:474:replace_alu$5131.BB[1]
.sym 103978 $PACKER_VCC_NET
.sym 103979 $abc$24495$auto$alumacc.cc:474:replace_alu$5131.BB[2]
.sym 103983 $abc$24495$auto$alumacc.cc:474:replace_alu$5131.BB[3]
.sym 103987 $abc$24495$auto$alumacc.cc:474:replace_alu$5131.BB[4]
.sym 103992 $nextpnr_ICESTORM_LC_19$I3
.sym 103993 $abc$24495$new_n3340_
.sym 103994 $abc$24495$techmap\uut.cpu_I.$procmux$2638_Y[2]_new_
.sym 103995 uut.cpu_I.cpu_state[4]
.sym 103996 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20647
.sym 103997 uut.cpu_I.reg_sh[0]
.sym 103998 uut.cpu_I.reg_sh[1]
.sym 103999 uut.cpu_I.reg_sh[3]
.sym 104000 uut.cpu_I.reg_sh[4]
.sym 104002 uut.cpu_I.reg_sh[0]
.sym 104006 uut.cpu_I.reg_sh[1]
.sym 104007 $PACKER_VCC_NET
.sym 104010 uut.cpu_I.reg_sh[2]
.sym 104011 $PACKER_VCC_NET
.sym 104012 $auto$alumacc.cc:474:replace_alu$5181.C[2]
.sym 104014 uut.cpu_I.reg_sh[3]
.sym 104015 $PACKER_VCC_NET
.sym 104016 $auto$alumacc.cc:474:replace_alu$5181.C[3]
.sym 104018 uut.cpu_I.reg_sh[4]
.sym 104019 $PACKER_VCC_NET
.sym 104020 $auto$alumacc.cc:474:replace_alu$5181.C[4]
.sym 104021 uut.cpu_I.reg_sh[3]
.sym 104025 $abc$24495$techmap\uut.cpu_I.$procmux$2629_Y[3]_new_inv_
.sym 104026 $abc$24495$techmap\uut.cpu_I.$procmux$2638_Y[3]_new_inv_
.sym 104027 uut.cpu_I.cpu_state[4]
.sym 104029 $abc$24495$auto$wreduce.cc:455:run$5053[2]
.sym 104030 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 104034 uut.cpu_I.reg_sh[2]
.sym 104038 uut.cpu_I.reg_sh[3]
.sym 104039 $PACKER_VCC_NET
.sym 104042 uut.cpu_I.reg_sh[4]
.sym 104043 $PACKER_VCC_NET
.sym 104044 $auto$alumacc.cc:474:replace_alu$5178.C[4]
.sym 104045 uut.cpu_I.reg_sh[3]
.sym 104046 $abc$24495$auto$wreduce.cc:455:run$5053[3]
.sym 104047 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 104053 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 104054 uut.cpu_I.cpu_state[4]
.sym 104055 uut.cpu_I.reg_sh[2]
.sym 104061 $abc$24495$auto$wreduce.cc:455:run$5052[4]
.sym 104062 $abc$24495$auto$wreduce.cc:455:run$5053[4]
.sym 104063 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 104289 reset_cnt[0]
.sym 104290 reset_cnt[1]
.sym 104291 reset_cnt[2]
.sym 104292 reset_cnt[3]
.sym 104301 reset_cnt[4]
.sym 104302 reset_cnt[5]
.sym 104303 reset_cnt[6]
.sym 104304 reset_cnt[7]
.sym 104313 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$17312[1]
.sym 104317 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$5636[1]_new_inv_
.sym 104318 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$5636[0]_new_inv_
.sym 104321 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$17312[1]
.sym 104322 pll_lock
.sym 104325 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$17312[1]
.sym 104326 reset_cnt[0]
.sym 104327 pll_lock
.sym 104329 pll_lock
.sym 104333 reset_cnt[1]
.sym 104353 rx$SB_IO_IN
.sym 104357 uut.uacia.my_rx.in_pipe[1]
.sym 104358 uut.uacia.my_rx.in_pipe[0]
.sym 104359 uut.uacia.my_rx.in_state
.sym 104361 uut.uacia.my_rx.in_pipe[6]
.sym 104369 uut.uacia.my_rx.in_pipe[7]
.sym 104370 uut.uacia.my_rx.in_pipe[6]
.sym 104371 $abc$24495$new_n2411_
.sym 104372 $abc$24495$new_n2412_
.sym 104373 $abc$24495$new_n2414_
.sym 104374 $abc$24495$new_n2415_
.sym 104375 uut.uacia.my_rx.in_pipe[7]
.sym 104376 uut.uacia.my_rx.in_pipe[6]
.sym 104377 uut.uacia.my_rx.in_pipe[0]
.sym 104381 uut.uacia.my_rx.in_state
.sym 104382 uut.uacia.my_rx.in_pipe[0]
.sym 104383 uut.uacia.my_rx.in_pipe[1]
.sym 104385 $abc$24495$techmap\uut.uacia.my_rx.$procmux$1819_Y
.sym 104389 $abc$24495$new_n2413_
.sym 104390 uut.uacia.acia_rst
.sym 104391 $abc$24495$techmap\uut.uacia.my_rx.$procmux$1819_Y
.sym 104425 uut.mem_wdata[1]
.sym 104429 uut.uacia.counter_divide_select[1]
.sym 104430 uut.uacia.counter_divide_select[0]
.sym 104431 reset
.sym 104445 uut.mem_wdata[0]
.sym 104449 uut.uacia.my_rx.rx_sr[7]
.sym 104453 uut.uacia.my_rx.rx_sr[8]
.sym 104457 uut.uacia.my_rx.rx_sr[3]
.sym 104461 uut.uacia.my_rx.rx_sr[6]
.sym 104465 uut.uacia.my_rx.rx_sr[0]
.sym 104466 uut.uacia.my_rx.in_state
.sym 104469 uut.uacia.my_rx.rx_sr[2]
.sym 104473 uut.uacia.my_rx.rx_sr[1]
.sym 104477 uut.uacia.my_rx.rx_sr[5]
.sym 104481 uut.uacia.my_rx.in_state
.sym 104482 uut.uacia.my_rx.rx_busy
.sym 104483 uut.uacia.acia_rst
.sym 104485 $abc$24495$techmap\uut.uacia.my_rx.$procmux$1779_Y
.sym 104486 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15076[1]_new_
.sym 104487 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15090[1]_new_
.sym 104489 $abc$24495$new_n2422_
.sym 104490 uut.uacia.acia_rst
.sym 104491 uut.uacia.my_rx.rx_busy
.sym 104501 $abc$24495$techmap\uut.uacia.my_rx.$procmux$1779_Y
.sym 104505 uut.uacia.my_rx.rx_busy
.sym 104506 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15090[1]_new_
.sym 104507 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15076[1]_new_
.sym 104508 uut.uacia.acia_rst
.sym 104509 uut.uacia.acia_rst
.sym 104510 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15090[1]_new_
.sym 104511 uut.uacia.my_rx.rx_busy
.sym 104517 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15076[1]_new_
.sym 104518 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15090[1]_new_
.sym 104519 uut.uacia.my_rx.in_state
.sym 104520 uut.uacia.my_rx.rx_busy
.sym 104545 uut.cpu_I.cpu_state[6]
.sym 104546 uut.cpu_I.cpu_state[5]
.sym 104547 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 104549 uut.uacia.my_rx.rx_busy
.sym 104557 uut.cpu_I.cpu_state[1]
.sym 104558 reset
.sym 104561 uut.cpu_I.mem_rdata_q[12]
.sym 104562 uut.cpu_I.mem_rdata_q[13]
.sym 104563 uut.cpu_I.mem_rdata_q[14]
.sym 104577 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1059$1319_Y_new_
.sym 104578 $abc$24495$auto$simplemap.cc:168:logic_reduce$9459_new_inv_
.sym 104579 uut.cpu_I.is_alu_reg_reg
.sym 104581 uut.cpu_I.instr_jal
.sym 104582 uut.cpu_I.decoder_trigger
.sym 104585 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431
.sym 104586 uut.cpu_I.cpu_state[4]
.sym 104587 uut.cpu_I.cpu_state[2]
.sym 104589 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 104590 uut.cpu_I.mem_rdata_q[12]
.sym 104591 uut.cpu_I.mem_rdata_q[13]
.sym 104592 uut.cpu_I.mem_rdata_q[14]
.sym 104593 uut.cpu_I.mem_rdata_q[12]
.sym 104594 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 104595 uut.cpu_I.mem_rdata_q[13]
.sym 104596 uut.cpu_I.mem_rdata_q[14]
.sym 104597 uut.cpu_I.mem_rdata_q[13]
.sym 104598 uut.cpu_I.mem_rdata_q[12]
.sym 104599 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 104600 uut.cpu_I.mem_rdata_q[14]
.sym 104601 uut.cpu_I.mem_rdata_q[13]
.sym 104602 uut.cpu_I.mem_rdata_q[14]
.sym 104603 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 104604 uut.cpu_I.mem_rdata_q[12]
.sym 104605 uut.cpu_I.cpu_state[0]
.sym 104606 $abc$24495$new_n2479_
.sym 104607 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$20504[0]_new_inv_
.sym 104609 uut.cpu_I.decoder_pseudo_trigger_q
.sym 104610 uut.cpu_I.instr_ecall_ebreak
.sym 104611 uut.cpu_I.decoder_trigger_q
.sym 104613 uut.cpu_I.decoder_trigger
.sym 104617 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8704[3]_new_inv_
.sym 104618 uut.cpu_I.cpu_state[3]
.sym 104619 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 104620 $abc$24495$new_n2506_
.sym 104621 uut.cpu_I.decoder_pseudo_trigger
.sym 104625 $abc$24495$new_n2505_
.sym 104626 $abc$24495$auto$fsm_map.cc:74:implement_pattern_cache$5219_new_
.sym 104629 $abc$24495$new_n2513_
.sym 104630 uut.cpu_I.is_lb_lh_lw_lbu_lhu
.sym 104631 $abc$24495$new_n2512_
.sym 104632 uut.cpu_I.cpu_state[6]
.sym 104633 $abc$24495$auto$fsm_map.cc:74:implement_pattern_cache$5219_new_
.sym 104634 $abc$24495$techmap\uut.cpu_I.$procmux$3144_Y_new_inv_
.sym 104635 uut.cpu_I.cpu_state[1]
.sym 104637 $abc$24495$new_n2594_
.sym 104638 $abc$24495$new_n2513_
.sym 104639 $abc$24495$new_n2512_
.sym 104640 uut.cpu_I.cpu_state[5]
.sym 104641 uut.cpu_I.instr_sltiu
.sym 104642 uut.cpu_I.instr_sltu
.sym 104643 uut.cpu_I.instr_bltu
.sym 104645 $abc$24495$new_n2597_
.sym 104646 $abc$24495$techmap\uut.cpu_I.$procmux$2450_Y
.sym 104647 $abc$24495$new_n2598_
.sym 104648 $abc$24495$auto$fsm_map.cc:74:implement_pattern_cache$5223_new_
.sym 104649 uut.cpu_I.instr_slti
.sym 104650 uut.cpu_I.instr_slt
.sym 104651 uut.cpu_I.instr_blt
.sym 104653 uut.cpu_I.cpu_state[5]
.sym 104654 uut.cpu_I.cpu_state[6]
.sym 104655 uut.cpu_I.mem_do_prefetch
.sym 104656 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8704[3]_new_inv_
.sym 104657 reset
.sym 104658 uut.cpu_I.cpu_state[0]
.sym 104659 $abc$24495$auto$fsm_map.cc:74:implement_pattern_cache$5223_new_
.sym 104661 $abc$24495$new_n2601_
.sym 104662 $abc$24495$auto$fsm_map.cc:74:implement_pattern_cache$5219_new_
.sym 104665 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 104666 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8704[3]_new_inv_
.sym 104667 uut.cpu_I.cpu_state[3]
.sym 104669 $abc$24495$techmap\uut.cpu_I.$0\is_lui_auipc_jal[0:0]
.sym 104673 uut.cpu_I.cpu_state[0]
.sym 104677 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1057$1311_Y_new_
.sym 104678 uut.cpu_I.is_alu_reg_reg
.sym 104681 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19684
.sym 104682 reset
.sym 104685 $abc$24495$techmap\uut.cpu_I.$procmux$2450_Y
.sym 104689 uut.cpu_I.is_lui_auipc_jal
.sym 104690 uut.cpu_I.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 104697 uut.cpu_I.decoder_pseudo_trigger
.sym 104698 uut.cpu_I.decoder_trigger
.sym 104701 uut.cpu_I.instr_slti
.sym 104702 uut.cpu_I.instr_sltiu
.sym 104703 uut.cpu_I.instr_slt
.sym 104704 uut.cpu_I.instr_sltu
.sym 104705 uut.cpu_I.pcpi_rs1[6]
.sym 104706 uut.cpu_I.pcpi_rs1[4]
.sym 104707 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 104709 uut.cpu_I.mem_rdata_q[13]
.sym 104710 uut.cpu_I.mem_rdata_q[12]
.sym 104711 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1059$1319_Y_new_
.sym 104712 uut.cpu_I.mem_rdata_q[14]
.sym 104713 uut.cpu_I.pcpi_rs1[9]
.sym 104714 uut.cpu_I.pcpi_rs1[1]
.sym 104715 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 104717 uut.cpu_I.pcpi_rs1[12]
.sym 104718 uut.cpu_I.pcpi_rs1[4]
.sym 104719 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 104720 $abc$24495$new_n3668_
.sym 104721 $abc$24495$techmap\uut.cpu_I.$logic_and$picorv32.v:1091$1416_Y_new_
.sym 104722 uut.cpu_I.is_alu_reg_reg
.sym 104725 uut.cpu_I.pcpi_rs1[9]
.sym 104726 uut.cpu_I.pcpi_rs1[7]
.sym 104727 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 104728 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 104729 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[5]_new_inv_
.sym 104730 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[5]_new_inv_
.sym 104731 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 104732 $abc$24495$new_n2039_
.sym 104733 uut.cpu_I.mem_rdata_q[12]
.sym 104734 uut.cpu_I.mem_rdata_q[13]
.sym 104735 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 104736 uut.cpu_I.mem_rdata_q[14]
.sym 104737 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 104738 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9671_new_inv_
.sym 104739 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19684
.sym 104741 uut.cpu_I.pcpi_rs1[2]
.sym 104742 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[2]
.sym 104743 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 104744 uut.cpu_I.cpu_state[6]
.sym 104745 uut.cpu_I.reg_pc[9]
.sym 104746 $abc$24495$new_n2058_
.sym 104747 $abc$24495$new_n2122_
.sym 104748 $abc$24495$new_n2125_
.sym 104749 uut.cpu_I.pcpi_rs1[2]
.sym 104750 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[2]
.sym 104751 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 104752 uut.cpu_I.cpu_state[5]
.sym 104753 uut.cpu_I.pcpi_rs1[10]
.sym 104754 uut.cpu_I.pcpi_rs1[2]
.sym 104755 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 104756 $abc$24495$new_n3664_
.sym 104757 uut.cpu_I.cpu_state[4]
.sym 104758 uut.cpu_I.pcpi_rs1[15]
.sym 104761 uut.cpu_I.pcpi_rs1[8]
.sym 104762 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[8]
.sym 104763 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 104764 uut.cpu_I.cpu_state[5]
.sym 104765 uut.cpu_I.pcpi_rs1[9]
.sym 104766 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 104767 uut.cpu_I.cpu_state[4]
.sym 104768 $abc$24495$new_n2121_
.sym 104769 uut.cpu_I.pcpi_rs1[4]
.sym 104770 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[4]
.sym 104771 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 104772 uut.cpu_I.cpu_state[6]
.sym 104773 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[10]_new_
.sym 104774 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[10]_new_
.sym 104775 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11428[1]_new_inv_
.sym 104777 uut.cpu_I.reg_pc[4]
.sym 104778 $abc$24495$new_n2058_
.sym 104779 $abc$24495$new_n2075_
.sym 104780 $abc$24495$new_n2076_
.sym 104781 uut.cpu_I.pcpi_rs1[10]
.sym 104782 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[10]
.sym 104783 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 104784 uut.cpu_I.cpu_state[6]
.sym 104785 uut.cpu_I.pcpi_rs1[4]
.sym 104786 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[4]
.sym 104787 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 104788 uut.cpu_I.cpu_state[5]
.sym 104789 uut.cpu_I.pcpi_rs1[10]
.sym 104790 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[10]
.sym 104791 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 104792 uut.cpu_I.cpu_state[5]
.sym 104793 $abc$24495$new_n2058_
.sym 104794 uut.cpu_I.reg_pc[2]
.sym 104795 $abc$24495$new_n2061_
.sym 104796 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[2]_new_inv_
.sym 104797 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[4]_new_
.sym 104798 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[4]_new_
.sym 104799 $abc$24495$new_n2077_
.sym 104800 $abc$24495$new_n2074_
.sym 104801 uut.cpu_I.pcpi_rs1[11]
.sym 104802 uut.cpu_I.pcpi_rs1[9]
.sym 104803 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 104805 uut.cpu_I.pcpi_rs1[19]
.sym 104806 uut.cpu_I.pcpi_rs1[11]
.sym 104807 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 104808 $abc$24495$new_n3676_
.sym 104809 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[10]_new_inv_
.sym 104810 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[10]_new_inv_
.sym 104811 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 104812 $abc$24495$new_n2039_
.sym 104813 uut.cpu_I.pcpi_rs1[17]
.sym 104814 uut.cpu_I.pcpi_rs1[9]
.sym 104815 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 104816 $abc$24495$new_n3672_
.sym 104817 uut.cpu_I.pcpi_rs1[14]
.sym 104818 uut.cpu_I.pcpi_rs1[12]
.sym 104819 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 104820 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 104821 uut.cpu_I.pcpi_rs1[10]
.sym 104822 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 104823 uut.cpu_I.cpu_state[4]
.sym 104824 $abc$24495$new_n2130_
.sym 104825 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[12]_new_
.sym 104826 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[12]_new_
.sym 104827 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11438[1]_new_inv_
.sym 104829 uut.cpu_I.pcpi_rs1[14]
.sym 104830 uut.cpu_I.pcpi_rs1[6]
.sym 104831 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 104833 uut.cpu_I.pcpi_rs1[26]
.sym 104834 uut.cpu_I.pcpi_rs1[24]
.sym 104835 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 104837 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[3]_new_inv_
.sym 104838 uut.cpu_I.pcpi_rs1[3]
.sym 104839 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 104840 uut.cpu_I.cpu_state[4]
.sym 104841 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[31]_new_inv_
.sym 104842 uut.cpu_I.pcpi_rs1[31]
.sym 104843 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 104844 uut.cpu_I.cpu_state[4]
.sym 104845 uut.cpu_I.cpuregs_wrdata[3]
.sym 104849 uut.cpu_I.pcpi_rs1[29]
.sym 104850 uut.cpu_I.pcpi_rs1[21]
.sym 104851 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 104853 uut.cpu_I.reg_pc[12]
.sym 104854 $abc$24495$new_n2058_
.sym 104855 $abc$24495$new_n2149_
.sym 104856 $abc$24495$new_n2152_
.sym 104857 uut.cpu_I.pcpi_rs1[16]
.sym 104858 uut.cpu_I.pcpi_rs1[14]
.sym 104859 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 104860 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 104861 uut.cpu_I.pcpi_rs1[12]
.sym 104862 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 104863 uut.cpu_I.cpu_state[4]
.sym 104864 $abc$24495$new_n2148_
.sym 104865 uut.cpu_I.pcpi_rs1[29]
.sym 104866 uut.cpu_I.pcpi_rs1[27]
.sym 104867 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 104868 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 104869 uut.cpu_I.pcpi_rs1[30]
.sym 104870 uut.cpu_I.pcpi_rs1[28]
.sym 104871 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 104872 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 104873 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[25]_new_inv_
.sym 104874 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[25]_new_inv_
.sym 104875 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 104876 $abc$24495$new_n2039_
.sym 104877 uut.cpu_I.pcpi_rs1[29]
.sym 104878 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[29]_new_
.sym 104879 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 104880 uut.cpu_I.cpu_state[4]
.sym 104881 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 104882 uut.cpu_I.pcpi_rs1[26]
.sym 104883 $abc$24495$new_n2297_
.sym 104884 $abc$24495$new_n2316_
.sym 104885 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 104886 uut.cpu_I.pcpi_rs1[24]
.sym 104887 $abc$24495$new_n2297_
.sym 104888 $abc$24495$new_n2298_
.sym 104889 uut.cpu_I.pcpi_rs1[31]
.sym 104890 uut.cpu_I.pcpi_rs1[29]
.sym 104891 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 104892 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 104893 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 104894 uut.cpu_I.pcpi_rs1[25]
.sym 104895 $abc$24495$new_n2297_
.sym 104896 $abc$24495$new_n2307_
.sym 104897 uut.cpu_I.pcpi_rs1[14]
.sym 104898 uut.cpu_I.pcpi_rs1[22]
.sym 104899 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 104900 $abc$24495$new_n3684_
.sym 104901 uut.cpu_I.pcpi_rs1[19]
.sym 104902 uut.cpu_I.pcpi_rs1[17]
.sym 104903 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 104904 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 104905 uut.cpu_I.pcpi_rs1[17]
.sym 104906 uut.cpu_I.pcpi_rs1[25]
.sym 104907 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 104908 $abc$24495$new_n3692_
.sym 104909 uut.cpu_I.pcpi_rs1[22]
.sym 104910 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[22]_new_inv_
.sym 104911 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 104912 uut.cpu_I.cpu_state[4]
.sym 104913 uut.cpu_I.pcpi_rs1[22]
.sym 104914 uut.cpu_I.pcpi_rs1[20]
.sym 104915 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 104916 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 104917 uut.cpu_I.pcpi_rs1[18]
.sym 104918 uut.cpu_I.pcpi_rs1[26]
.sym 104919 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 104920 $abc$24495$new_n3696_
.sym 104921 uut.cpu_I.pcpi_rs1[23]
.sym 104922 uut.cpu_I.pcpi_rs1[21]
.sym 104923 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 104924 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 104925 uut.cpu_I.pcpi_rs1[12]
.sym 104926 uut.cpu_I.pcpi_rs1[20]
.sym 104927 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 104928 $abc$24495$new_n3680_
.sym 104929 uut.cpu_I.pcpi_rs1[23]
.sym 104930 uut.cpu_I.pcpi_rs1[31]
.sym 104931 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 104932 $abc$24495$new_n3700_
.sym 104933 uut.cpu_I.reg_sh[1]
.sym 104934 $abc$24495$techmap\uut.cpu_I.$procmux$2638_Y[1]_new_inv_
.sym 104935 uut.cpu_I.cpu_state[4]
.sym 104937 uut.cpu_I.reg_sh[0]
.sym 104938 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 104939 uut.cpu_I.cpu_state[4]
.sym 104941 uut.cpu_I.reg_sh[4]
.sym 104945 uut.cpu_I.pcpi_rs1[15]
.sym 104946 uut.cpu_I.pcpi_rs1[23]
.sym 104947 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 104948 $abc$24495$new_n3688_
.sym 104949 uut.cpu_I.pcpi_rs1[20]
.sym 104950 uut.cpu_I.pcpi_rs1[18]
.sym 104951 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 104952 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 104953 uut.cpu_I.pcpi_rs1[19]
.sym 104954 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[19]_new_inv_
.sym 104955 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 104956 uut.cpu_I.cpu_state[4]
.sym 104957 uut.cpu_I.pcpi_rs1[28]
.sym 104958 uut.cpu_I.pcpi_rs1[26]
.sym 104959 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 104960 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 104961 $abc$24495$techmap\uut.cpu_I.$procmux$2629_Y[4]_new_inv_
.sym 104962 $abc$24495$techmap\uut.cpu_I.$procmux$2638_Y[4]_new_inv_
.sym 104963 uut.cpu_I.cpu_state[4]
.sym 104965 uut.cpu_I.pcpi_rs1[24]
.sym 104966 uut.cpu_I.pcpi_rs1[22]
.sym 104967 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 104969 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[23]_new_inv_
.sym 104970 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[23]_new_inv_
.sym 104971 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 104972 $abc$24495$new_n2039_
.sym 104973 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[20]_new_inv_
.sym 104974 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[20]_new_inv_
.sym 104975 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 104976 $abc$24495$new_n2039_
.sym 104977 uut.cpu_I.pcpi_rs1[21]
.sym 104978 uut.cpu_I.pcpi_rs1[19]
.sym 104979 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 104981 uut.cpu_I.pcpi_rs1[27]
.sym 104982 uut.cpu_I.pcpi_rs1[19]
.sym 104983 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 104985 uut.cpu_I.pcpi_rs1[24]
.sym 104986 uut.cpu_I.pcpi_rs1[16]
.sym 104987 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 104989 uut.cpu_I.reg_sh[1]
.sym 104993 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[24]_new_inv_
.sym 104994 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[24]_new_inv_
.sym 104995 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 104996 $abc$24495$new_n2039_
.sym 104997 uut.cpu_I.pcpi_rs1[27]
.sym 104998 uut.cpu_I.pcpi_rs1[25]
.sym 104999 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 105001 uut.cpu_I.pcpi_rs1[30]
.sym 105002 uut.cpu_I.pcpi_rs1[22]
.sym 105003 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 105005 uut.cpu_I.pcpi_rs1[28]
.sym 105006 uut.cpu_I.pcpi_rs1[20]
.sym 105007 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 105009 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[26]_new_inv_
.sym 105010 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[26]_new_inv_
.sym 105011 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 105012 $abc$24495$new_n2039_
.sym 105017 uut.cpu_I.pcpi_rs1[25]
.sym 105018 uut.cpu_I.pcpi_rs1[23]
.sym 105019 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 105250 reset_cnt[0]
.sym 105255 reset_cnt[1]
.sym 105259 reset_cnt[2]
.sym 105260 $auto$alumacc.cc:474:replace_alu$5140.C[2]
.sym 105263 reset_cnt[3]
.sym 105264 $auto$alumacc.cc:474:replace_alu$5140.C[3]
.sym 105267 reset_cnt[4]
.sym 105268 $auto$alumacc.cc:474:replace_alu$5140.C[4]
.sym 105271 reset_cnt[5]
.sym 105272 $auto$alumacc.cc:474:replace_alu$5140.C[5]
.sym 105275 reset_cnt[6]
.sym 105276 $auto$alumacc.cc:474:replace_alu$5140.C[6]
.sym 105279 reset_cnt[7]
.sym 105280 $auto$alumacc.cc:474:replace_alu$5140.C[7]
.sym 105306 $PACKER_VCC_NET
.sym 105307 reset_cnt[0]
.sym 105313 uut.mem_addr[7]
.sym 105317 uut.mem_addr[8]
.sym 105329 uut.mem_addr[5]
.sym 105333 uut.mem_addr[9]
.sym 105337 uut.mem_wstrb[0]
.sym 105345 $abc$24495$techmap\uut.uwbb.uwbm.$sub$wb_master.v:68$88_Y[0]
.sym 105346 uut.uwbb.uwbm.busy
.sym 105353 $abc$24495$techmap\uut.uwbb.uwbm.$eq$wb_master.v:57$82_Y_new_
.sym 105354 uut.uwbb.sbacko_0
.sym 105355 uut.uwbb.sbacko_1
.sym 105362 uut.uwbb.uwbm.timeout[0]
.sym 105364 $PACKER_VCC_NET
.sym 105365 $abc$24495$techmap\uut.uwbb.uwbm.$sub$wb_master.v:68$88_Y[3]
.sym 105366 uut.uwbb.uwbm.busy
.sym 105369 $abc$24495$techmap\uut.uwbb.uwbm.$sub$wb_master.v:68$88_Y[2]
.sym 105370 uut.uwbb.uwbm.busy
.sym 105373 uut.uwbb.uwbm.timeout[3]
.sym 105374 uut.uwbb.uwbm.timeout[2]
.sym 105375 uut.uwbb.uwbm.timeout[1]
.sym 105376 uut.uwbb.uwbm.timeout[0]
.sym 105378 uut.uwbb.uwbm.timeout[0]
.sym 105382 uut.uwbb.uwbm.timeout[1]
.sym 105383 $PACKER_VCC_NET
.sym 105386 uut.uwbb.uwbm.timeout[2]
.sym 105387 $PACKER_VCC_NET
.sym 105388 $auto$alumacc.cc:474:replace_alu$5202.C[2]
.sym 105390 uut.uwbb.uwbm.timeout[3]
.sym 105391 $PACKER_VCC_NET
.sym 105392 $auto$alumacc.cc:474:replace_alu$5202.C[3]
.sym 105393 reset
.sym 105394 $abc$24495$techmap\uut.uwbb.uwbm.$procmux$4661_Y_new_
.sym 105395 uut.uwbb.uwbm.busy
.sym 105397 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$22556
.sym 105398 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$23173
.sym 105401 uut.uwbb.uwbm.timeout[1]
.sym 105402 uut.uwbb.uwbm.busy
.sym 105405 uut.uwbb.uwbm.timeout[0]
.sym 105406 uut.uwbb.uwbm.busy
.sym 105407 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$22577
.sym 105409 uut.uacia.my_rx.rx_sr[2]
.sym 105413 uut.uacia.my_rx.rx_sr[1]
.sym 105417 uut.uacia.my_rx.rx_sr[6]
.sym 105421 uut.uacia.my_rx.rx_sr[5]
.sym 105433 uut.uacia.my_rx.rx_sr[4]
.sym 105437 uut.uacia.my_rx.rx_sr[3]
.sym 105441 uut.mem_wdata[5]
.sym 105449 uut.mem_wdata[2]
.sym 105453 uut.mem_wdata[1]
.sym 105461 uut.mem_wdata[0]
.sym 105469 uut.mem_wdata[7]
.sym 105477 uut.mem_wstrb[0]
.sym 105478 $abc$24495$techmap\uut.uacia.$and$acia.v:105$989_Y_new_
.sym 105479 reset
.sym 105480 uut.uacia.rx_stb
.sym 105481 uut.uwbb.uwbm.busy
.sym 105505 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:375$1087_Y_new_inv_
.sym 105506 uut.cpu_I.mem_state[1]
.sym 105507 uut.cpu_I.mem_state[0]
.sym 105509 uut.cpu_I.mem_do_wdata
.sym 105510 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:375$1087_Y_new_inv_
.sym 105511 uut.cpu_I.mem_state[0]
.sym 105512 uut.cpu_I.mem_state[1]
.sym 105513 uut.uacia.rx_stb
.sym 105517 $abc$24495$techmap\uut.cpu_I.$2\set_mem_do_rdata[0:0]
.sym 105518 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20479[0]
.sym 105521 uut.cpu_I.mem_do_prefetch
.sym 105522 uut.cpu_I.mem_do_rinst
.sym 105523 uut.cpu_I.mem_do_rdata
.sym 105525 uut.cpu_I.mem_do_rinst
.sym 105526 uut.cpu_I.mem_do_rdata
.sym 105527 uut.cpu_I.mem_state[0]
.sym 105529 $abc$24495$techmap\uut.cpu_I.$procmux$3144_Y_new_inv_
.sym 105530 uut.cpu_I.cpu_state[1]
.sym 105531 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20479[0]
.sym 105533 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 105534 uut.cpu_I.cpu_state[6]
.sym 105537 $abc$24495$uut.cpu_I.alu_out_0_new_inv_
.sym 105538 $abc$24495$new_n2477_
.sym 105541 uut.cpu_I.instr_bgeu
.sym 105542 uut.cpu_I.instr_bge
.sym 105543 uut.cpu_I.instr_bne
.sym 105545 $abc$24495$new_n2477_
.sym 105546 $abc$24495$uut.cpu_I.alu_out_0_new_inv_
.sym 105547 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:371$1072_Y_new_inv_
.sym 105548 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$20504[0]_new_inv_
.sym 105549 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431
.sym 105550 uut.cpu_I.cpu_state[3]
.sym 105553 $abc$24495$techmap\uut.cpu_I.$2\set_mem_do_rdata[0:0]
.sym 105557 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 105558 uut.cpu_I.is_sb_sh_sw
.sym 105559 uut.cpu_I.mem_rdata_q[31]
.sym 105561 $abc$24495$techmap\uut.cpu_I.$procmux$3779_CMP_new_inv_
.sym 105562 uut.cpu_I.mem_rdata_q[31]
.sym 105565 reset
.sym 105566 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:371$1072_Y_new_inv_
.sym 105569 uut.cpu_I.is_sb_sh_sw
.sym 105570 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 105571 $abc$24495$techmap\uut.cpu_I.$procmux$3779_CMP_new_inv_
.sym 105573 uut.cpu_I.instr_jal
.sym 105574 uut.cpu_I.instr_lui
.sym 105575 uut.cpu_I.instr_auipc
.sym 105577 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[1]
.sym 105581 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:371$1072_Y_new_inv_
.sym 105582 reset
.sym 105585 $abc$24495$techmap\uut.cpu_I.$procmux$2450_Y
.sym 105586 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 105587 $abc$24495$new_n1972_
.sym 105588 $abc$24495$new_n2479_
.sym 105589 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[0]
.sym 105593 uut.cpu_I.cpu_state[6]
.sym 105594 uut.cpu_I.cpu_state[4]
.sym 105597 $abc$24495$techmap\uut.cpu_I.$0\is_lui_auipc_jal[0:0]
.sym 105598 $abc$24495$new_n1946_
.sym 105601 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[3]
.sym 105605 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[4]
.sym 105609 uut.cpu_I.decoded_rs1[0]
.sym 105610 uut.cpu_I.decoded_rs1[1]
.sym 105611 $abc$24495$new_n2036_
.sym 105612 uut.cpu_I.is_lui_auipc_jal
.sym 105613 uut.cpu_I.decoded_rs1[2]
.sym 105614 uut.cpu_I.decoded_rs1[3]
.sym 105615 uut.cpu_I.decoded_rs1[4]
.sym 105617 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[0]
.sym 105621 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[3]
.sym 105625 uut.cpu_I.instr_lui
.sym 105626 uut.cpu_I.instr_auipc
.sym 105627 uut.cpu_I.mem_rdata_q[22]
.sym 105628 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 105629 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[2]
.sym 105633 $abc$24495$new_n2058_
.sym 105634 uut.cpu_I.reg_pc[5]
.sym 105637 uut.cpu_I.cpu_state[3]
.sym 105638 $abc$24495$new_n2472_
.sym 105639 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 105641 $abc$24495$techmap\uut.cpu_I.$2\set_mem_do_wdata[0:0]
.sym 105642 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20479[0]
.sym 105645 uut.cpu_I.instr_lui
.sym 105646 uut.cpu_I.is_lui_auipc_jal
.sym 105647 uut.cpu_I.cpu_state[2]
.sym 105649 uut.cpu_I.cpu_state[5]
.sym 105650 uut.cpu_I.cpu_state[2]
.sym 105651 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 105652 reset
.sym 105653 $abc$24495$techmap\uut.cpu_I.$2\set_mem_do_wdata[0:0]
.sym 105657 uut.cpu_I.cpu_state[1]
.sym 105658 uut.cpu_I.cpu_state[2]
.sym 105659 uut.cpu_I.cpu_state[0]
.sym 105660 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 105661 uut.cpu_I.cpu_state[4]
.sym 105662 uut.cpu_I.pcpi_rs1[5]
.sym 105665 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[5]_new_
.sym 105666 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[5]_new_
.sym 105667 $abc$24495$new_n2089_
.sym 105668 $abc$24495$new_n2083_
.sym 105669 uut.cpu_I.pcpi_rs1[8]
.sym 105670 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[8]
.sym 105671 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 105672 uut.cpu_I.cpu_state[6]
.sym 105673 uut.cpu_I.pcpi_rs1[0]
.sym 105674 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[0]
.sym 105675 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 105676 uut.cpu_I.cpu_state[5]
.sym 105677 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[5]_new_
.sym 105678 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 105679 $abc$24495$new_n2084_
.sym 105680 $abc$24495$new_n2087_
.sym 105681 uut.cpu_I.pcpi_rs1[0]
.sym 105682 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[0]
.sym 105683 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 105684 uut.cpu_I.cpu_state[6]
.sym 105685 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7989_Y[0]_new_
.sym 105686 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[0]_new_
.sym 105687 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[0]_new_
.sym 105688 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[0]_new_inv_
.sym 105689 $abc$24495$new_n2039_
.sym 105690 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[8]_new_
.sym 105691 $abc$24495$new_n3670_
.sym 105693 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[8]_new_
.sym 105694 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[8]_new_
.sym 105695 $abc$24495$new_n2118_
.sym 105696 $abc$24495$new_n2116_
.sym 105697 uut.cpu_I.mem_do_prefetch
.sym 105698 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8704[3]_new_inv_
.sym 105699 uut.cpu_I.mem_do_rdata
.sym 105701 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[13]_new_
.sym 105702 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[13]_new_
.sym 105703 $abc$24495$new_n2164_
.sym 105704 $abc$24495$new_n2162_
.sym 105705 uut.cpu_I.pcpi_rs1[5]
.sym 105706 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[5]
.sym 105707 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 105708 uut.cpu_I.cpu_state[5]
.sym 105709 $abc$24495$new_n2039_
.sym 105710 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[6]_new_
.sym 105711 $abc$24495$new_n3666_
.sym 105713 uut.cpu_I.pcpi_rs1[13]
.sym 105714 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[13]
.sym 105715 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 105716 uut.cpu_I.cpu_state[5]
.sym 105717 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[2]_new_
.sym 105718 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[2]_new_
.sym 105719 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11388[1]_new_inv_
.sym 105721 uut.cpu_I.pcpi_rs1[13]
.sym 105722 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[13]
.sym 105723 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 105724 uut.cpu_I.cpu_state[6]
.sym 105725 uut.cpu_I.pcpi_rs1[5]
.sym 105726 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[5]
.sym 105727 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 105728 uut.cpu_I.cpu_state[6]
.sym 105729 uut.cpu_I.pcpi_rs1[3]
.sym 105730 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[3]
.sym 105731 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 105732 uut.cpu_I.cpu_state[6]
.sym 105733 uut.cpu_I.pcpi_rs1[7]
.sym 105734 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 105735 uut.cpu_I.cpu_state[4]
.sym 105736 $abc$24495$new_n2102_
.sym 105737 uut.cpu_I.mem_do_prefetch
.sym 105738 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8704[3]_new_inv_
.sym 105739 uut.cpu_I.mem_do_wdata
.sym 105741 $abc$24495$new_n2039_
.sym 105742 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[15]_new_
.sym 105743 $abc$24495$new_n3678_
.sym 105745 uut.cpu_I.pcpi_rs1[9]
.sym 105746 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[9]
.sym 105747 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 105748 uut.cpu_I.cpu_state[5]
.sym 105749 uut.cpu_I.pcpi_rs1[9]
.sym 105750 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[9]
.sym 105751 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 105752 uut.cpu_I.cpu_state[6]
.sym 105753 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[9]_new_
.sym 105754 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[9]_new_
.sym 105755 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11423[1]_new_inv_
.sym 105757 $abc$24495$new_n2039_
.sym 105758 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[13]_new_
.sym 105759 $abc$24495$new_n3674_
.sym 105761 uut.cpu_I.pcpi_rs1[14]
.sym 105762 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[14]
.sym 105763 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 105764 uut.cpu_I.cpu_state[6]
.sym 105765 uut.cpu_I.pcpi_rs1[12]
.sym 105766 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[12]
.sym 105767 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 105768 uut.cpu_I.cpu_state[6]
.sym 105769 uut.cpu_I.reg_pc[7]
.sym 105770 $abc$24495$new_n2058_
.sym 105771 $abc$24495$new_n2103_
.sym 105772 $abc$24495$new_n2106_
.sym 105773 uut.cpu_I.pcpi_rs1[12]
.sym 105774 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[12]
.sym 105775 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 105776 uut.cpu_I.cpu_state[5]
.sym 105777 uut.cpu_I.reg_pc[10]
.sym 105778 $abc$24495$new_n2058_
.sym 105779 $abc$24495$new_n2131_
.sym 105780 $abc$24495$new_n2134_
.sym 105781 uut.cpu_I.decoded_imm_j[22]
.sym 105782 uut.cpu_I.instr_jal
.sym 105783 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 105784 $abc$24495$new_n2360_
.sym 105785 uut.cpu_I.decoded_rs2[3]
.sym 105786 $abc$24495$uut.cpu_I.cpuregs_rs2[3]_new_
.sym 105787 uut.cpu_I.is_slli_srli_srai
.sym 105789 uut.cpu_I.pcpi_rs1[14]
.sym 105790 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[14]
.sym 105791 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 105792 uut.cpu_I.cpu_state[5]
.sym 105793 $abc$24495$new_n2058_
.sym 105794 uut.cpu_I.reg_pc[3]
.sym 105795 $abc$24495$new_n2065_
.sym 105796 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[3]_new_inv_
.sym 105797 uut.cpu_I.pcpi_rs1[1]
.sym 105798 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[1]_new_inv_
.sym 105799 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 105800 uut.cpu_I.cpu_state[4]
.sym 105801 uut.cpu_I.pcpi_rs1[31]
.sym 105802 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[31]
.sym 105803 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 105804 uut.cpu_I.cpu_state[5]
.sym 105805 uut.cpu_I.pcpi_rs1[31]
.sym 105806 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[31]
.sym 105807 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 105808 uut.cpu_I.cpu_state[6]
.sym 105809 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[14]_new_
.sym 105810 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[14]_new_
.sym 105811 $abc$24495$new_n2171_
.sym 105812 $abc$24495$new_n2168_
.sym 105813 uut.cpu_I.reg_pc[31]
.sym 105814 $abc$24495$new_n2058_
.sym 105815 $abc$24495$new_n3717_
.sym 105817 $abc$24495$new_n2323_
.sym 105818 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[31]_new_
.sym 105819 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[31]_new_
.sym 105820 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[31]_new_inv_
.sym 105821 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[3]
.sym 105822 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[3]
.sym 105823 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 105824 $abc$24495$new_n2034_
.sym 105825 uut.cpu_I.pcpi_rs1[28]
.sym 105826 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[28]
.sym 105827 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 105828 uut.cpu_I.cpu_state[5]
.sym 105829 uut.cpu_I.reg_pc[14]
.sym 105830 $abc$24495$new_n2058_
.sym 105831 $abc$24495$new_n2169_
.sym 105832 $abc$24495$new_n2170_
.sym 105833 uut.cpu_I.reg_pc[28]
.sym 105834 $abc$24495$new_n2058_
.sym 105835 $abc$24495$new_n3706_
.sym 105837 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 105838 uut.cpu_I.cpu_state[4]
.sym 105839 uut.cpu_I.pcpi_rs1[14]
.sym 105841 uut.cpu_I.pcpi_rs1[30]
.sym 105842 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[30]_new_
.sym 105843 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 105844 uut.cpu_I.cpu_state[4]
.sym 105845 uut.cpu_I.pcpi_rs1[28]
.sym 105846 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[28]
.sym 105847 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 105848 uut.cpu_I.cpu_state[6]
.sym 105849 uut.cpu_I.pcpi_rs1[28]
.sym 105850 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[28]_new_
.sym 105851 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 105852 uut.cpu_I.cpu_state[4]
.sym 105853 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[28]_new_
.sym 105854 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[28]_new_
.sym 105855 $abc$24495$new_n2300_
.sym 105856 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[28]_new_inv_
.sym 105857 uut.cpu_I.pcpi_rs1[29]
.sym 105858 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[29]
.sym 105859 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 105860 uut.cpu_I.cpu_state[5]
.sym 105861 uut.cpu_I.pcpi_rs1[29]
.sym 105862 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[29]
.sym 105863 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 105864 uut.cpu_I.cpu_state[6]
.sym 105865 uut.cpu_I.pcpi_rs1[18]
.sym 105866 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[18]_new_inv_
.sym 105867 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 105868 uut.cpu_I.cpu_state[4]
.sym 105869 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[29]_new_
.sym 105870 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[29]_new_
.sym 105871 $abc$24495$new_n2309_
.sym 105872 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[29]_new_inv_
.sym 105873 uut.cpu_I.pcpi_rs1[21]
.sym 105874 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[21]_new_inv_
.sym 105875 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 105876 uut.cpu_I.cpu_state[4]
.sym 105877 uut.cpu_I.pcpi_rs1[16]
.sym 105878 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[16]_new_inv_
.sym 105879 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 105880 uut.cpu_I.cpu_state[4]
.sym 105881 uut.cpu_I.reg_pc[29]
.sym 105882 $abc$24495$new_n2058_
.sym 105883 $abc$24495$new_n3710_
.sym 105885 $abc$24495$new_n2058_
.sym 105886 uut.cpu_I.reg_pc[16]
.sym 105887 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[16]_new_inv_
.sym 105889 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[22]_new_
.sym 105890 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[22]_new_
.sym 105891 $abc$24495$new_n2246_
.sym 105892 $abc$24495$new_n3699_
.sym 105893 $abc$24495$new_n2058_
.sym 105894 uut.cpu_I.reg_pc[19]
.sym 105895 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[19]_new_inv_
.sym 105897 uut.cpu_I.pcpi_rs1[22]
.sym 105898 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[22]
.sym 105899 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 105900 uut.cpu_I.cpu_state[6]
.sym 105901 uut.cpu_I.pcpi_rs1[22]
.sym 105902 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[22]
.sym 105903 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 105904 uut.cpu_I.cpu_state[5]
.sym 105905 $abc$24495$new_n2058_
.sym 105906 uut.cpu_I.reg_pc[21]
.sym 105907 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[21]_new_inv_
.sym 105909 uut.cpu_I.pcpi_rs1[18]
.sym 105910 uut.cpu_I.pcpi_rs1[16]
.sym 105911 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 105913 $abc$24495$new_n2058_
.sym 105914 uut.cpu_I.reg_pc[22]
.sym 105915 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[22]_new_inv_
.sym 105917 uut.cpu_I.pcpi_rs1[27]
.sym 105918 $abc$24495$techmap\uut.cpu_I.$procmux$3347_Y[27]_new_inv_
.sym 105919 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 105920 uut.cpu_I.cpu_state[4]
.sym 105921 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3343.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[17]_new_inv_
.sym 105922 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$ternary$/usr/bin/../share/yosys/techmap.v:445$7492_Y[17]_new_inv_
.sym 105923 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20636[0]_new_
.sym 105924 $abc$24495$new_n2039_
.sym 105925 uut.cpu_I.pcpi_rs1[17]
.sym 105926 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[17]
.sym 105927 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 105928 uut.cpu_I.cpu_state[5]
.sym 105929 uut.cpu_I.pcpi_rs1[21]
.sym 105930 uut.cpu_I.pcpi_rs1[13]
.sym 105931 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3338.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 105933 uut.cpu_I.pcpi_rs1[23]
.sym 105934 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[23]
.sym 105935 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 105936 uut.cpu_I.cpu_state[5]
.sym 105937 uut.cpu_I.pcpi_rs1[23]
.sym 105938 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[23]
.sym 105939 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 105940 uut.cpu_I.cpu_state[6]
.sym 105941 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[23]_new_
.sym 105942 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[23]_new_
.sym 105943 $abc$24495$new_n2253_
.sym 105944 $abc$24495$new_n2250_
.sym 105945 uut.cpu_I.pcpi_rs1[17]
.sym 105946 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[17]
.sym 105947 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 105948 uut.cpu_I.cpu_state[6]
.sym 105949 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[17]_new_
.sym 105950 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[17]_new_
.sym 105951 $abc$24495$new_n2199_
.sym 105952 $abc$24495$new_n2196_
.sym 105965 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 105966 uut.cpu_I.cpu_state[4]
.sym 105967 uut.cpu_I.pcpi_rs1[26]
.sym 105969 uut.cpu_I.reg_pc[26]
.sym 105970 $abc$24495$new_n2058_
.sym 105971 $abc$24495$new_n2278_
.sym 105972 $abc$24495$new_n2279_
.sym 105973 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[26]_new_
.sym 105974 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[26]_new_
.sym 105975 $abc$24495$new_n2280_
.sym 105976 $abc$24495$new_n2277_
.sym 105977 uut.cpu_I.pcpi_rs1[26]
.sym 105978 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[26]
.sym 105979 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 105980 uut.cpu_I.cpu_state[6]
.sym 105981 uut.cpu_I.pcpi_rs1[26]
.sym 105982 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[26]
.sym 105983 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 105984 uut.cpu_I.cpu_state[5]
.sym 106273 uut.mem_wdata[6]
.sym 106277 uut.mem_wdata[4]
.sym 106281 uut.mem_wdata[3]
.sym 106285 uut.mem_wdata[2]
.sym 106289 uut.mem_wdata[5]
.sym 106293 uut.mem_wdata[1]
.sym 106301 uut.mem_wdata[7]
.sym 106305 $abc$24495$techmap\uut.uwbb.uwbm.$eq$wb_master.v:57$82_Y_new_
.sym 106306 uut.uwbb.sbrwi
.sym 106307 uut.uwbb.uwbm.busy
.sym 106309 uut.wbb_rdy
.sym 106310 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6652[0]_new_
.sym 106311 uut.uwbb.uwbm.busy
.sym 106312 reset
.sym 106313 uut.mem_wdata[7]
.sym 106317 $abc$24495$techmap\uut.uwbb.uwbm.$procmux$4661_Y_new_
.sym 106318 $abc$24495$new_n2502_
.sym 106319 reset
.sym 106325 uut.uwbb.uwbm.busy
.sym 106326 uut.wbb_rdy
.sym 106327 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6652[0]_new_
.sym 106328 reset
.sym 106329 uut.mem_wdata[5]
.sym 106333 uut.mem_wdata[6]
.sym 106345 uut.uacia.tx_start_control[1]
.sym 106346 uut.uacia.tx_start_control[0]
.sym 106347 uut.uacia.status[1]
.sym 106349 uut.uacia.receive_interrupt_enable
.sym 106350 uut.uacia.rxf
.sym 106351 $abc$24495$techmap\uut.uacia.$and$acia.v:153$994_Y_new_
.sym 106353 uut.uacia.rx_dat[0]
.sym 106354 uut.uacia.rxf
.sym 106355 uut.mem_addr[2]
.sym 106357 uut.mem_addr[2]
.sym 106358 $abc$24495$uut.ser_sel_new_
.sym 106359 uut.mem_wstrb[0]
.sym 106360 reset
.sym 106361 uut.uacia.rx_dat[7]
.sym 106362 $abc$24495$uut.uacia.irq_new_inv_
.sym 106363 uut.mem_addr[2]
.sym 106369 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9479[1]_new_inv_
.sym 106370 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9595[0]_new_inv_
.sym 106373 uut.mem_wstrb[0]
.sym 106374 $abc$24495$uut.ser_sel_new_
.sym 106375 reset
.sym 106377 uut.cpu_I.mem_rdata_latched[6]
.sym 106378 uut.cpu_I.mem_rdata_latched[4]
.sym 106379 uut.cpu_I.mem_rdata_latched[5]
.sym 106381 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9479[0]_new_inv_
.sym 106382 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9479[1]_new_inv_
.sym 106389 uut.cpu_I.mem_rdata_latched[0]
.sym 106390 uut.cpu_I.mem_rdata_latched[1]
.sym 106393 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9475[0]_new_inv_
.sym 106394 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9567[1]_new_inv_
.sym 106395 uut.cpu_I.mem_rdata_latched[2]
.sym 106396 uut.cpu_I.mem_rdata_latched[3]
.sym 106401 $abc$24495$new_n2708_
.sym 106402 uut.cpu_I.mem_rdata_q[4]
.sym 106403 uut.cpu_I.mem_rdata_q[5]
.sym 106404 uut.cpu_I.mem_rdata_q[6]
.sym 106405 uut.cpu_I.mem_rdata_latched[4]
.sym 106409 uut.cpu_I.mem_rdata_latched[6]
.sym 106413 uut.cpu_I.mem_rdata_latched[2]
.sym 106417 uut.cpu_I.mem_rdata_latched[0]
.sym 106421 uut.cpu_I.mem_rdata_q[23]
.sym 106422 uut.cpu_I.mem_rdata_q[24]
.sym 106423 uut.cpu_I.mem_rdata_q[0]
.sym 106424 uut.cpu_I.mem_rdata_q[1]
.sym 106425 uut.cpu_I.mem_rdata_latched[1]
.sym 106429 uut.cpu_I.mem_rdata_latched[3]
.sym 106445 uut.cpu_I.mem_rdata_latched[15]
.sym 106449 uut.cpu_I.mem_rdata_latched[16]
.sym 106453 uut.cpu_I.mem_rdata_latched[20]
.sym 106457 uut.cpu_I.is_lb_lh_lw_lbu_lhu
.sym 106458 uut.cpu_I.instr_jalr
.sym 106459 uut.cpu_I.is_alu_reg_imm
.sym 106461 uut.cpu_I.mem_rdata_latched[23]
.sym 106465 uut.cpu_I.instr_lui
.sym 106466 uut.cpu_I.instr_auipc
.sym 106467 uut.cpu_I.mem_rdata_q[24]
.sym 106468 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 106469 uut.cpu_I.mem_rdata_q[12]
.sym 106470 uut.cpu_I.mem_rdata_q[14]
.sym 106471 uut.cpu_I.mem_rdata_q[13]
.sym 106472 uut.cpu_I.is_lb_lh_lw_lbu_lhu
.sym 106473 uut.cpu_I.instr_lui
.sym 106474 uut.cpu_I.instr_auipc
.sym 106475 uut.cpu_I.mem_rdata_q[15]
.sym 106476 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 106477 uut.cpu_I.mem_rdata_q[13]
.sym 106478 uut.cpu_I.mem_rdata_q[14]
.sym 106479 uut.cpu_I.is_sb_sh_sw
.sym 106480 uut.cpu_I.mem_rdata_q[12]
.sym 106481 reset
.sym 106482 uut.cpu_I.trap
.sym 106485 $abc$24495$techmap\uut.cpu_I.$procmux$3779_CMP_new_inv_
.sym 106486 uut.cpu_I.mem_rdata_q[20]
.sym 106487 $abc$24495$new_n2330_
.sym 106489 $abc$24495$new_n2702_
.sym 106490 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1057$1311_Y_new_
.sym 106491 $abc$24495$new_n2707_
.sym 106492 $abc$24495$auto$simplemap.cc:168:logic_reduce$9459_new_inv_
.sym 106493 uut.cpu_I.mem_rdata_q[12]
.sym 106494 uut.cpu_I.mem_rdata_q[14]
.sym 106495 uut.cpu_I.mem_rdata_q[13]
.sym 106496 uut.cpu_I.is_sb_sh_sw
.sym 106497 uut.cpu_I.mem_do_rinst
.sym 106498 uut.cpu_I.mem_do_rdata
.sym 106499 uut.cpu_I.mem_do_wdata
.sym 106500 uut.mem_valid
.sym 106501 $abc$24495$new_n2023_
.sym 106502 $abc$24495$new_n2022_
.sym 106503 $abc$24495$auto$simplemap.cc:309:simplemap_lut$7575_new_
.sym 106504 uut.cpu_I.mem_do_rinst
.sym 106505 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3498.$and$/usr/bin/../share/yosys/techmap.v:434$7982_Y_new_
.sym 106506 $abc$24495$new_n1973_
.sym 106507 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10506_new_inv_
.sym 106508 uut.cpu_I.cpu_state[3]
.sym 106509 $abc$24495$new_n1973_
.sym 106510 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3498.$and$/usr/bin/../share/yosys/techmap.v:434$7982_Y_new_
.sym 106511 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10506_new_inv_
.sym 106513 uut.cpu_I.instr_lui
.sym 106514 uut.cpu_I.instr_auipc
.sym 106515 uut.cpu_I.mem_rdata_q[23]
.sym 106516 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 106517 uut.uwbb.uwbm.busy
.sym 106521 uut.cpu_I.mem_state[1]
.sym 106522 uut.cpu_I.mem_state[0]
.sym 106525 $abc$24495$techmap\uut.cpu_I.$logic_not$picorv32.v:1246$1462_Y_new_inv_
.sym 106526 uut.cpu_I.instr_bne
.sym 106529 uut.cpu_I.decoded_rs2[3]
.sym 106530 uut.cpu_I.mem_rdata_latched[23]
.sym 106531 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 106532 uut.cpu_I.latched_rd[3]
.sym 106533 uut.cpu_I.is_sltiu_bltu_sltu
.sym 106534 uut.cpu_I.is_slti_blt_slt
.sym 106535 $abc$24495$techmap\uut.cpu_I.$logic_not$picorv32.v:1246$1462_Y_new_inv_
.sym 106536 $abc$24495$new_n2007_
.sym 106537 $abc$24495$new_n3332_
.sym 106538 uut.cpu_I.cpu_state[2]
.sym 106539 $abc$24495$new_n3330_
.sym 106540 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$20479[0]
.sym 106541 uut.cpu_I.instr_bge
.sym 106542 uut.cpu_I.is_slti_blt_slt
.sym 106543 $abc$24495$new_n2011_
.sym 106544 $abc$24495$techmap\uut.cpu_I.$logic_not$picorv32.v:1248$1463_Y_new_inv_
.sym 106545 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8704[3]_new_inv_
.sym 106546 uut.cpu_I.mem_do_rinst
.sym 106549 uut.cpu_I.decoded_rs2[0]
.sym 106550 uut.cpu_I.mem_rdata_latched[20]
.sym 106551 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 106553 uut.cpu_I.decoded_rs1[1]
.sym 106554 uut.cpu_I.mem_rdata_latched[16]
.sym 106555 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 106557 uut.cpu_I.decoded_rs2[3]
.sym 106558 uut.cpu_I.mem_rdata_latched[23]
.sym 106559 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 106561 $abc$24495$new_n2531_
.sym 106562 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[0]
.sym 106563 uut.cpu_I.latched_rd[0]
.sym 106564 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$6365[2]_new_inv_
.sym 106565 uut.cpu_I.mem_rdata_latched[17]
.sym 106566 uut.cpu_I.decoded_rs1[2]
.sym 106567 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 106568 uut.cpu_I.latched_rd[2]
.sym 106569 uut.cpu_I.cpu_state[1]
.sym 106570 uut.cpu_I.decoded_rd[2]
.sym 106571 $abc$24495$new_n1966_
.sym 106572 uut.cpu_I.latched_rd[2]
.sym 106573 uut.cpu_I.cpu_state[1]
.sym 106574 uut.cpu_I.decoded_rd[3]
.sym 106575 $abc$24495$new_n1966_
.sym 106576 uut.cpu_I.latched_rd[3]
.sym 106577 uut.cpu_I.decoded_rs1[3]
.sym 106578 uut.cpu_I.mem_rdata_latched[18]
.sym 106579 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 106580 uut.cpu_I.latched_rd[3]
.sym 106581 uut.cpu_I.decoded_rs1[3]
.sym 106582 uut.cpu_I.mem_rdata_latched[18]
.sym 106583 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 106585 uut.cpu_I.decoded_rs1[2]
.sym 106586 uut.cpu_I.mem_rdata_latched[17]
.sym 106587 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 106589 uut.cpu_I.decoded_rs1[0]
.sym 106590 uut.cpu_I.mem_rdata_latched[15]
.sym 106591 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 106593 uut.cpu_I.decoded_rs2[0]
.sym 106594 uut.cpu_I.decoded_rs2[1]
.sym 106595 $abc$24495$new_n3266_
.sym 106597 uut.cpu_I.decoded_rs2[4]
.sym 106598 $abc$24495$uut.cpu_I.cpuregs_rs2[4]_new_
.sym 106599 uut.cpu_I.is_slli_srli_srai
.sym 106601 reset
.sym 106602 uut.cpu_I.cpu_state[1]
.sym 106606 uut.cpu_I.pcpi_rs1[0]
.sym 106607 uut.cpu_I.decoded_imm[0]
.sym 106609 uut.cpu_I.decoded_rs2[2]
.sym 106610 uut.cpu_I.decoded_rs2[3]
.sym 106611 uut.cpu_I.decoded_rs2[4]
.sym 106613 $abc$24495$auto$memory_bram.cc:837:replace_cell$5320[15]
.sym 106617 uut.cpu_I.decoded_rs2[0]
.sym 106618 $abc$24495$uut.cpu_I.cpuregs_rs2[0]_new_
.sym 106619 uut.cpu_I.is_slli_srli_srai
.sym 106621 uut.cpu_I.latched_rd[3]
.sym 106622 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[3]
.sym 106623 $abc$24495$new_n2515_
.sym 106624 $abc$24495$new_n2530_
.sym 106625 $abc$24495$new_n2058_
.sym 106626 uut.cpu_I.reg_pc[8]
.sym 106627 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 106628 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[8]_new_
.sym 106629 uut.cpu_I.mem_rdata_q[29]
.sym 106630 uut.cpu_I.mem_rdata_q[31]
.sym 106631 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9365[0]_new_inv_
.sym 106632 uut.cpu_I.mem_rdata_q[30]
.sym 106633 uut.cpu_I.decoded_rs2[2]
.sym 106634 $abc$24495$uut.cpu_I.cpuregs_rs2[2]_new_
.sym 106635 uut.cpu_I.is_slli_srli_srai
.sym 106637 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[5]
.sym 106638 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[5]
.sym 106639 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 106640 $abc$24495$new_n2034_
.sym 106641 $PACKER_GND_NET
.sym 106645 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[0]
.sym 106646 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[0]
.sym 106647 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 106648 $abc$24495$new_n2034_
.sym 106649 uut.cpu_I.pcpi_rs1[7]
.sym 106650 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[7]
.sym 106651 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 106652 uut.cpu_I.cpu_state[6]
.sym 106653 uut.cpu_I.mem_rdata_q[29]
.sym 106654 uut.cpu_I.mem_rdata_q[31]
.sym 106655 uut.cpu_I.mem_rdata_q[30]
.sym 106656 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9365[0]_new_inv_
.sym 106657 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[6]_new_
.sym 106658 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[6]_new_
.sym 106659 $abc$24495$new_n2099_
.sym 106660 $abc$24495$new_n2097_
.sym 106661 uut.cpu_I.pcpi_rs1[7]
.sym 106662 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[7]
.sym 106663 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 106664 uut.cpu_I.cpu_state[5]
.sym 106665 uut.cpu_I.pcpi_rs1[15]
.sym 106666 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[15]
.sym 106667 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 106668 uut.cpu_I.cpu_state[6]
.sym 106669 uut.cpu_I.pcpi_rs1[15]
.sym 106670 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[15]
.sym 106671 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 106672 uut.cpu_I.cpu_state[5]
.sym 106673 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[15]_new_
.sym 106674 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[15]_new_
.sym 106675 $abc$24495$new_n2183_
.sym 106676 $abc$24495$new_n2181_
.sym 106677 uut.cpu_I.pcpi_rs1[6]
.sym 106678 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[6]
.sym 106679 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 106680 uut.cpu_I.cpu_state[5]
.sym 106681 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[7]_new_
.sym 106682 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[7]_new_
.sym 106683 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11413[1]_new_inv_
.sym 106685 uut.cpu_I.pcpi_rs1[6]
.sym 106686 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[6]
.sym 106687 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 106688 uut.cpu_I.cpu_state[6]
.sym 106690 uut.cpu_I.pcpi_rs1[0]
.sym 106691 uut.cpu_I.decoded_imm[0]
.sym 106694 uut.cpu_I.pcpi_rs1[1]
.sym 106695 uut.cpu_I.decoded_imm[1]
.sym 106696 $auto$alumacc.cc:474:replace_alu$5158.C[1]
.sym 106698 uut.cpu_I.pcpi_rs1[2]
.sym 106699 uut.cpu_I.decoded_imm[2]
.sym 106700 $auto$alumacc.cc:474:replace_alu$5158.C[2]
.sym 106702 uut.cpu_I.pcpi_rs1[3]
.sym 106703 uut.cpu_I.decoded_imm[3]
.sym 106704 $auto$alumacc.cc:474:replace_alu$5158.C[3]
.sym 106706 uut.cpu_I.pcpi_rs1[4]
.sym 106707 uut.cpu_I.decoded_imm[4]
.sym 106708 $auto$alumacc.cc:474:replace_alu$5158.C[4]
.sym 106710 uut.cpu_I.pcpi_rs1[5]
.sym 106711 uut.cpu_I.decoded_imm[5]
.sym 106712 $auto$alumacc.cc:474:replace_alu$5158.C[5]
.sym 106714 uut.cpu_I.pcpi_rs1[6]
.sym 106715 uut.cpu_I.decoded_imm[6]
.sym 106716 $auto$alumacc.cc:474:replace_alu$5158.C[6]
.sym 106718 uut.cpu_I.pcpi_rs1[7]
.sym 106719 uut.cpu_I.decoded_imm[7]
.sym 106720 $auto$alumacc.cc:474:replace_alu$5158.C[7]
.sym 106722 uut.cpu_I.pcpi_rs1[8]
.sym 106723 uut.cpu_I.decoded_imm[8]
.sym 106724 $auto$alumacc.cc:474:replace_alu$5158.C[8]
.sym 106726 uut.cpu_I.pcpi_rs1[9]
.sym 106727 uut.cpu_I.decoded_imm[9]
.sym 106728 $auto$alumacc.cc:474:replace_alu$5158.C[9]
.sym 106730 uut.cpu_I.pcpi_rs1[10]
.sym 106731 uut.cpu_I.decoded_imm[10]
.sym 106732 $auto$alumacc.cc:474:replace_alu$5158.C[10]
.sym 106734 uut.cpu_I.pcpi_rs1[11]
.sym 106735 uut.cpu_I.decoded_imm[11]
.sym 106736 $auto$alumacc.cc:474:replace_alu$5158.C[11]
.sym 106738 uut.cpu_I.pcpi_rs1[12]
.sym 106739 uut.cpu_I.decoded_imm[12]
.sym 106740 $auto$alumacc.cc:474:replace_alu$5158.C[12]
.sym 106742 uut.cpu_I.pcpi_rs1[13]
.sym 106743 uut.cpu_I.decoded_imm[13]
.sym 106744 $auto$alumacc.cc:474:replace_alu$5158.C[13]
.sym 106746 uut.cpu_I.pcpi_rs1[14]
.sym 106747 uut.cpu_I.decoded_imm[14]
.sym 106748 $auto$alumacc.cc:474:replace_alu$5158.C[14]
.sym 106750 uut.cpu_I.pcpi_rs1[15]
.sym 106751 uut.cpu_I.decoded_imm[15]
.sym 106752 $auto$alumacc.cc:474:replace_alu$5158.C[15]
.sym 106754 uut.cpu_I.pcpi_rs1[16]
.sym 106755 uut.cpu_I.decoded_imm[16]
.sym 106756 $auto$alumacc.cc:474:replace_alu$5158.C[16]
.sym 106758 uut.cpu_I.pcpi_rs1[17]
.sym 106759 uut.cpu_I.decoded_imm[17]
.sym 106760 $auto$alumacc.cc:474:replace_alu$5158.C[17]
.sym 106762 uut.cpu_I.pcpi_rs1[18]
.sym 106763 uut.cpu_I.decoded_imm[18]
.sym 106764 $auto$alumacc.cc:474:replace_alu$5158.C[18]
.sym 106766 uut.cpu_I.pcpi_rs1[19]
.sym 106767 uut.cpu_I.decoded_imm[19]
.sym 106768 $auto$alumacc.cc:474:replace_alu$5158.C[19]
.sym 106770 uut.cpu_I.pcpi_rs1[20]
.sym 106771 uut.cpu_I.decoded_imm[20]
.sym 106772 $auto$alumacc.cc:474:replace_alu$5158.C[20]
.sym 106774 uut.cpu_I.pcpi_rs1[21]
.sym 106775 uut.cpu_I.decoded_imm[21]
.sym 106776 $auto$alumacc.cc:474:replace_alu$5158.C[21]
.sym 106778 uut.cpu_I.pcpi_rs1[22]
.sym 106779 uut.cpu_I.decoded_imm[22]
.sym 106780 $auto$alumacc.cc:474:replace_alu$5158.C[22]
.sym 106782 uut.cpu_I.pcpi_rs1[23]
.sym 106783 uut.cpu_I.decoded_imm[23]
.sym 106784 $auto$alumacc.cc:474:replace_alu$5158.C[23]
.sym 106786 uut.cpu_I.pcpi_rs1[24]
.sym 106787 uut.cpu_I.decoded_imm[24]
.sym 106788 $auto$alumacc.cc:474:replace_alu$5158.C[24]
.sym 106790 uut.cpu_I.pcpi_rs1[25]
.sym 106791 uut.cpu_I.decoded_imm[25]
.sym 106792 $auto$alumacc.cc:474:replace_alu$5158.C[25]
.sym 106794 uut.cpu_I.pcpi_rs1[26]
.sym 106795 uut.cpu_I.decoded_imm[26]
.sym 106796 $auto$alumacc.cc:474:replace_alu$5158.C[26]
.sym 106798 uut.cpu_I.pcpi_rs1[27]
.sym 106799 uut.cpu_I.decoded_imm[27]
.sym 106800 $auto$alumacc.cc:474:replace_alu$5158.C[27]
.sym 106802 uut.cpu_I.pcpi_rs1[28]
.sym 106803 uut.cpu_I.decoded_imm[28]
.sym 106804 $auto$alumacc.cc:474:replace_alu$5158.C[28]
.sym 106806 uut.cpu_I.pcpi_rs1[29]
.sym 106807 uut.cpu_I.decoded_imm[29]
.sym 106808 $auto$alumacc.cc:474:replace_alu$5158.C[29]
.sym 106810 uut.cpu_I.pcpi_rs1[30]
.sym 106811 uut.cpu_I.decoded_imm[30]
.sym 106812 $auto$alumacc.cc:474:replace_alu$5158.C[30]
.sym 106814 uut.cpu_I.pcpi_rs1[31]
.sym 106815 uut.cpu_I.decoded_imm[31]
.sym 106816 $auto$alumacc.cc:474:replace_alu$5158.C[31]
.sym 106817 uut.cpu_I.pcpi_rs1[18]
.sym 106818 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[18]
.sym 106819 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 106820 uut.cpu_I.cpu_state[5]
.sym 106821 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[16]_new_
.sym 106822 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[16]_new_
.sym 106823 $abc$24495$new_n2192_
.sym 106824 $abc$24495$new_n3683_
.sym 106825 $abc$24495$new_n2058_
.sym 106826 uut.cpu_I.reg_pc[18]
.sym 106827 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[18]_new_inv_
.sym 106829 uut.cpu_I.pcpi_rs1[16]
.sym 106830 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[16]
.sym 106831 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 106832 uut.cpu_I.cpu_state[6]
.sym 106833 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[18]_new_
.sym 106834 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[18]_new_
.sym 106835 $abc$24495$new_n2210_
.sym 106836 $abc$24495$new_n3687_
.sym 106837 uut.cpu_I.pcpi_rs1[16]
.sym 106838 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[16]
.sym 106839 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 106840 uut.cpu_I.cpu_state[5]
.sym 106841 uut.cpu_I.decoded_rs2[1]
.sym 106842 $abc$24495$uut.cpu_I.cpuregs_rs2[1]_new_
.sym 106843 uut.cpu_I.is_slli_srli_srai
.sym 106845 uut.cpu_I.pcpi_rs1[18]
.sym 106846 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[18]
.sym 106847 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 106848 uut.cpu_I.cpu_state[6]
.sym 106849 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[21]_new_
.sym 106850 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[21]_new_
.sym 106851 $abc$24495$new_n2237_
.sym 106852 $abc$24495$new_n3695_
.sym 106853 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[25]_new_
.sym 106854 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[25]_new_
.sym 106855 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11503[1]_new_inv_
.sym 106857 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[19]_new_
.sym 106858 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[19]_new_
.sym 106859 $abc$24495$new_n2219_
.sym 106860 $abc$24495$new_n3691_
.sym 106861 uut.cpu_I.pcpi_rs1[21]
.sym 106862 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[21]
.sym 106863 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 106864 uut.cpu_I.cpu_state[5]
.sym 106865 uut.cpu_I.pcpi_rs1[21]
.sym 106866 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[21]
.sym 106867 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 106868 uut.cpu_I.cpu_state[6]
.sym 106869 uut.cpu_I.pcpi_rs1[25]
.sym 106870 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[25]
.sym 106871 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 106872 uut.cpu_I.cpu_state[5]
.sym 106873 uut.cpu_I.pcpi_rs1[19]
.sym 106874 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[19]
.sym 106875 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 106876 uut.cpu_I.cpu_state[6]
.sym 106877 uut.cpu_I.pcpi_rs1[25]
.sym 106878 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[25]
.sym 106879 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 106880 uut.cpu_I.cpu_state[6]
.sym 106881 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 106882 uut.cpu_I.cpu_state[4]
.sym 106883 uut.cpu_I.pcpi_rs1[23]
.sym 106885 uut.cpu_I.pcpi_rs1[20]
.sym 106886 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[20]
.sym 106887 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 106888 uut.cpu_I.cpu_state[6]
.sym 106889 $abc$24495$new_n2058_
.sym 106890 uut.cpu_I.reg_pc[27]
.sym 106891 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[27]_new_inv_
.sym 106893 uut.cpu_I.pcpi_rs1[20]
.sym 106894 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[20]
.sym 106895 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 106896 uut.cpu_I.cpu_state[5]
.sym 106897 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 106898 uut.cpu_I.cpu_state[4]
.sym 106899 uut.cpu_I.pcpi_rs1[17]
.sym 106901 uut.cpu_I.reg_pc[17]
.sym 106902 $abc$24495$new_n2058_
.sym 106903 $abc$24495$new_n2197_
.sym 106904 $abc$24495$new_n2198_
.sym 106905 uut.cpu_I.reg_pc[23]
.sym 106906 $abc$24495$new_n2058_
.sym 106907 $abc$24495$new_n2251_
.sym 106908 $abc$24495$new_n2252_
.sym 106909 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[20]_new_
.sym 106910 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[20]_new_
.sym 106911 $abc$24495$new_n2226_
.sym 106912 $abc$24495$new_n2223_
.sym 106913 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[24]_new_
.sym 106914 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[24]_new_
.sym 106915 $abc$24495$new_n2262_
.sym 106916 $abc$24495$new_n2259_
.sym 106917 uut.cpu_I.reg_pc[24]
.sym 106918 $abc$24495$new_n2058_
.sym 106919 $abc$24495$new_n2260_
.sym 106920 $abc$24495$new_n2261_
.sym 106921 uut.cpu_I.pcpi_rs1[24]
.sym 106922 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[24]
.sym 106923 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 106924 uut.cpu_I.cpu_state[5]
.sym 106925 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 106926 uut.cpu_I.cpu_state[4]
.sym 106927 uut.cpu_I.pcpi_rs1[20]
.sym 106929 uut.cpu_I.reg_pc[20]
.sym 106930 $abc$24495$new_n2058_
.sym 106931 $abc$24495$new_n2224_
.sym 106932 $abc$24495$new_n2225_
.sym 106933 uut.cpu_I.pcpi_rs1[24]
.sym 106934 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[24]
.sym 106935 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 106936 uut.cpu_I.cpu_state[6]
.sym 106941 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 106942 uut.cpu_I.cpu_state[4]
.sym 106943 uut.cpu_I.pcpi_rs1[24]
.sym 107241 uut.mem_addr[6]
.sym 107245 uut.mem_addr[2]
.sym 107249 uut.mem_addr[4]
.sym 107253 uut.mem_addr[3]
.sym 107273 uut.uwbb.sbdato_0[0]
.sym 107274 uut.uwbb.sbdato_1[0]
.sym 107293 reset
.sym 107294 uut.mem_wstrb[0]
.sym 107295 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$22577
.sym 107305 uut.mem_addr[2]
.sym 107306 uut.uacia.rx_dat[6]
.sym 107309 uut.uacia.rx_err
.sym 107310 uut.uacia.rx_dat[4]
.sym 107311 uut.mem_addr[2]
.sym 107313 uut.mem_addr[2]
.sym 107314 uut.uacia.rx_dat[3]
.sym 107329 uut.mem_addr[2]
.sym 107330 uut.uacia.rx_dat[2]
.sym 107333 uut.cpu_I.mem_rdata_q[0]
.sym 107334 $abc$24495$uut.cpu_I.mem_rdata[0]_new_inv_
.sym 107335 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 107337 uut.cpu_I.mem_rdata_q[3]
.sym 107338 $abc$24495$uut.cpu_I.mem_rdata[3]_new_inv_
.sym 107339 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 107341 uut.cpu_I.mem_rdata_q[2]
.sym 107342 $abc$24495$uut.cpu_I.mem_rdata[2]_new_inv_
.sym 107343 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 107345 uut.cpu_I.mem_rdata_latched[4]
.sym 107346 uut.cpu_I.mem_rdata_latched[6]
.sym 107347 uut.cpu_I.mem_rdata_latched[5]
.sym 107349 uut.cpu_I.mem_rdata_q[6]
.sym 107350 $abc$24495$uut.cpu_I.mem_rdata[6]_new_inv_
.sym 107351 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 107353 uut.uacia.status[1]
.sym 107354 uut.uacia.rx_dat[1]
.sym 107355 uut.mem_addr[2]
.sym 107357 uut.uacia.rx_err
.sym 107358 uut.uacia.rx_dat[5]
.sym 107359 uut.mem_addr[2]
.sym 107361 uut.cpu_I.mem_rdata_q[2]
.sym 107362 uut.cpu_I.mem_rdata_q[3]
.sym 107363 $abc$24495$auto$simplemap.cc:168:logic_reduce$9286[0]_new_inv_
.sym 107365 uut.cpu_I.mem_rdata_q[4]
.sym 107366 $abc$24495$uut.cpu_I.mem_rdata[4]_new_inv_
.sym 107367 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 107369 uut.cpu_I.mem_rdata_latched[3]
.sym 107370 uut.cpu_I.mem_rdata_latched[2]
.sym 107371 uut.cpu_I.mem_rdata_latched[0]
.sym 107372 uut.cpu_I.mem_rdata_latched[1]
.sym 107373 uut.cpu_I.mem_rdata_q[1]
.sym 107374 $abc$24495$uut.cpu_I.mem_rdata[1]_new_inv_
.sym 107375 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 107377 uut.cpu_I.mem_rdata_q[6]
.sym 107378 $abc$24495$uut.cpu_I.mem_rdata[6]_new_inv_
.sym 107379 uut.cpu_I.mem_rdata_latched[5]
.sym 107380 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 107381 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9567[1]_new_inv_
.sym 107382 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9595[0]_new_inv_
.sym 107383 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:863$1201_Y_new_
.sym 107385 uut.cpu_I.mem_rdata_latched[6]
.sym 107386 uut.cpu_I.mem_rdata_latched[4]
.sym 107387 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9479[0]_new_inv_
.sym 107388 uut.cpu_I.mem_rdata_latched[5]
.sym 107389 uut.cpu_I.mem_rdata_latched[2]
.sym 107390 uut.cpu_I.mem_rdata_latched[3]
.sym 107391 uut.cpu_I.mem_rdata_latched[0]
.sym 107392 uut.cpu_I.mem_rdata_latched[1]
.sym 107393 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9479[0]_new_inv_
.sym 107394 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9501[1]_new_inv_
.sym 107397 uut.cpu_I.mem_rdata_latched[4]
.sym 107398 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9479[0]_new_inv_
.sym 107399 $abc$24495$new_n2680_
.sym 107401 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9501[1]_new_inv_
.sym 107402 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9595[0]_new_inv_
.sym 107405 uut.cpu_I.mem_rdata_latched[9]
.sym 107409 uut.cpu_I.mem_rdata_q[11]
.sym 107410 uut.cpu_I.mem_rdata_q[15]
.sym 107411 uut.cpu_I.mem_rdata_q[16]
.sym 107412 uut.cpu_I.mem_rdata_q[17]
.sym 107413 uut.cpu_I.mem_rdata_latched[15]
.sym 107417 uut.cpu_I.mem_rdata_latched[4]
.sym 107418 $abc$24495$new_n2680_
.sym 107421 $abc$24495$new_n2703_
.sym 107422 $abc$24495$new_n2705_
.sym 107423 $abc$24495$new_n2706_
.sym 107425 uut.mem_rdy
.sym 107426 uut.wbb_rdy
.sym 107427 uut.mem_valid
.sym 107429 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18641
.sym 107430 uut.wbb_rdy
.sym 107431 uut.mem_rdy
.sym 107433 uut.wbb_rdy
.sym 107434 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6652[0]_new_
.sym 107435 $abc$24495$techmap\uut.uwbb.uwbm.$procmux$4661_Y_new_
.sym 107436 uut.uwbb.uwbm.busy
.sym 107437 uut.cpu_I.mem_rdata_q[22]
.sym 107438 $abc$24495$techmap\uut.cpu_I.$procmux$3779_CMP_new_inv_
.sym 107439 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$12179[0]_new_
.sym 107441 uut.cpu_I.mem_rdata_q[15]
.sym 107442 $abc$24495$uut.cpu_I.mem_rdata[15]_new_inv_
.sym 107443 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 107445 uut.cpu_I.mem_rdata_q[24]
.sym 107446 $abc$24495$uut.cpu_I.mem_rdata[24]_new_inv_
.sym 107447 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 107449 reset
.sym 107450 uut.cpu_I.mem_state[1]
.sym 107451 uut.cpu_I.mem_state[0]
.sym 107452 uut.cpu_I.mem_do_wdata
.sym 107453 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 107454 uut.cpu_I.is_sb_sh_sw
.sym 107455 uut.cpu_I.mem_rdata_q[9]
.sym 107457 uut.wbb_rdy
.sym 107458 uut.mem_rdy
.sym 107459 uut.cpu_I.mem_state[1]
.sym 107460 uut.cpu_I.mem_state[0]
.sym 107461 uut.cpu_I.mem_state[0]
.sym 107462 uut.cpu_I.mem_state[1]
.sym 107465 $abc$24495$auto$simplemap.cc:309:simplemap_lut$7575_new_
.sym 107466 $abc$24495$new_n2022_
.sym 107467 uut.mem_valid
.sym 107468 $abc$24495$new_n2346_
.sym 107469 uut.cpu_I.mem_do_wdata
.sym 107470 uut.cpu_I.mem_do_rinst
.sym 107471 uut.cpu_I.mem_state[1]
.sym 107472 uut.cpu_I.mem_state[0]
.sym 107473 uut.cpu_I.decoded_rs2[4]
.sym 107474 uut.cpu_I.mem_rdata_latched[24]
.sym 107475 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 107477 uut.cpu_I.mem_rdata_q[23]
.sym 107478 $abc$24495$uut.cpu_I.mem_rdata[23]_new_inv_
.sym 107479 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 107481 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 107482 uut.cpu_I.mem_do_rinst
.sym 107483 uut.cpu_I.mem_state[1]
.sym 107484 uut.cpu_I.mem_state[0]
.sym 107485 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18667
.sym 107486 $abc$24495$auto$simplemap.cc:309:simplemap_lut$7575_new_
.sym 107487 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19641_new_inv_
.sym 107489 $abc$24495$auto$simplemap.cc:309:simplemap_lut$7554_new_
.sym 107490 $abc$24495$new_n2351_
.sym 107491 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 107492 $abc$24495$new_n2352_
.sym 107493 $abc$24495$techmap\uut.cpu_I.$logic_and$picorv32.v:375$1088_Y_new_
.sym 107494 uut.cpu_I.mem_do_wdata
.sym 107495 $abc$24495$new_n2351_
.sym 107496 $abc$24495$new_n3719_
.sym 107497 $abc$24495$new_n2570_
.sym 107498 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[0]
.sym 107499 uut.cpu_I.latched_rd[0]
.sym 107500 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$6459[2]_new_inv_
.sym 107501 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[4]
.sym 107502 uut.cpu_I.latched_rd[4]
.sym 107503 uut.cpu_I.latched_rd[1]
.sym 107504 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[1]
.sym 107505 uut.cpu_I.decoded_rs2[1]
.sym 107506 uut.cpu_I.mem_rdata_latched[21]
.sym 107507 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 107509 uut.cpu_I.mem_rdata_q[17]
.sym 107510 $abc$24495$uut.cpu_I.mem_rdata[17]_new_inv_
.sym 107511 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 107513 uut.cpu_I.latched_rd[3]
.sym 107514 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[3]
.sym 107515 $abc$24495$new_n2554_
.sym 107516 $abc$24495$new_n2569_
.sym 107517 uut.cpu_I.mem_rdata_latched[22]
.sym 107518 uut.cpu_I.decoded_rs2[2]
.sym 107519 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 107520 uut.cpu_I.latched_rd[2]
.sym 107521 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[4]
.sym 107522 uut.cpu_I.latched_rd[4]
.sym 107523 uut.cpu_I.latched_rd[1]
.sym 107524 $abc$24495$techmap5508\uut.cpu_I.cpuregs.1.0.1.A1ADDR_11[1]
.sym 107525 uut.cpu_I.latched_rd[0]
.sym 107526 uut.cpu_I.latched_rd[1]
.sym 107527 uut.cpu_I.latched_rd[3]
.sym 107528 uut.cpu_I.latched_rd[4]
.sym 107529 uut.cpu_I.decoded_rs2[2]
.sym 107530 uut.cpu_I.mem_rdata_latched[22]
.sym 107531 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 107533 uut.mem_wdata[0]
.sym 107537 uut.cpu_I.instr_bgeu
.sym 107538 uut.cpu_I.is_sltiu_bltu_sltu
.sym 107539 $abc$24495$auto$alumacc.cc:491:replace_alu$5173[31]
.sym 107541 $abc$24495$auto$alumacc.cc:491:replace_alu$5163[31]
.sym 107542 $auto$alumacc.cc:474:replace_alu$5161.C[31]
.sym 107543 $abc$24495$auto$alumacc.cc:415:extract_cmp_alu$5106[31]
.sym 107545 uut.cpu_I.mem_rdata_q[22]
.sym 107546 $abc$24495$uut.cpu_I.mem_rdata[22]_new_inv_
.sym 107547 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 107549 uut.cpu_I.decoded_rs1[4]
.sym 107550 uut.cpu_I.mem_rdata_latched[19]
.sym 107551 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 107553 uut.cpu_I.latched_rd[2]
.sym 107554 $abc$24495$new_n2692_
.sym 107555 $abc$24495$techmap\uut.cpu_I.$logic_and$picorv32.v:1328$1505_Y_new_
.sym 107557 uut.cpu_I.latched_store
.sym 107558 uut.cpu_I.latched_branch
.sym 107559 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$20446
.sym 107561 uut.cpu_I.decoded_imm_j[15]
.sym 107562 uut.cpu_I.instr_jal
.sym 107563 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 107564 $abc$24495$new_n2344_
.sym 107565 uut.cpu_I.instr_jal
.sym 107566 uut.cpu_I.decoded_imm_j[4]
.sym 107567 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$12196_new_inv_
.sym 107569 $abc$24495$new_n2058_
.sym 107570 uut.cpu_I.reg_pc[6]
.sym 107571 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 107572 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[6]_new_
.sym 107573 uut.cpu_I.instr_jal
.sym 107574 uut.cpu_I.decoded_imm_j[2]
.sym 107575 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$12182_new_inv_
.sym 107577 uut.cpu_I.cpu_state[4]
.sym 107578 uut.cpu_I.pcpi_rs1[6]
.sym 107581 uut.cpu_I.is_sb_sh_sw
.sym 107582 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 107583 uut.cpu_I.mem_rdata_q[8]
.sym 107584 $abc$24495$new_n2332_
.sym 107585 uut.cpu_I.instr_lui
.sym 107586 uut.cpu_I.instr_auipc
.sym 107587 uut.cpu_I.mem_rdata_q[29]
.sym 107588 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 107589 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[1]
.sym 107593 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[0]
.sym 107594 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[0]
.sym 107595 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 107596 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 107597 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[5]
.sym 107598 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[5]
.sym 107599 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 107600 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 107601 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[2]
.sym 107605 uut.cpu_I.instr_lui
.sym 107606 uut.cpu_I.instr_auipc
.sym 107607 uut.cpu_I.mem_rdata_q[30]
.sym 107608 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 107609 uut.cpu_I.cpuregs_wrdata[5]
.sym 107613 $abc$24495$techmap5503\uut.cpu_I.cpuregs.0.0.0.A1ADDR_11[4]
.sym 107617 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[2]
.sym 107618 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[2]
.sym 107619 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 107620 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 107621 uut.cpu_I.latched_compr
.sym 107625 $abc$24495$new_n2058_
.sym 107626 uut.cpu_I.reg_pc[13]
.sym 107627 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 107628 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[13]_new_
.sym 107629 uut.cpu_I.cpu_state[4]
.sym 107630 uut.cpu_I.pcpi_rs1[13]
.sym 107633 $abc$24495$new_n2058_
.sym 107634 uut.cpu_I.reg_pc[15]
.sym 107635 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 107636 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[15]_new_
.sym 107637 uut.cpu_I.decoded_imm[3]
.sym 107638 $abc$24495$uut.cpu_I.cpuregs_rs2[3]_new_
.sym 107639 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 107641 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 107642 uut.cpu_I.cpu_state[4]
.sym 107643 uut.cpu_I.pcpi_rs1[11]
.sym 107645 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[0]_new_inv_
.sym 107646 uut.cpu_I.latched_compr
.sym 107647 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 107649 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[3]_new_
.sym 107650 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[3]_new_
.sym 107651 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11393[1]_new_inv_
.sym 107653 uut.cpu_I.reg_pc[11]
.sym 107654 $abc$24495$new_n2058_
.sym 107655 $abc$24495$new_n2141_
.sym 107656 $abc$24495$new_n2142_
.sym 107657 uut.cpu_I.pcpi_rs1[11]
.sym 107658 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[11]
.sym 107659 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 107660 uut.cpu_I.cpu_state[6]
.sym 107661 uut.cpu_I.pcpi_rs1[3]
.sym 107662 uut.cpu_I.mem_la_wdata[3]
.sym 107665 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[2]
.sym 107666 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[2]
.sym 107667 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 107668 $abc$24495$new_n2034_
.sym 107669 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[11]_new_
.sym 107670 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[11]_new_
.sym 107671 $abc$24495$new_n2143_
.sym 107672 $abc$24495$new_n2140_
.sym 107673 uut.cpu_I.pcpi_rs1[11]
.sym 107674 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[11]
.sym 107675 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 107676 uut.cpu_I.cpu_state[5]
.sym 107677 uut.cpu_I.pcpi_rs1[3]
.sym 107678 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[3]
.sym 107679 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 107680 uut.cpu_I.cpu_state[5]
.sym 107681 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[10]
.sym 107682 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[10]
.sym 107683 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 107684 $abc$24495$new_n2034_
.sym 107685 uut.cpu_I.decoded_imm_j[24]
.sym 107686 uut.cpu_I.instr_jal
.sym 107687 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 107688 $abc$24495$new_n2358_
.sym 107689 uut.cpu_I.decoded_imm_j[23]
.sym 107690 uut.cpu_I.instr_jal
.sym 107691 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 107692 $abc$24495$new_n2364_
.sym 107693 $abc$24495$new_n2035_
.sym 107694 uut.cpu_I.cpu_state[2]
.sym 107697 uut.cpu_I.decoded_imm_j[30]
.sym 107698 uut.cpu_I.instr_jal
.sym 107699 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 107700 $abc$24495$new_n2366_
.sym 107701 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[11]
.sym 107702 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[11]
.sym 107703 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 107704 $abc$24495$new_n2034_
.sym 107705 uut.cpu_I.decoded_imm_j[29]
.sym 107706 uut.cpu_I.instr_jal
.sym 107707 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 107708 $abc$24495$new_n2368_
.sym 107709 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[9]
.sym 107710 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[9]
.sym 107711 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 107712 $abc$24495$new_n2034_
.sym 107713 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[8]
.sym 107714 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[8]
.sym 107715 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 107716 $abc$24495$new_n2034_
.sym 107717 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[7]
.sym 107718 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[7]
.sym 107719 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 107720 $abc$24495$new_n2034_
.sym 107721 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[12]
.sym 107722 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[12]
.sym 107723 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 107724 $abc$24495$new_n2034_
.sym 107725 $abc$24495$auto$memory_bram.cc:837:replace_cell$5320[15]
.sym 107729 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[4]
.sym 107730 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[4]
.sym 107731 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 107732 $abc$24495$new_n2034_
.sym 107733 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[4]
.sym 107734 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[4]
.sym 107735 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 107736 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 107737 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[15]
.sym 107738 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[15]
.sym 107739 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 107740 $abc$24495$new_n2034_
.sym 107741 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[3]
.sym 107742 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[3]
.sym 107743 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 107744 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 107745 uut.cpu_I.pcpi_rs1[30]
.sym 107746 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[30]
.sym 107747 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 107748 uut.cpu_I.cpu_state[6]
.sym 107749 uut.cpu_I.pcpi_rs1[30]
.sym 107750 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[30]
.sym 107751 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 107752 uut.cpu_I.cpu_state[5]
.sym 107753 uut.cpu_I.reg_pc[30]
.sym 107754 $abc$24495$new_n2058_
.sym 107755 $abc$24495$new_n3714_
.sym 107757 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[30]_new_
.sym 107758 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[30]_new_
.sym 107759 $abc$24495$new_n2318_
.sym 107760 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[30]_new_inv_
.sym 107761 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[6]
.sym 107762 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[6]
.sym 107763 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 107764 $abc$24495$new_n2034_
.sym 107765 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[13]
.sym 107766 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[13]
.sym 107767 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 107768 $abc$24495$new_n2034_
.sym 107769 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[1]
.sym 107770 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[1]
.sym 107771 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 107772 $abc$24495$new_n2034_
.sym 107773 $abc$24495$auto$memory_bram.cc:922:replace_cell$5360[14]
.sym 107774 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[14]
.sym 107775 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 107776 $abc$24495$new_n2034_
.sym 107777 uut.cpu_I.cpuregs_wrdata[13]
.sym 107781 uut.cpu_I.cpuregs_wrdata[7]
.sym 107785 uut.cpu_I.cpuregs_wrdata[4]
.sym 107789 uut.cpu_I.cpuregs_wrdata[10]
.sym 107793 uut.cpu_I.cpuregs_wrdata[15]
.sym 107797 uut.cpu_I.cpuregs_wrdata[11]
.sym 107801 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[13]
.sym 107802 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[13]
.sym 107803 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 107804 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 107805 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[7]
.sym 107806 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[7]
.sym 107807 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 107808 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 107809 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[1]
.sym 107810 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[1]
.sym 107811 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 107812 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 107813 uut.cpu_I.cpuregs_wrdata[6]
.sym 107817 uut.cpu_I.cpuregs_wrdata[1]
.sym 107825 uut.cpu_I.pcpi_rs1[25]
.sym 107826 $abc$24495$techmap\uut.cpu_I.$eq$picorv32.v:1827$1630_Y_new_
.sym 107827 uut.cpu_I.cpu_state[4]
.sym 107828 $abc$24495$new_n2267_
.sym 107829 uut.cpu_I.pcpi_rs1[19]
.sym 107830 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[19]
.sym 107831 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 107832 uut.cpu_I.cpu_state[5]
.sym 107837 uut.cpu_I.reg_pc[25]
.sym 107838 $abc$24495$new_n2058_
.sym 107839 $abc$24495$new_n2268_
.sym 107840 $abc$24495$new_n2271_
.sym 107841 uut.cpu_I.pcpi_rs1[27]
.sym 107842 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[27]
.sym 107843 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 107844 uut.cpu_I.cpu_state[5]
.sym 107845 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[3]
.sym 107846 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[3]
.sym 107847 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 107848 $abc$24495$new_n2034_
.sym 107849 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[27]_new_
.sym 107850 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[27]_new_
.sym 107851 $abc$24495$new_n2291_
.sym 107852 $abc$24495$new_n3703_
.sym 107853 $abc$24495$auto$memory_bram.cc:837:replace_cell$5320[15]
.sym 107857 uut.cpu_I.pcpi_rs1[27]
.sym 107858 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[27]
.sym 107859 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 107860 uut.cpu_I.cpu_state[6]
.sym 107865 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[1]
.sym 107866 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[1]
.sym 107867 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 107868 $abc$24495$new_n2034_
.sym 107869 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[9]
.sym 107870 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[9]
.sym 107871 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 107872 $abc$24495$new_n2034_
.sym 107873 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[7]
.sym 107874 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[7]
.sym 107875 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 107876 $abc$24495$new_n2034_
.sym 107877 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[15]
.sym 107878 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[15]
.sym 107879 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 107880 $abc$24495$new_n2034_
.sym 107881 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[10]
.sym 107882 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[10]
.sym 107883 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 107884 $abc$24495$new_n2034_
.sym 107885 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[11]
.sym 107886 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[11]
.sym 107887 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 107888 $abc$24495$new_n2034_
.sym 107889 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[14]
.sym 107890 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[14]
.sym 107891 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 107892 $abc$24495$new_n2034_
.sym 107893 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[13]
.sym 107894 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[13]
.sym 107895 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 107896 $abc$24495$new_n2034_
.sym 107897 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[12]
.sym 107898 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[12]
.sym 107899 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 107900 $abc$24495$new_n2034_
.sym 107901 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[0]
.sym 107902 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[0]
.sym 107903 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 107904 $abc$24495$new_n2034_
.sym 107921 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[4]
.sym 107922 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[4]
.sym 107923 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 107924 $abc$24495$new_n2034_
.sym 107929 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[8]
.sym 107930 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[8]
.sym 107931 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 107932 $abc$24495$new_n2034_
.sym 108197 uut.cpu_I.mem_rdata_latched[11]
.sym 108213 uut.cpu_I.mem_rdata_latched[7]
.sym 108229 uut.cpu_I.mem_rdata_latched[11]
.sym 108233 uut.cpu_I.mem_rdata_latched[7]
.sym 108237 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6011_new_inv_
.sym 108238 uut.mem_wstrb[0]
.sym 108245 uut.cpu_I.mem_rdata_q[11]
.sym 108246 $abc$24495$uut.cpu_I.mem_rdata[11]_new_inv_
.sym 108247 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 108253 uut.cpu_I.mem_rdata_q[7]
.sym 108254 $abc$24495$uut.cpu_I.mem_rdata[7]_new_inv_
.sym 108255 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 108257 uut.mem_wdata[3]
.sym 108261 uut.ser_do[3]
.sym 108262 uut.mem_addr[28]
.sym 108263 $abc$24495$new_n3760_
.sym 108264 $abc$24495$new_n2400_
.sym 108265 gpio_o[7]
.sym 108266 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6011_new_inv_
.sym 108267 $abc$24495$uut.ser_sel_new_
.sym 108268 uut.ser_do[7]
.sym 108269 uut.rom_do[3]
.sym 108270 gpio_o[3]
.sym 108271 uut.mem_addr[28]
.sym 108272 uut.mem_addr[29]
.sym 108273 $abc$24495$techmap$techmap\uut.$procmux$4751.$and$/usr/bin/../share/yosys/techmap.v:434$6028_Y[2]_new_
.sym 108274 $abc$24495$new_n2632_
.sym 108275 $abc$24495$new_n2631_
.sym 108276 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$14285[0]_new_inv_
.sym 108277 $abc$24495$uut.ser_sel_new_
.sym 108278 uut.ser_do[0]
.sym 108281 uut.ram_do[4]
.sym 108282 uut.ser_do[4]
.sym 108283 uut.mem_addr[28]
.sym 108284 uut.mem_addr[29]
.sym 108285 $abc$24495$uut.ser_sel_new_
.sym 108286 uut.ser_do[6]
.sym 108289 gpio_o[5]
.sym 108290 uut.ser_do[5]
.sym 108291 uut.mem_addr[28]
.sym 108292 $abc$24495$new_n2400_
.sym 108293 uut.rom_do[5]
.sym 108294 uut.ram_do[5]
.sym 108295 uut.mem_addr[28]
.sym 108296 $abc$24495$new_n2400_
.sym 108313 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6011_new_inv_
.sym 108314 led_r$SB_IO_OUT
.sym 108317 led_b$SB_IO_OUT
.sym 108318 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6011_new_inv_
.sym 108319 $abc$24495$uut.ser_sel_new_
.sym 108320 uut.ser_do[1]
.sym 108321 uut.cpu_I.mem_rdata_latched[5]
.sym 108325 uut.cpu_I.mem_rdata_q[7]
.sym 108326 uut.cpu_I.mem_rdata_q[8]
.sym 108327 uut.cpu_I.mem_rdata_q[9]
.sym 108328 uut.cpu_I.mem_rdata_q[10]
.sym 108337 uut.cpu_I.mem_rdata_latched[10]
.sym 108341 uut.cpu_I.instr_jal
.sym 108342 uut.cpu_I.decoded_imm_j[0]
.sym 108343 uut.cpu_I.is_sb_sh_sw
.sym 108344 uut.cpu_I.mem_rdata_q[7]
.sym 108349 $abc$24495$new_n3759_
.sym 108350 $abc$24495$new_n3757_
.sym 108351 uut.cpu_I.mem_rdata_q[5]
.sym 108352 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 108353 uut.cpu_I.mem_rdata_latched[9]
.sym 108357 uut.cpu_I.mem_rdata_latched[8]
.sym 108361 uut.cpu_I.mem_rdata_latched[12]
.sym 108365 uut.cpu_I.mem_rdata_latched[13]
.sym 108369 uut.cpu_I.mem_rdata_q[9]
.sym 108370 $abc$24495$uut.cpu_I.mem_rdata[9]_new_inv_
.sym 108371 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 108373 uut.cpu_I.mem_rdata_q[23]
.sym 108374 $abc$24495$techmap\uut.cpu_I.$procmux$3779_CMP_new_inv_
.sym 108375 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$12186[0]_new_
.sym 108377 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 108378 uut.cpu_I.is_sb_sh_sw
.sym 108379 uut.cpu_I.mem_rdata_q[10]
.sym 108381 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 108382 uut.cpu_I.is_sb_sh_sw
.sym 108383 uut.cpu_I.mem_rdata_q[11]
.sym 108385 uut.cpu_I.mem_rdata_latched[24]
.sym 108389 uut.cpu_I.mem_rdata_latched[14]
.sym 108393 uut.cpu_I.mem_rdata_q[24]
.sym 108394 $abc$24495$techmap\uut.cpu_I.$procmux$3779_CMP_new_inv_
.sym 108395 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$12193[0]_new_
.sym 108397 uut.cpu_I.mem_wordsize[0]
.sym 108398 uut.cpu_I.instr_sh
.sym 108399 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 108400 uut.cpu_I.cpu_state[5]
.sym 108401 reset
.sym 108402 uut.cpu_I.trap
.sym 108405 uut.cpu_I.instr_sw
.sym 108406 uut.cpu_I.instr_sh
.sym 108407 uut.cpu_I.mem_wordsize[1]
.sym 108408 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 108409 uut.cpu_I.mem_wordsize[0]
.sym 108410 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3191.$ternary$/usr/bin/../share/yosys/techmap.v:445$8474_Y[0]_new_inv_
.sym 108411 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 108412 uut.cpu_I.cpu_state[6]
.sym 108413 uut.cpu_I.instr_lw
.sym 108414 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3191.$ternary$/usr/bin/../share/yosys/techmap.v:445$8474_Y[0]_new_inv_
.sym 108415 uut.cpu_I.mem_wordsize[1]
.sym 108416 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 108417 uut.cpu_I.mem_rdata_latched[17]
.sym 108421 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18667
.sym 108425 uut.cpu_I.is_compare
.sym 108426 $abc$24495$uut.cpu_I.alu_out_0_new_inv_
.sym 108427 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11926[0]_new_inv_
.sym 108428 $abc$24495$new_n2774_
.sym 108429 uut.cpu_I.mem_rdata_latched[18]
.sym 108433 uut.cpu_I.mem_rdata_latched[22]
.sym 108437 uut.cpu_I.mem_rdata_latched[19]
.sym 108441 uut.cpu_I.mem_rdata_q[18]
.sym 108442 uut.cpu_I.mem_rdata_q[19]
.sym 108443 uut.cpu_I.mem_rdata_q[21]
.sym 108444 uut.cpu_I.mem_rdata_q[22]
.sym 108445 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20431
.sym 108446 uut.cpu_I.cpu_state[6]
.sym 108450 uut.cpu_I.pcpi_rs1[0]
.sym 108451 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[0]
.sym 108452 $PACKER_VCC_NET
.sym 108454 uut.cpu_I.pcpi_rs1[0]
.sym 108455 uut.cpu_I.mem_la_wdata[0]
.sym 108457 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 108458 uut.cpu_I.pcpi_rs1[0]
.sym 108459 uut.cpu_I.mem_la_wdata[0]
.sym 108460 $abc$24495$new_n2775_
.sym 108461 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[0]
.sym 108462 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[0]
.sym 108463 uut.cpu_I.instr_sub
.sym 108464 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 108465 uut.cpu_I.latched_is_lh
.sym 108466 uut.cpu_I.instr_lh
.sym 108467 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 108468 uut.cpu_I.cpu_state[6]
.sym 108469 uut.cpu_I.instr_lui
.sym 108470 uut.cpu_I.instr_auipc
.sym 108471 uut.cpu_I.mem_rdata_q[27]
.sym 108472 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 108473 uut.cpu_I.latched_is_lb
.sym 108474 uut.cpu_I.instr_lb
.sym 108475 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 108476 uut.cpu_I.cpu_state[6]
.sym 108477 uut.cpu_I.instr_lui
.sym 108478 uut.cpu_I.instr_auipc
.sym 108479 $abc$24495$new_n1946_
.sym 108480 uut.cpu_I.mem_rdata_q[31]
.sym 108481 $abc$24495$techmap\uut.cpu_I.$ternary$picorv32.v:1311$1495_Y[0]
.sym 108485 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[1]_new_inv_
.sym 108486 uut.cpu_I.latched_compr
.sym 108487 uut.cpu_I.reg_pc[2]
.sym 108488 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 108489 uut.cpu_I.pcpi_rs1[1]
.sym 108490 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[1]
.sym 108491 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_rdata[0:0]_new_
.sym 108492 uut.cpu_I.cpu_state[6]
.sym 108493 uut.cpu_I.pcpi_rs1[1]
.sym 108494 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1865$1650_Y[1]
.sym 108495 $abc$24495$techmap\uut.cpu_I.$3\set_mem_do_wdata[0:0]_new_
.sym 108496 uut.cpu_I.cpu_state[5]
.sym 108497 uut.cpu_I.instr_lui
.sym 108498 uut.cpu_I.instr_auipc
.sym 108499 uut.cpu_I.mem_rdata_q[26]
.sym 108500 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 108501 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[4]_new_inv_
.sym 108502 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[5]
.sym 108503 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 108505 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 108506 $abc$24495$techmap\uut.cpu_I.$ternary$picorv32.v:1311$1495_Y[0]
.sym 108509 uut.cpu_I.instr_andi
.sym 108510 uut.cpu_I.instr_and
.sym 108514 uut.cpu_I.pcpi_rs1[0]
.sym 108515 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[0]
.sym 108518 uut.cpu_I.pcpi_rs1[1]
.sym 108519 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[1]
.sym 108522 uut.cpu_I.pcpi_rs1[2]
.sym 108523 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[2]
.sym 108526 uut.cpu_I.pcpi_rs1[3]
.sym 108527 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[3]
.sym 108530 uut.cpu_I.pcpi_rs1[4]
.sym 108531 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[4]
.sym 108534 uut.cpu_I.pcpi_rs1[5]
.sym 108535 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[5]
.sym 108538 uut.cpu_I.pcpi_rs1[6]
.sym 108539 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[6]
.sym 108542 uut.cpu_I.pcpi_rs1[7]
.sym 108543 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[7]
.sym 108546 uut.cpu_I.pcpi_rs1[8]
.sym 108547 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[8]
.sym 108550 uut.cpu_I.pcpi_rs1[9]
.sym 108551 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[9]
.sym 108554 uut.cpu_I.pcpi_rs1[10]
.sym 108555 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[10]
.sym 108558 uut.cpu_I.pcpi_rs1[11]
.sym 108559 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[11]
.sym 108562 uut.cpu_I.pcpi_rs1[12]
.sym 108563 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[12]
.sym 108566 uut.cpu_I.pcpi_rs1[13]
.sym 108567 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[13]
.sym 108570 uut.cpu_I.pcpi_rs1[14]
.sym 108571 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[14]
.sym 108574 uut.cpu_I.pcpi_rs1[15]
.sym 108575 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[15]
.sym 108578 uut.cpu_I.pcpi_rs1[16]
.sym 108579 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[16]
.sym 108582 uut.cpu_I.pcpi_rs1[17]
.sym 108583 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[17]
.sym 108586 uut.cpu_I.pcpi_rs1[18]
.sym 108587 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[18]
.sym 108590 uut.cpu_I.pcpi_rs1[19]
.sym 108591 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[19]
.sym 108594 uut.cpu_I.pcpi_rs1[20]
.sym 108595 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[20]
.sym 108598 uut.cpu_I.pcpi_rs1[21]
.sym 108599 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[21]
.sym 108602 uut.cpu_I.pcpi_rs1[22]
.sym 108603 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[22]
.sym 108606 uut.cpu_I.pcpi_rs1[23]
.sym 108607 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[23]
.sym 108610 uut.cpu_I.pcpi_rs1[24]
.sym 108611 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[24]
.sym 108614 uut.cpu_I.pcpi_rs1[25]
.sym 108615 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[25]
.sym 108618 uut.cpu_I.pcpi_rs1[26]
.sym 108619 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[26]
.sym 108622 uut.cpu_I.pcpi_rs1[27]
.sym 108623 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[27]
.sym 108626 uut.cpu_I.pcpi_rs1[28]
.sym 108627 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[28]
.sym 108630 uut.cpu_I.pcpi_rs1[29]
.sym 108631 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[29]
.sym 108634 uut.cpu_I.pcpi_rs1[30]
.sym 108635 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[30]
.sym 108638 $PACKER_VCC_NET
.sym 108640 $nextpnr_ICESTORM_LC_3$I3
.sym 108642 uut.cpu_I.pcpi_rs1[31]
.sym 108643 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[31]
.sym 108644 $nextpnr_ICESTORM_LC_3$COUT
.sym 108648 $nextpnr_ICESTORM_LC_4$I3
.sym 108649 uut.cpu_I.decoded_imm_j[26]
.sym 108650 uut.cpu_I.instr_jal
.sym 108651 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 108652 $abc$24495$new_n2374_
.sym 108653 uut.cpu_I.decoded_imm_j[27]
.sym 108654 uut.cpu_I.instr_jal
.sym 108655 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 108656 $abc$24495$new_n2372_
.sym 108657 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[10]
.sym 108658 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[10]
.sym 108659 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 108660 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 108661 uut.cpu_I.instr_jal
.sym 108662 uut.cpu_I.decoded_imm_j[31]
.sym 108663 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$14552_new_
.sym 108665 uut.cpu_I.instr_jal
.sym 108666 uut.cpu_I.decoded_imm_j[5]
.sym 108667 $abc$24495$new_n1946_
.sym 108668 uut.cpu_I.mem_rdata_q[25]
.sym 108669 uut.cpu_I.instr_jal
.sym 108670 uut.cpu_I.decoded_imm_j[7]
.sym 108671 $abc$24495$new_n1946_
.sym 108672 uut.cpu_I.mem_rdata_q[27]
.sym 108673 uut.cpu_I.is_alu_reg_imm
.sym 108674 uut.cpu_I.mem_rdata_q[12]
.sym 108675 uut.cpu_I.mem_rdata_q[13]
.sym 108676 uut.cpu_I.mem_rdata_q[14]
.sym 108677 uut.cpu_I.mem_rdata_q[12]
.sym 108678 uut.cpu_I.mem_rdata_q[13]
.sym 108679 $abc$24495$new_n2711_
.sym 108680 uut.cpu_I.mem_rdata_q[14]
.sym 108681 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[11]
.sym 108682 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[11]
.sym 108683 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 108684 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 108685 uut.cpu_I.mem_rdata_q[12]
.sym 108686 $abc$24495$new_n2711_
.sym 108687 uut.cpu_I.mem_rdata_q[13]
.sym 108688 uut.cpu_I.mem_rdata_q[14]
.sym 108689 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[15]
.sym 108690 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[15]
.sym 108691 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 108692 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 108693 uut.cpu_I.instr_xori
.sym 108694 uut.cpu_I.instr_xor
.sym 108697 uut.cpu_I.mem_rdata_q[12]
.sym 108698 uut.cpu_I.is_alu_reg_imm
.sym 108699 uut.cpu_I.mem_rdata_q[13]
.sym 108700 uut.cpu_I.mem_rdata_q[14]
.sym 108701 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[2]_new_inv_
.sym 108702 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[3]
.sym 108703 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 108706 uut.cpu_I.reg_pc[2]
.sym 108707 $abc$24495$auto$alumacc.cc:474:replace_alu$5146.BB[2]
.sym 108710 uut.cpu_I.reg_pc[3]
.sym 108712 $auto$alumacc.cc:474:replace_alu$5146.C[3]
.sym 108714 uut.cpu_I.reg_pc[4]
.sym 108716 $auto$alumacc.cc:474:replace_alu$5146.C[4]
.sym 108718 uut.cpu_I.reg_pc[5]
.sym 108720 $auto$alumacc.cc:474:replace_alu$5146.C[5]
.sym 108722 uut.cpu_I.reg_pc[6]
.sym 108724 $auto$alumacc.cc:474:replace_alu$5146.C[6]
.sym 108726 uut.cpu_I.reg_pc[7]
.sym 108728 $auto$alumacc.cc:474:replace_alu$5146.C[7]
.sym 108730 uut.cpu_I.reg_pc[8]
.sym 108732 $auto$alumacc.cc:474:replace_alu$5146.C[8]
.sym 108734 uut.cpu_I.reg_pc[9]
.sym 108736 $auto$alumacc.cc:474:replace_alu$5146.C[9]
.sym 108738 uut.cpu_I.reg_pc[10]
.sym 108740 $auto$alumacc.cc:474:replace_alu$5146.C[10]
.sym 108742 uut.cpu_I.reg_pc[11]
.sym 108744 $auto$alumacc.cc:474:replace_alu$5146.C[11]
.sym 108746 uut.cpu_I.reg_pc[12]
.sym 108748 $auto$alumacc.cc:474:replace_alu$5146.C[12]
.sym 108750 uut.cpu_I.reg_pc[13]
.sym 108752 $auto$alumacc.cc:474:replace_alu$5146.C[13]
.sym 108754 uut.cpu_I.reg_pc[14]
.sym 108756 $auto$alumacc.cc:474:replace_alu$5146.C[14]
.sym 108758 uut.cpu_I.reg_pc[15]
.sym 108760 $auto$alumacc.cc:474:replace_alu$5146.C[15]
.sym 108762 uut.cpu_I.reg_pc[16]
.sym 108764 $auto$alumacc.cc:474:replace_alu$5146.C[16]
.sym 108766 uut.cpu_I.reg_pc[17]
.sym 108768 $auto$alumacc.cc:474:replace_alu$5146.C[17]
.sym 108770 uut.cpu_I.reg_pc[18]
.sym 108772 $auto$alumacc.cc:474:replace_alu$5146.C[18]
.sym 108774 uut.cpu_I.reg_pc[19]
.sym 108776 $auto$alumacc.cc:474:replace_alu$5146.C[19]
.sym 108778 uut.cpu_I.reg_pc[20]
.sym 108780 $auto$alumacc.cc:474:replace_alu$5146.C[20]
.sym 108782 uut.cpu_I.reg_pc[21]
.sym 108784 $auto$alumacc.cc:474:replace_alu$5146.C[21]
.sym 108786 uut.cpu_I.reg_pc[22]
.sym 108788 $auto$alumacc.cc:474:replace_alu$5146.C[22]
.sym 108790 uut.cpu_I.reg_pc[23]
.sym 108792 $auto$alumacc.cc:474:replace_alu$5146.C[23]
.sym 108794 uut.cpu_I.reg_pc[24]
.sym 108796 $auto$alumacc.cc:474:replace_alu$5146.C[24]
.sym 108798 uut.cpu_I.reg_pc[25]
.sym 108800 $auto$alumacc.cc:474:replace_alu$5146.C[25]
.sym 108802 uut.cpu_I.reg_pc[26]
.sym 108804 $auto$alumacc.cc:474:replace_alu$5146.C[26]
.sym 108806 uut.cpu_I.reg_pc[27]
.sym 108808 $auto$alumacc.cc:474:replace_alu$5146.C[27]
.sym 108810 uut.cpu_I.reg_pc[28]
.sym 108812 $auto$alumacc.cc:474:replace_alu$5146.C[28]
.sym 108814 uut.cpu_I.reg_pc[29]
.sym 108816 $auto$alumacc.cc:474:replace_alu$5146.C[29]
.sym 108818 uut.cpu_I.reg_pc[30]
.sym 108820 $auto$alumacc.cc:474:replace_alu$5146.C[30]
.sym 108822 uut.cpu_I.reg_pc[31]
.sym 108824 $auto$alumacc.cc:474:replace_alu$5146.C[31]
.sym 108825 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[29]_new_inv_
.sym 108826 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[30]
.sym 108827 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 108829 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[23]_new_inv_
.sym 108830 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[24]
.sym 108831 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 108833 uut.cpu_I.cpuregs_wrdata[30]
.sym 108837 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[5]
.sym 108838 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[5]
.sym 108839 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 108840 $abc$24495$new_n2034_
.sym 108841 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[25]_new_inv_
.sym 108842 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[26]
.sym 108843 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 108845 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[26]_new_inv_
.sym 108846 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[27]
.sym 108847 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 108849 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[30]_new_inv_
.sym 108850 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[31]
.sym 108851 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 108853 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[2]
.sym 108854 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[2]
.sym 108855 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 108856 $abc$24495$new_n2034_
.sym 108857 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[28]_new_inv_
.sym 108858 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[29]
.sym 108859 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 108861 $abc$24495$auto$memory_bram.cc:922:replace_cell$5443[6]
.sym 108862 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[6]
.sym 108863 $abc$24495$auto$memory_bram.cc:941:replace_cell$5365[15]
.sym 108864 $abc$24495$new_n2034_
.sym 108865 uut.cpu_I.cpuregs_wrdata[31]
.sym 108869 uut.cpu_I.cpuregs_wrdata[29]
.sym 108873 uut.cpu_I.cpuregs_wrdata[26]
.sym 108877 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[8]
.sym 108878 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[8]
.sym 108879 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 108880 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 108881 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[15]
.sym 108882 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[15]
.sym 108883 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 108884 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 108885 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[10]
.sym 108886 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[10]
.sym 108887 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 108888 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 108889 uut.cpu_I.cpuregs_wrdata[24]
.sym 108893 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[13]
.sym 108894 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[13]
.sym 108895 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 108896 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 109153 uut.ram_do[0]
.sym 109154 uut.ram_sel
.sym 109155 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6652[0]_new_
.sym 109156 uut.wbb_do[0]
.sym 109161 uut.uwbb.sbdato_0[6]
.sym 109162 uut.uwbb.sbdato_1[6]
.sym 109165 uut.uwbb.sbdato_0[2]
.sym 109166 uut.uwbb.sbdato_1[2]
.sym 109177 uut.uwbb.sbdato_0[1]
.sym 109178 uut.uwbb.sbdato_1[1]
.sym 109185 uut.mem_wdata[6]
.sym 109189 uut.ram_do[6]
.sym 109190 uut.ram_sel
.sym 109191 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6450[0]_new_
.sym 109192 uut.cnt[6]
.sym 109193 uut.ram_do[2]
.sym 109194 uut.ram_sel
.sym 109195 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6652[0]_new_
.sym 109196 uut.wbb_do[2]
.sym 109197 uut.rom_do[6]
.sym 109198 $abc$24495$uut.rom_sel_new_
.sym 109199 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6652[0]_new_
.sym 109200 uut.wbb_do[6]
.sym 109201 $abc$24495$new_n2997_
.sym 109202 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$14050[1]_new_inv_
.sym 109203 $abc$24495$new_n2999_
.sym 109205 uut.mem_wdata[4]
.sym 109209 $abc$24495$techmap$techmap\uut.$procmux$4751.$and$/usr/bin/../share/yosys/techmap.v:434$6025_Y[0]_new_
.sym 109210 $abc$24495$new_n2668_
.sym 109211 $abc$24495$new_n2667_
.sym 109212 $abc$24495$new_n2670_
.sym 109213 $abc$24495$uut.rom_sel_new_
.sym 109214 uut.rom_do[7]
.sym 109215 uut.ram_sel
.sym 109216 uut.ram_do[7]
.sym 109217 uut.ram_do[1]
.sym 109218 uut.ram_sel
.sym 109219 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6652[0]_new_
.sym 109220 uut.wbb_do[1]
.sym 109221 $abc$24495$techmap$techmap\uut.$procmux$4751.$and$/usr/bin/../share/yosys/techmap.v:434$6025_Y[6]_new_
.sym 109222 $abc$24495$new_n2607_
.sym 109223 $abc$24495$new_n2605_
.sym 109224 $abc$24495$new_n2609_
.sym 109225 $abc$24495$uut.gpi_sel_new_
.sym 109226 key_m$SB_IO_IN
.sym 109227 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6011_new_inv_
.sym 109228 gpio_o[6]
.sym 109229 uut.mem_addr[30]
.sym 109230 uut.mem_addr[31]
.sym 109231 uut.mem_valid
.sym 109233 $abc$24495$uut.gpi_sel_new_
.sym 109234 key_a$SB_IO_IN
.sym 109235 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6011_new_inv_
.sym 109236 lcd_bl$SB_IO_OUT
.sym 109237 gpio_o[4]
.sym 109238 uut.mem_addr[28]
.sym 109239 $abc$24495$new_n3751_
.sym 109240 $abc$24495$new_n2400_
.sym 109241 uut.rom_do[2]
.sym 109242 $abc$24495$uut.rom_sel_new_
.sym 109243 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6450[0]_new_
.sym 109244 uut.cnt[2]
.sym 109245 $abc$24495$new_n2999_
.sym 109246 $abc$24495$new_n2997_
.sym 109247 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$14050[1]_new_inv_
.sym 109248 $abc$24495$uut.cpu_I.mem_la_wstrb[0]_new_inv_
.sym 109249 $abc$24495$new_n3755_
.sym 109250 $abc$24495$new_n3756_
.sym 109251 uut.mem_addr[29]
.sym 109253 uut.mem_addr[28]
.sym 109254 $abc$24495$new_n2400_
.sym 109255 uut.mem_addr[29]
.sym 109257 $abc$24495$techmap$techmap\uut.$procmux$4751.$and$/usr/bin/../share/yosys/techmap.v:434$6024_Y[1]_new_
.sym 109258 $abc$24495$new_n2674_
.sym 109259 $abc$24495$new_n2673_
.sym 109260 $abc$24495$new_n2676_
.sym 109265 $abc$24495$uut.cpu_I.mem_rdata[2]_new_inv_
.sym 109266 $abc$24495$uut.cpu_I.mem_la_wstrb[0]_new_inv_
.sym 109269 $abc$24495$new_n2400_
.sym 109270 uut.mem_addr[28]
.sym 109271 uut.mem_addr[29]
.sym 109273 $abc$24495$uut.gpi_sel_new_
.sym 109274 key_r$SB_IO_IN
.sym 109275 $abc$24495$uut.ser_sel_new_
.sym 109276 uut.ser_do[2]
.sym 109277 $abc$24495$uut.gpi_sel_new_
.sym 109278 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6450[0]_new_
.sym 109279 $abc$24495$new_n3505_
.sym 109280 uut.mem_rdy
.sym 109285 $PACKER_GND_NET
.sym 109289 $abc$24495$new_n3759_
.sym 109290 $abc$24495$new_n3757_
.sym 109291 $abc$24495$uut.cpu_I.mem_la_wstrb[0]_new_inv_
.sym 109297 uut.cpu_I.mem_rdata_latched[8]
.sym 109301 uut.cpu_I.pcpi_rs1[1]
.sym 109302 uut.cpu_I.pcpi_rs1[0]
.sym 109303 $abc$24495$new_n2899_
.sym 109305 key_u$SB_IO_IN
.sym 109306 $abc$24495$new_n2611_
.sym 109307 $abc$24495$new_n3758_
.sym 109308 uut.mem_addr[29]
.sym 109309 uut.cpu_I.mem_rdata_latched[10]
.sym 109313 uut.cpu_I.cpu_state[1]
.sym 109314 uut.cpu_I.cpu_state[6]
.sym 109315 uut.cpu_I.cpu_state[5]
.sym 109316 reset
.sym 109317 $abc$24495$techmap\uut.cpu_I.$procmux$3209_Y[1]_new_inv_
.sym 109318 uut.cpu_I.cpu_state[5]
.sym 109319 $abc$24495$techmap\uut.cpu_I.$procmux$3197_Y[1]_new_inv_
.sym 109320 uut.cpu_I.cpu_state[6]
.sym 109321 uut.cpu_I.mem_rdata_q[10]
.sym 109322 $abc$24495$uut.cpu_I.mem_rdata[10]_new_inv_
.sym 109323 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 109329 uut.cpu_I.mem_rdata_latched[12]
.sym 109330 uut.cpu_I.mem_rdata_latched[13]
.sym 109331 uut.cpu_I.mem_rdata_latched[14]
.sym 109337 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3199.$and$/usr/bin/../share/yosys/techmap.v:434$8481_Y[0]_new_
.sym 109338 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3199.$and$/usr/bin/../share/yosys/techmap.v:434$8482_Y[0]_new_
.sym 109341 uut.cpu_I.mem_rdata_q[8]
.sym 109342 $abc$24495$uut.cpu_I.mem_rdata[8]_new_inv_
.sym 109343 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 109345 $abc$24495$new_n2346_
.sym 109346 reset
.sym 109349 uut.cpu_I.pcpi_rs1[0]
.sym 109350 uut.cpu_I.pcpi_rs1[1]
.sym 109351 uut.cpu_I.mem_wordsize[0]
.sym 109352 uut.cpu_I.mem_wordsize[1]
.sym 109353 uut.cpu_I.pcpi_rs1[0]
.sym 109354 uut.cpu_I.pcpi_rs1[1]
.sym 109355 uut.cpu_I.mem_wordsize[0]
.sym 109356 uut.cpu_I.mem_wordsize[1]
.sym 109357 uut.cpu_I.pcpi_rs1[1]
.sym 109358 uut.cpu_I.pcpi_rs1[0]
.sym 109359 $abc$24495$new_n2899_
.sym 109360 $abc$24495$uut.cpu_I.mem_la_write_new_
.sym 109361 $abc$24495$uut.cpu_I.mem_la_wstrb[2]_new_inv_
.sym 109362 uut.mem_wstrb[2]
.sym 109363 $abc$24495$techmap\uut.cpu_I.$logic_and$picorv32.v:375$1088_Y_new_
.sym 109364 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$19301[0]_new_
.sym 109365 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$19301[0]_new_
.sym 109366 uut.mem_wstrb[1]
.sym 109367 $abc$24495$techmap\uut.cpu_I.$and$picorv32.v:571$1165_Y[1]_new_
.sym 109368 $abc$24495$techmap\uut.cpu_I.$logic_and$picorv32.v:375$1088_Y_new_
.sym 109369 $abc$24495$uut.cpu_I.mem_la_wstrb[3]_new_inv_
.sym 109370 uut.mem_wstrb[3]
.sym 109371 $abc$24495$techmap\uut.cpu_I.$logic_and$picorv32.v:375$1088_Y_new_
.sym 109372 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$19301[0]_new_
.sym 109373 $abc$24495$uut.cpu_I.mem_la_wstrb[0]_new_inv_
.sym 109374 uut.mem_wstrb[0]
.sym 109375 $abc$24495$techmap\uut.cpu_I.$logic_and$picorv32.v:375$1088_Y_new_
.sym 109376 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$19301[0]_new_
.sym 109377 uut.cpu_I.mem_rdata_latched[23]
.sym 109381 uut.cpu_I.mem_rdata_latched[24]
.sym 109385 uut.cpu_I.mem_rdata_latched[22]
.sym 109389 uut.cpu_I.mem_rdata_latched[18]
.sym 109393 uut.cpu_I.mem_rdata_q[18]
.sym 109394 $abc$24495$uut.cpu_I.mem_rdata[18]_new_inv_
.sym 109395 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 109397 uut.cpu_I.mem_rdata_latched[17]
.sym 109401 $abc$24495$new_n2346_
.sym 109402 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18667
.sym 109405 uut.cpu_I.pcpi_rs1[1]
.sym 109406 uut.cpu_I.pcpi_rs1[0]
.sym 109407 $abc$24495$new_n2899_
.sym 109408 $abc$24495$uut.cpu_I.mem_rdata[1]_new_inv_
.sym 109409 uut.cpu_I.decoded_imm[0]
.sym 109410 $abc$24495$uut.cpu_I.cpuregs_rs2[0]_new_
.sym 109411 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 109413 uut.cpu_I.decoded_imm[2]
.sym 109414 uut.cpu_I.reg_pc[2]
.sym 109415 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 109417 uut.cpu_I.decoded_imm[2]
.sym 109418 $abc$24495$uut.cpu_I.cpuregs_rs2[2]_new_
.sym 109419 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 109421 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 109422 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 109423 uut.cpu_I.pcpi_rs1[0]
.sym 109424 uut.cpu_I.mem_la_wdata[0]
.sym 109425 uut.cpu_I.is_compare
.sym 109426 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 109427 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 109428 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 109429 uut.cpu_I.decoded_imm[4]
.sym 109430 $abc$24495$uut.cpu_I.cpuregs_rs2[4]_new_
.sym 109431 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 109433 uut.cpu_I.trap
.sym 109434 $abc$24495$uut.cpu_I.mem_la_write_new_
.sym 109437 uut.cpu_I.instr_lui
.sym 109438 uut.cpu_I.instr_auipc
.sym 109439 uut.cpu_I.mem_rdata_q[20]
.sym 109440 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 109441 uut.cpu_I.decoded_imm_j[20]
.sym 109442 uut.cpu_I.instr_jal
.sym 109443 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 109444 $abc$24495$new_n2380_
.sym 109445 uut.cpu_I.pcpi_rs1[2]
.sym 109446 uut.cpu_I.mem_la_wdata[2]
.sym 109449 uut.cpu_I.instr_lui
.sym 109450 uut.cpu_I.instr_auipc
.sym 109451 uut.cpu_I.mem_rdata_q[21]
.sym 109452 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 109453 uut.cpu_I.mem_la_wdata[2]
.sym 109457 uut.cpu_I.decoded_imm_j[21]
.sym 109458 uut.cpu_I.instr_jal
.sym 109459 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 109460 $abc$24495$new_n2378_
.sym 109461 uut.cpu_I.mem_la_wdata[0]
.sym 109465 uut.cpu_I.instr_jal
.sym 109466 uut.cpu_I.decoded_imm_j[3]
.sym 109467 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$12189_new_inv_
.sym 109469 uut.cpu_I.mem_la_wdata[4]
.sym 109473 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[7]
.sym 109477 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[13]
.sym 109481 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[3]
.sym 109485 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[5]
.sym 109489 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[8]
.sym 109493 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[6]
.sym 109497 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[10]
.sym 109501 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[4]
.sym 109506 uut.cpu_I.reg_pc[2]
.sym 109507 uut.cpu_I.decoded_imm[2]
.sym 109510 uut.cpu_I.reg_pc[3]
.sym 109511 uut.cpu_I.decoded_imm[3]
.sym 109512 $auto$alumacc.cc:474:replace_alu$5155.C[3]
.sym 109514 uut.cpu_I.reg_pc[4]
.sym 109515 uut.cpu_I.decoded_imm[4]
.sym 109516 $auto$alumacc.cc:474:replace_alu$5155.C[4]
.sym 109518 uut.cpu_I.reg_pc[5]
.sym 109519 uut.cpu_I.decoded_imm[5]
.sym 109520 $auto$alumacc.cc:474:replace_alu$5155.C[5]
.sym 109522 uut.cpu_I.reg_pc[6]
.sym 109523 uut.cpu_I.decoded_imm[6]
.sym 109524 $auto$alumacc.cc:474:replace_alu$5155.C[6]
.sym 109526 uut.cpu_I.reg_pc[7]
.sym 109527 uut.cpu_I.decoded_imm[7]
.sym 109528 $auto$alumacc.cc:474:replace_alu$5155.C[7]
.sym 109530 uut.cpu_I.reg_pc[8]
.sym 109531 uut.cpu_I.decoded_imm[8]
.sym 109532 $auto$alumacc.cc:474:replace_alu$5155.C[8]
.sym 109534 uut.cpu_I.reg_pc[9]
.sym 109535 uut.cpu_I.decoded_imm[9]
.sym 109536 $auto$alumacc.cc:474:replace_alu$5155.C[9]
.sym 109538 uut.cpu_I.reg_pc[10]
.sym 109539 uut.cpu_I.decoded_imm[10]
.sym 109540 $auto$alumacc.cc:474:replace_alu$5155.C[10]
.sym 109542 uut.cpu_I.reg_pc[11]
.sym 109543 uut.cpu_I.decoded_imm[11]
.sym 109544 $auto$alumacc.cc:474:replace_alu$5155.C[11]
.sym 109546 uut.cpu_I.reg_pc[12]
.sym 109547 uut.cpu_I.decoded_imm[12]
.sym 109548 $auto$alumacc.cc:474:replace_alu$5155.C[12]
.sym 109550 uut.cpu_I.reg_pc[13]
.sym 109551 uut.cpu_I.decoded_imm[13]
.sym 109552 $auto$alumacc.cc:474:replace_alu$5155.C[13]
.sym 109554 uut.cpu_I.reg_pc[14]
.sym 109555 uut.cpu_I.decoded_imm[14]
.sym 109556 $auto$alumacc.cc:474:replace_alu$5155.C[14]
.sym 109558 uut.cpu_I.reg_pc[15]
.sym 109559 uut.cpu_I.decoded_imm[15]
.sym 109560 $auto$alumacc.cc:474:replace_alu$5155.C[15]
.sym 109562 uut.cpu_I.reg_pc[16]
.sym 109563 uut.cpu_I.decoded_imm[16]
.sym 109564 $auto$alumacc.cc:474:replace_alu$5155.C[16]
.sym 109566 uut.cpu_I.reg_pc[17]
.sym 109567 uut.cpu_I.decoded_imm[17]
.sym 109568 $auto$alumacc.cc:474:replace_alu$5155.C[17]
.sym 109570 uut.cpu_I.reg_pc[18]
.sym 109571 uut.cpu_I.decoded_imm[18]
.sym 109572 $auto$alumacc.cc:474:replace_alu$5155.C[18]
.sym 109574 uut.cpu_I.reg_pc[19]
.sym 109575 uut.cpu_I.decoded_imm[19]
.sym 109576 $auto$alumacc.cc:474:replace_alu$5155.C[19]
.sym 109578 uut.cpu_I.reg_pc[20]
.sym 109579 uut.cpu_I.decoded_imm[20]
.sym 109580 $auto$alumacc.cc:474:replace_alu$5155.C[20]
.sym 109582 uut.cpu_I.reg_pc[21]
.sym 109583 uut.cpu_I.decoded_imm[21]
.sym 109584 $auto$alumacc.cc:474:replace_alu$5155.C[21]
.sym 109586 uut.cpu_I.reg_pc[22]
.sym 109587 uut.cpu_I.decoded_imm[22]
.sym 109588 $auto$alumacc.cc:474:replace_alu$5155.C[22]
.sym 109590 uut.cpu_I.reg_pc[23]
.sym 109591 uut.cpu_I.decoded_imm[23]
.sym 109592 $auto$alumacc.cc:474:replace_alu$5155.C[23]
.sym 109594 uut.cpu_I.reg_pc[24]
.sym 109595 uut.cpu_I.decoded_imm[24]
.sym 109596 $auto$alumacc.cc:474:replace_alu$5155.C[24]
.sym 109598 uut.cpu_I.reg_pc[25]
.sym 109599 uut.cpu_I.decoded_imm[25]
.sym 109600 $auto$alumacc.cc:474:replace_alu$5155.C[25]
.sym 109602 uut.cpu_I.reg_pc[26]
.sym 109603 uut.cpu_I.decoded_imm[26]
.sym 109604 $auto$alumacc.cc:474:replace_alu$5155.C[26]
.sym 109606 uut.cpu_I.reg_pc[27]
.sym 109607 uut.cpu_I.decoded_imm[27]
.sym 109608 $auto$alumacc.cc:474:replace_alu$5155.C[27]
.sym 109610 uut.cpu_I.reg_pc[28]
.sym 109611 uut.cpu_I.decoded_imm[28]
.sym 109612 $auto$alumacc.cc:474:replace_alu$5155.C[28]
.sym 109614 uut.cpu_I.reg_pc[29]
.sym 109615 uut.cpu_I.decoded_imm[29]
.sym 109616 $auto$alumacc.cc:474:replace_alu$5155.C[29]
.sym 109618 uut.cpu_I.reg_pc[30]
.sym 109619 uut.cpu_I.decoded_imm[30]
.sym 109620 $auto$alumacc.cc:474:replace_alu$5155.C[30]
.sym 109622 uut.cpu_I.reg_pc[31]
.sym 109623 uut.cpu_I.decoded_imm[31]
.sym 109624 $auto$alumacc.cc:474:replace_alu$5155.C[31]
.sym 109625 uut.cpu_I.decoded_imm[15]
.sym 109626 $abc$24495$uut.cpu_I.cpuregs_rs2[15]_new_
.sym 109627 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 109629 uut.cpu_I.decoded_imm[20]
.sym 109630 $abc$24495$uut.cpu_I.cpuregs_rs2[20]_new_
.sym 109631 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 109633 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[8]_new_inv_
.sym 109634 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[9]
.sym 109635 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 109637 uut.cpu_I.pcpi_rs1[15]
.sym 109638 uut.cpu_I.pcpi_rs2[15]
.sym 109641 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7986_Y[1]_new_
.sym 109642 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7987_Y[1]_new_
.sym 109643 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7989_Y[1]_new_
.sym 109644 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3329.$and$/usr/bin/../share/yosys/techmap.v:434$7988_Y[1]_new_inv_
.sym 109645 uut.cpu_I.pcpi_rs2[29]
.sym 109649 uut.cpu_I.pcpi_rs1[12]
.sym 109650 uut.cpu_I.pcpi_rs2[12]
.sym 109653 uut.cpu_I.pcpi_rs1[18]
.sym 109654 uut.cpu_I.pcpi_rs2[18]
.sym 109657 uut.cpu_I.instr_ori
.sym 109658 uut.cpu_I.instr_or
.sym 109661 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[7]_new_inv_
.sym 109662 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[8]
.sym 109663 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 109665 uut.cpu_I.decoded_imm[18]
.sym 109666 $abc$24495$uut.cpu_I.cpuregs_rs2[18]_new_
.sym 109667 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 109669 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[6]_new_inv_
.sym 109670 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[7]
.sym 109671 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 109673 uut.cpu_I.decoded_imm[29]
.sym 109674 $abc$24495$uut.cpu_I.cpuregs_rs2[29]_new_
.sym 109675 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 109677 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[5]_new_inv_
.sym 109678 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[6]
.sym 109679 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 109681 uut.cpu_I.decoded_imm[23]
.sym 109682 $abc$24495$uut.cpu_I.cpuregs_rs2[23]_new_
.sym 109683 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 109685 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[3]_new_inv_
.sym 109686 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[4]
.sym 109687 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 109689 uut.cpu_I.decoded_imm[22]
.sym 109690 $abc$24495$uut.cpu_I.cpuregs_rs2[22]_new_
.sym 109691 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 109693 uut.cpu_I.decoded_imm[21]
.sym 109694 $abc$24495$uut.cpu_I.cpuregs_rs2[21]_new_
.sym 109695 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 109697 uut.cpu_I.cpuregs_wrdata[9]
.sym 109701 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[11]_new_inv_
.sym 109702 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[12]
.sym 109703 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 109705 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[9]_new_inv_
.sym 109706 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[10]
.sym 109707 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 109709 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[15]_new_inv_
.sym 109710 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[16]
.sym 109711 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 109713 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[10]_new_inv_
.sym 109714 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[11]
.sym 109715 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 109717 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[14]_new_inv_
.sym 109718 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[15]
.sym 109719 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 109721 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[12]_new_inv_
.sym 109722 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[13]
.sym 109723 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 109725 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[13]_new_inv_
.sym 109726 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[14]
.sym 109727 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 109729 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[16]_new_inv_
.sym 109730 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[17]
.sym 109731 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 109733 uut.cpu_I.cpuregs_wrdata[12]
.sym 109737 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[6]
.sym 109738 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[6]
.sym 109739 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 109740 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 109741 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[22]_new_inv_
.sym 109742 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[23]
.sym 109743 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 109745 uut.cpu_I.cpuregs_wrdata[8]
.sym 109749 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[12]
.sym 109750 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[12]
.sym 109751 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 109752 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 109753 uut.cpu_I.cpuregs_wrdata[14]
.sym 109757 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[18]_new_inv_
.sym 109758 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[19]
.sym 109759 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 109761 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[21]_new_inv_
.sym 109762 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[22]
.sym 109763 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 109765 uut.cpu_I.cpuregs_wrdata[17]
.sym 109769 uut.cpu_I.cpuregs_wrdata[25]
.sym 109773 uut.cpu_I.cpuregs_wrdata[19]
.sym 109777 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[27]_new_inv_
.sym 109778 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[28]
.sym 109779 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 109781 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[24]_new_inv_
.sym 109782 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[25]
.sym 109783 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 109785 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[9]
.sym 109786 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[9]
.sym 109787 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 109788 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 109789 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[1]
.sym 109790 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[1]
.sym 109791 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 109792 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 109793 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[19]_new_inv_
.sym 109794 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[20]
.sym 109795 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 109797 uut.cpu_I.cpuregs_wrdata[22]
.sym 109801 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[7]
.sym 109802 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[7]
.sym 109803 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 109804 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 109805 uut.cpu_I.cpuregs_wrdata[28]
.sym 109809 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[20]_new_inv_
.sym 109810 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[21]
.sym 109811 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 109813 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[6]
.sym 109814 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[6]
.sym 109815 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 109816 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 109817 uut.cpu_I.cpuregs_wrdata[23]
.sym 109821 uut.cpu_I.cpuregs_wrdata[16]
.sym 109825 uut.cpu_I.cpuregs_wrdata[20]
.sym 109829 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[2]
.sym 109830 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[2]
.sym 109831 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 109832 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 109833 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[4]
.sym 109834 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[4]
.sym 109835 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 109836 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 109837 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[11]
.sym 109838 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[11]
.sym 109839 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 109840 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 109841 uut.cpu_I.cpuregs_wrdata[27]
.sym 109845 uut.cpu_I.cpuregs_wrdata[21]
.sym 109849 uut.cpu_I.cpuregs_wrdata[18]
.sym 109853 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[5]
.sym 109854 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[5]
.sym 109855 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 109856 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 110113 uut.uwbb.sbdato_0[5]
.sym 110114 uut.uwbb.sbdato_1[5]
.sym 110137 uut.uwbb.sbdato_0[7]
.sym 110138 uut.uwbb.sbdato_1[7]
.sym 110149 uut.mem_addr[28]
.sym 110150 uut.mem_addr[29]
.sym 110151 $abc$24495$new_n2443_
.sym 110161 uut.mem_addr[29]
.sym 110162 uut.mem_addr[28]
.sym 110163 $abc$24495$new_n2400_
.sym 110165 $abc$24495$uut.rom_sel_new_
.sym 110166 uut.rom_do[0]
.sym 110167 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6450[0]_new_
.sym 110168 uut.cnt[0]
.sym 110173 uut.wbb_do[7]
.sym 110174 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6652[0]_new_
.sym 110175 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6450[0]_new_
.sym 110176 uut.cnt[7]
.sym 110181 uut.cnt[0]
.sym 110182 uut.mem_wstrb[0]
.sym 110183 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 110185 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6450[0]_new_
.sym 110186 $abc$24495$techmap\uut.$reduce_or$system.v:157$40_Y
.sym 110189 uut.cnt[1]
.sym 110190 uut.mem_wdata[1]
.sym 110191 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 110193 uut.mem_addr[29]
.sym 110194 uut.mem_addr[28]
.sym 110195 $abc$24495$new_n2443_
.sym 110197 uut.mem_addr[28]
.sym 110198 uut.mem_addr[29]
.sym 110199 $abc$24495$new_n2400_
.sym 110201 uut.mem_wstrb[0]
.sym 110202 uut.mem_wstrb[1]
.sym 110203 uut.mem_wstrb[2]
.sym 110204 uut.mem_wstrb[3]
.sym 110205 $abc$24495$uut.rom_sel_new_
.sym 110206 uut.rom_do[1]
.sym 110207 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6450[0]_new_
.sym 110208 uut.cnt[1]
.sym 110209 $abc$24495$new_n2611_
.sym 110210 uut.mem_addr[29]
.sym 110213 $abc$24495$uut.cpu_I.mem_rdata[0]_new_inv_
.sym 110214 $abc$24495$uut.cpu_I.mem_la_wstrb[0]_new_inv_
.sym 110217 $abc$24495$uut.rom_sel_new_
.sym 110218 uut.rom_do[4]
.sym 110219 $abc$24495$new_n3863_
.sym 110220 $abc$24495$new_n3752_
.sym 110221 uut.mem_addr[29]
.sym 110222 $abc$24495$new_n2436_
.sym 110223 $abc$24495$new_n2400_
.sym 110225 $abc$24495$uut.cpu_I.mem_rdata[6]_new_inv_
.sym 110226 $abc$24495$uut.cpu_I.mem_la_wstrb[0]_new_inv_
.sym 110229 uut.wbb_do[5]
.sym 110230 uut.cnt[5]
.sym 110231 uut.mem_addr[28]
.sym 110232 $abc$24495$new_n2443_
.sym 110233 $abc$24495$uut.gpi_sel_new_
.sym 110234 key_b$SB_IO_IN
.sym 110237 $abc$24495$uut.ser_sel_new_
.sym 110238 uut.mem_addr[2]
.sym 110245 $abc$24495$new_n2923_
.sym 110246 $abc$24495$new_n2935_
.sym 110247 $abc$24495$new_n2936_
.sym 110248 uut.cpu_I.cpu_state[6]
.sym 110263 uut.cpu_I.decoded_imm[0]
.sym 110265 uut.cpu_I.cpu_state[1]
.sym 110266 uut.cpu_I.decoded_rd[1]
.sym 110267 $abc$24495$new_n1966_
.sym 110268 uut.cpu_I.latched_rd[1]
.sym 110269 uut.cpu_I.cpu_state[1]
.sym 110270 uut.cpu_I.decoded_rd[4]
.sym 110271 $abc$24495$new_n1966_
.sym 110272 uut.cpu_I.latched_rd[4]
.sym 110277 uut.cpu_I.pcpi_rs1[2]
.sym 110278 uut.cpu_I.cpu_state[4]
.sym 110279 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7493_Y[2]_new_
.sym 110280 $abc$24495$new_n2937_
.sym 110281 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 110282 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$and$/usr/bin/../share/yosys/techmap.v:434$7473_Y[3]_new_
.sym 110285 uut.cpu_I.mem_wordsize[1]
.sym 110286 uut.cpu_I.mem_wordsize[0]
.sym 110287 uut.cpu_I.pcpi_rs1[1]
.sym 110289 uut.cpu_I.mem_wordsize[0]
.sym 110290 uut.cpu_I.mem_wordsize[1]
.sym 110293 uut.cpu_I.mem_rdata_q[13]
.sym 110294 $abc$24495$uut.cpu_I.mem_rdata[13]_new_inv_
.sym 110295 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 110297 uut.cnt[15]
.sym 110298 uut.ram_do[15]
.sym 110299 uut.mem_addr[28]
.sym 110300 uut.mem_addr[30]
.sym 110305 uut.mem_addr[31]
.sym 110306 $abc$24495$new_n3842_
.sym 110307 $abc$24495$new_n3841_
.sym 110308 uut.mem_valid
.sym 110309 gpio_o[15]
.sym 110310 uut.rom_do[15]
.sym 110311 uut.mem_addr[28]
.sym 110312 uut.mem_addr[29]
.sym 110313 uut.cpu_I.pcpi_rs1[0]
.sym 110314 uut.cpu_I.mem_wordsize[0]
.sym 110315 uut.cpu_I.mem_wordsize[1]
.sym 110316 uut.cpu_I.pcpi_rs1[1]
.sym 110317 uut.cpu_I.mem_wordsize[0]
.sym 110318 uut.cpu_I.mem_wordsize[1]
.sym 110321 uut.cpu_I.mem_rdata_latched[19]
.sym 110325 uut.cpu_I.mem_rdata_latched[16]
.sym 110329 $abc$24495$uut.cpu_I.mem_rdata[18]_new_inv_
.sym 110330 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7476_Y_new_inv_
.sym 110333 uut.cpu_I.mem_rdata_q[14]
.sym 110334 $abc$24495$uut.cpu_I.mem_rdata[14]_new_inv_
.sym 110335 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 110337 uut.cpu_I.decoded_imm_j[17]
.sym 110338 uut.cpu_I.instr_jal
.sym 110339 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 110340 $abc$24495$new_n2384_
.sym 110345 uut.cpu_I.instr_lui
.sym 110346 uut.cpu_I.instr_auipc
.sym 110347 uut.cpu_I.mem_rdata_q[16]
.sym 110348 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 110349 uut.cpu_I.reg_out[0]
.sym 110350 uut.cpu_I.alu_out_q[0]
.sym 110351 uut.cpu_I.latched_stalu
.sym 110353 uut.cpu_I.instr_lui
.sym 110354 uut.cpu_I.instr_auipc
.sym 110355 uut.cpu_I.mem_rdata_q[19]
.sym 110356 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 110357 uut.cpu_I.decoded_imm_j[19]
.sym 110358 uut.cpu_I.instr_jal
.sym 110359 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 110360 $abc$24495$new_n2382_
.sym 110361 uut.cpu_I.instr_lui
.sym 110362 uut.cpu_I.instr_auipc
.sym 110363 uut.cpu_I.mem_rdata_q[17]
.sym 110364 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 110365 uut.cpu_I.instr_lui
.sym 110366 uut.cpu_I.instr_auipc
.sym 110367 uut.cpu_I.mem_rdata_q[18]
.sym 110368 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 110369 $abc$24495$uut.cpu_I.mem_rdata[17]_new_inv_
.sym 110370 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7476_Y_new_inv_
.sym 110373 $abc$24495$new_n3781_
.sym 110374 uut.cpu_I.pcpi_rs1[0]
.sym 110375 $abc$24495$new_n2919_
.sym 110376 $abc$24495$new_n3780_
.sym 110377 uut.cpu_I.mem_rdata_q[21]
.sym 110378 $abc$24495$uut.cpu_I.mem_rdata[21]_new_inv_
.sym 110379 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 110381 uut.cnt[18]
.sym 110382 uut.ram_do[18]
.sym 110383 uut.mem_addr[28]
.sym 110384 uut.mem_addr[30]
.sym 110385 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7476_Y_new_inv_
.sym 110386 $abc$24495$uut.cpu_I.mem_rdata[21]_new_inv_
.sym 110387 $abc$24495$new_n2970_
.sym 110389 $auto$alumacc.cc:474:replace_alu$5149.C[3]
.sym 110393 uut.mem_addr[31]
.sym 110394 $abc$24495$new_n3839_
.sym 110395 $abc$24495$new_n3838_
.sym 110396 uut.mem_valid
.sym 110397 uut.cpu_I.mem_rdata_q[20]
.sym 110398 $abc$24495$uut.cpu_I.mem_rdata[20]_new_inv_
.sym 110399 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 110401 uut.cpu_I.mem_rdata_q[19]
.sym 110402 $abc$24495$uut.cpu_I.mem_rdata[19]_new_inv_
.sym 110403 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 110405 uut.cpu_I.decoded_imm_j[25]
.sym 110406 uut.cpu_I.instr_jal
.sym 110407 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 110408 $abc$24495$new_n2376_
.sym 110409 uut.cpu_I.decoded_imm_j[28]
.sym 110410 uut.cpu_I.instr_jal
.sym 110411 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 110412 $abc$24495$new_n2370_
.sym 110413 uut.cpu_I.decoded_imm_j[16]
.sym 110414 uut.cpu_I.instr_jal
.sym 110415 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 110416 $abc$24495$new_n2386_
.sym 110417 uut.cpu_I.instr_lui
.sym 110418 uut.cpu_I.instr_auipc
.sym 110419 uut.cpu_I.mem_rdata_q[25]
.sym 110420 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 110421 gpio_o[18]
.sym 110422 uut.rom_do[18]
.sym 110423 uut.mem_addr[28]
.sym 110424 uut.mem_addr[29]
.sym 110425 uut.cpu_I.instr_lui
.sym 110426 uut.cpu_I.instr_auipc
.sym 110427 uut.cpu_I.mem_rdata_q[28]
.sym 110428 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 110429 uut.cpu_I.instr_lui
.sym 110430 uut.cpu_I.instr_auipc
.sym 110431 uut.cpu_I.mem_rdata_q[13]
.sym 110432 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 110433 uut.cpu_I.instr_lui
.sym 110434 uut.cpu_I.instr_auipc
.sym 110435 uut.cpu_I.mem_rdata_q[14]
.sym 110436 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 110437 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[2]_new_
.sym 110438 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[14]_new_
.sym 110439 uut.cpu_I.pcpi_rs1[13]
.sym 110440 uut.cpu_I.pcpi_rs2[13]
.sym 110441 uut.cpu_I.cpu_state[6]
.sym 110442 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[3]
.sym 110443 uut.cpu_I.pcpi_rs1[3]
.sym 110444 uut.cpu_I.cpu_state[4]
.sym 110445 $abc$24495$new_n1975_
.sym 110446 $abc$24495$new_n1984_
.sym 110447 $abc$24495$new_n1991_
.sym 110448 $abc$24495$new_n2002_
.sym 110449 uut.cpu_I.mem_rdata_q[25]
.sym 110450 uut.cpu_I.mem_rdata_q[26]
.sym 110451 uut.cpu_I.mem_rdata_q[27]
.sym 110452 uut.cpu_I.mem_rdata_q[28]
.sym 110453 uut.cpu_I.mem_la_wdata[0]
.sym 110454 uut.cpu_I.pcpi_rs2[16]
.sym 110455 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 110457 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[19]_new_
.sym 110458 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[28]_new_
.sym 110459 $abc$24495$new_n1992_
.sym 110460 $abc$24495$new_n1995_
.sym 110461 uut.cpu_I.instr_lui
.sym 110462 uut.cpu_I.instr_auipc
.sym 110463 uut.cpu_I.mem_rdata_q[12]
.sym 110464 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10365[0]_new_
.sym 110465 uut.cpu_I.decoded_imm[5]
.sym 110466 $abc$24495$uut.cpu_I.cpuregs_rs2[5]_new_
.sym 110467 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 110469 uut.cpu_I.decoded_imm[8]
.sym 110470 $abc$24495$uut.cpu_I.cpuregs_rs2[8]_new_
.sym 110471 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 110473 uut.cpu_I.mem_la_wdata[1]
.sym 110477 uut.cpu_I.mem_la_wdata[5]
.sym 110481 uut.cpu_I.mem_la_wdata[6]
.sym 110485 uut.cpu_I.decoded_imm[1]
.sym 110486 $abc$24495$uut.cpu_I.cpuregs_rs2[1]_new_
.sym 110487 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 110489 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[16]_new_
.sym 110490 uut.cpu_I.pcpi_rs2[31]
.sym 110491 uut.cpu_I.pcpi_rs1[31]
.sym 110492 $abc$24495$new_n1981_
.sym 110493 uut.cpu_I.mem_la_wdata[3]
.sym 110497 uut.cpu_I.pcpi_rs1[16]
.sym 110498 uut.cpu_I.pcpi_rs2[16]
.sym 110501 uut.cpu_I.decoded_imm[6]
.sym 110502 $abc$24495$uut.cpu_I.cpuregs_rs2[6]_new_
.sym 110503 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 110505 uut.cpu_I.pcpi_rs2[11]
.sym 110509 uut.cpu_I.pcpi_rs2[8]
.sym 110513 uut.cpu_I.pcpi_rs2[10]
.sym 110517 uut.cpu_I.pcpi_rs1[21]
.sym 110518 uut.cpu_I.pcpi_rs2[21]
.sym 110521 uut.cpu_I.pcpi_rs1[10]
.sym 110522 uut.cpu_I.pcpi_rs2[10]
.sym 110523 uut.cpu_I.pcpi_rs1[20]
.sym 110524 uut.cpu_I.pcpi_rs2[20]
.sym 110525 uut.cpu_I.mem_la_wdata[7]
.sym 110529 uut.cpu_I.pcpi_rs2[13]
.sym 110533 uut.cpu_I.decoded_imm[16]
.sym 110534 $abc$24495$uut.cpu_I.cpuregs_rs2[16]_new_
.sym 110535 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 110537 uut.cpu_I.decoded_imm[7]
.sym 110538 $abc$24495$uut.cpu_I.cpuregs_rs2[7]_new_
.sym 110539 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 110541 uut.cpu_I.pcpi_rs2[12]
.sym 110545 uut.cpu_I.decoded_imm[10]
.sym 110546 $abc$24495$uut.cpu_I.cpuregs_rs2[10]_new_
.sym 110547 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 110549 uut.cpu_I.decoded_imm[11]
.sym 110550 $abc$24495$uut.cpu_I.cpuregs_rs2[11]_new_
.sym 110551 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 110553 uut.cpu_I.pcpi_rs2[16]
.sym 110557 uut.cpu_I.pcpi_rs2[14]
.sym 110561 uut.cpu_I.pcpi_rs1[7]
.sym 110562 uut.cpu_I.mem_la_wdata[7]
.sym 110565 uut.cpu_I.decoded_imm[14]
.sym 110566 $abc$24495$uut.cpu_I.cpuregs_rs2[14]_new_
.sym 110567 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 110569 uut.cpu_I.decoded_imm[12]
.sym 110570 $abc$24495$uut.cpu_I.cpuregs_rs2[12]_new_
.sym 110571 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 110573 uut.cpu_I.pcpi_rs2[15]
.sym 110577 uut.cpu_I.pcpi_rs2[9]
.sym 110581 uut.cpu_I.cpu_state[6]
.sym 110582 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[30]
.sym 110583 uut.cpu_I.pcpi_rs1[30]
.sym 110584 uut.cpu_I.cpu_state[4]
.sym 110585 uut.cpu_I.decoded_imm[13]
.sym 110586 $abc$24495$uut.cpu_I.cpuregs_rs2[13]_new_
.sym 110587 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 110589 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[15]_new_
.sym 110590 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[7]_new_
.sym 110591 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[3]_new_
.sym 110592 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[12]_new_
.sym 110593 uut.cpu_I.decoded_imm[9]
.sym 110594 $abc$24495$uut.cpu_I.cpuregs_rs2[9]_new_
.sym 110595 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 110597 uut.cpu_I.pcpi_rs1[14]
.sym 110598 uut.cpu_I.pcpi_rs2[14]
.sym 110601 uut.cpu_I.pcpi_rs2[23]
.sym 110605 uut.cpu_I.pcpi_rs2[19]
.sym 110609 uut.cpu_I.pcpi_rs2[21]
.sym 110613 uut.cpu_I.pcpi_rs2[18]
.sym 110617 uut.cpu_I.pcpi_rs2[20]
.sym 110621 uut.cpu_I.pcpi_rs2[22]
.sym 110625 uut.cpu_I.pcpi_rs2[26]
.sym 110629 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[18]_new_
.sym 110630 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[29]_new_
.sym 110631 $abc$24495$new_n2005_
.sym 110632 $abc$24495$new_n2006_
.sym 110633 uut.cpu_I.pcpi_rs1[9]
.sym 110634 uut.cpu_I.pcpi_rs2[9]
.sym 110635 uut.cpu_I.pcpi_rs1[23]
.sym 110636 uut.cpu_I.pcpi_rs2[23]
.sym 110637 uut.cpu_I.pcpi_rs2[25]
.sym 110641 uut.cpu_I.decoded_imm[19]
.sym 110642 $abc$24495$uut.cpu_I.cpuregs_rs2[19]_new_
.sym 110643 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 110645 uut.cpu_I.pcpi_rs2[24]
.sym 110649 uut.cpu_I.decoded_imm[17]
.sym 110650 $abc$24495$uut.cpu_I.cpuregs_rs2[17]_new_
.sym 110651 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 110653 uut.cpu_I.pcpi_rs1[29]
.sym 110654 uut.cpu_I.pcpi_rs2[29]
.sym 110657 uut.cpu_I.decoded_imm[27]
.sym 110658 $abc$24495$uut.cpu_I.cpuregs_rs2[27]_new_
.sym 110659 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 110661 uut.cpu_I.decoded_imm[24]
.sym 110662 $abc$24495$uut.cpu_I.cpuregs_rs2[24]_new_
.sym 110663 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 110665 uut.cpu_I.decoded_imm[28]
.sym 110666 $abc$24495$uut.cpu_I.cpuregs_rs2[28]_new_
.sym 110667 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 110669 uut.cpu_I.decoded_imm[25]
.sym 110670 $abc$24495$uut.cpu_I.cpuregs_rs2[25]_new_
.sym 110671 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 110673 uut.cpu_I.decoded_imm[31]
.sym 110674 $abc$24495$uut.cpu_I.cpuregs_rs2[31]_new_
.sym 110675 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 110677 uut.cpu_I.decoded_imm[30]
.sym 110678 $abc$24495$uut.cpu_I.cpuregs_rs2[30]_new_
.sym 110679 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 110681 uut.cpu_I.decoded_imm[26]
.sym 110682 $abc$24495$uut.cpu_I.cpuregs_rs2[26]_new_
.sym 110683 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$8944[2]_new_
.sym 110685 uut.cpu_I.pcpi_rs1[24]
.sym 110686 uut.cpu_I.pcpi_rs2[24]
.sym 110687 uut.cpu_I.pcpi_rs1[27]
.sym 110688 uut.cpu_I.pcpi_rs2[27]
.sym 110689 uut.cpu_I.pcpi_rs1[25]
.sym 110690 uut.cpu_I.pcpi_rs2[25]
.sym 110691 uut.cpu_I.pcpi_rs1[26]
.sym 110692 uut.cpu_I.pcpi_rs2[26]
.sym 110693 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[9]
.sym 110694 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[9]
.sym 110695 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 110696 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 110697 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[19]
.sym 110701 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[14]
.sym 110702 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[14]
.sym 110703 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 110704 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 110705 uut.cpu_I.cpu_state[6]
.sym 110706 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[31]
.sym 110707 uut.cpu_I.pcpi_rs1[31]
.sym 110708 uut.cpu_I.cpu_state[4]
.sym 110709 uut.cpu_I.pcpi_rs1[28]
.sym 110710 uut.cpu_I.pcpi_rs2[28]
.sym 110713 $abc$24495$auto$memory_bram.cc:922:replace_cell$5321[8]
.sym 110714 $abc$24495$auto$memory_bram.cc:834:replace_cell$5318[8]
.sym 110715 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 110716 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 110717 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[18]
.sym 110721 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 110722 uut.cpu_I.pcpi_rs1[30]
.sym 110723 uut.cpu_I.pcpi_rs2[30]
.sym 110724 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10412[0]_new_inv_
.sym 110725 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[3]
.sym 110726 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[3]
.sym 110727 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 110728 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 110729 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[21]
.sym 110733 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[24]
.sym 110737 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[25]
.sym 110741 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 110742 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 110743 uut.cpu_I.pcpi_rs1[30]
.sym 110744 uut.cpu_I.pcpi_rs2[30]
.sym 110745 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[30]
.sym 110749 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[23]
.sym 110753 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[17]_new_inv_
.sym 110754 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1307$1492_Y[18]
.sym 110755 $abc$24495$auto$rtlil.cc:1969:NotGate$24489
.sym 110761 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[12]
.sym 110762 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[12]
.sym 110763 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 110764 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 110765 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[28]
.sym 110769 uut.cpu_I.latched_branch
.sym 110770 uut.cpu_I.latched_store
.sym 110773 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[14]
.sym 110774 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[14]
.sym 110775 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 110776 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 110777 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[20]
.sym 110781 $abc$24495$auto$memory_bram.cc:922:replace_cell$5404[0]
.sym 110782 $abc$24495$auto$memory_bram.cc:834:replace_cell$5401[0]
.sym 110783 $abc$24495$techmap\uut.cpu_I.$reduce_bool$picorv32.v:1343$1512_Y_new_inv_
.sym 110784 $abc$24495$auto$memory_bram.cc:941:replace_cell$5326[15]
.sym 111074 uut.uacia.my_tx.tx_rcnt[0]
.sym 111078 uut.uacia.my_tx.tx_rcnt[1]
.sym 111079 $PACKER_VCC_NET
.sym 111082 uut.uacia.my_tx.tx_rcnt[2]
.sym 111083 $PACKER_VCC_NET
.sym 111084 $auto$alumacc.cc:474:replace_alu$5199.C[2]
.sym 111086 uut.uacia.my_tx.tx_rcnt[3]
.sym 111087 $PACKER_VCC_NET
.sym 111088 $auto$alumacc.cc:474:replace_alu$5199.C[3]
.sym 111090 uut.uacia.my_tx.tx_rcnt[4]
.sym 111091 $PACKER_VCC_NET
.sym 111092 $auto$alumacc.cc:474:replace_alu$5199.C[4]
.sym 111094 uut.uacia.my_tx.tx_rcnt[5]
.sym 111095 $PACKER_VCC_NET
.sym 111096 $auto$alumacc.cc:474:replace_alu$5199.C[5]
.sym 111098 uut.uacia.my_tx.tx_rcnt[6]
.sym 111099 $PACKER_VCC_NET
.sym 111100 $auto$alumacc.cc:474:replace_alu$5199.C[6]
.sym 111102 uut.uacia.my_tx.tx_rcnt[7]
.sym 111103 $PACKER_VCC_NET
.sym 111104 $auto$alumacc.cc:474:replace_alu$5199.C[7]
.sym 111109 uut.uacia.my_tx.tx_rcnt[0]
.sym 111110 $abc$24495$techmap\uut.uacia.$procmux$1887_Y
.sym 111111 uut.uacia.acia_rst
.sym 111112 uut.uacia.tx_busy
.sym 111129 uut.uacia.my_tx.tx_rcnt[1]
.sym 111130 $abc$24495$new_n2408_
.sym 111137 $abc$24495$techmap\uut.uacia.$procmux$1887_Y
.sym 111145 uut.uacia.prev_tx_busy
.sym 111146 uut.uacia.tx_busy
.sym 111147 reset
.sym 111148 $abc$24495$techmap\uut.uacia.$procmux$1887_Y
.sym 111149 $abc$24495$techmap\uut.uacia.$and$acia.v:105$989_Y_new_
.sym 111150 uut.mem_wstrb[0]
.sym 111157 uut.ram_sel
.sym 111158 uut.ram_do[3]
.sym 111159 $abc$24495$new_n3866_
.sym 111160 $abc$24495$new_n3761_
.sym 111165 uut.mem_addr[31]
.sym 111166 uut.mem_addr[30]
.sym 111167 uut.mem_valid
.sym 111185 key_d$SB_IO_IN
.sym 111186 $abc$24495$new_n2611_
.sym 111187 $abc$24495$new_n3862_
.sym 111188 uut.mem_addr[29]
.sym 111201 uut.mem_wdata[14]
.sym 111205 uut.cpu_I.pcpi_rs1[1]
.sym 111206 uut.cpu_I.pcpi_rs1[0]
.sym 111207 $abc$24495$new_n2899_
.sym 111208 $abc$24495$uut.cpu_I.mem_rdata[4]_new_inv_
.sym 111209 uut.mem_addr[31]
.sym 111210 uut.mem_addr[30]
.sym 111211 uut.mem_addr[28]
.sym 111212 uut.mem_valid
.sym 111213 uut.mem_addr[31]
.sym 111214 $abc$24495$new_n3884_
.sym 111215 $abc$24495$new_n3883_
.sym 111216 uut.mem_valid
.sym 111217 uut.cnt[9]
.sym 111218 uut.ram_do[9]
.sym 111219 uut.mem_addr[28]
.sym 111220 uut.mem_addr[30]
.sym 111221 uut.mem_wdata[9]
.sym 111225 uut.mem_wdata[12]
.sym 111229 $abc$24495$new_n2897_
.sym 111230 $abc$24495$new_n2901_
.sym 111231 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[0]
.sym 111232 uut.cpu_I.cpu_state[6]
.sym 111233 uut.mem_addr[31]
.sym 111234 $abc$24495$new_n3872_
.sym 111235 $abc$24495$new_n3871_
.sym 111236 uut.mem_valid
.sym 111237 uut.cpu_I.pcpi_rs1[0]
.sym 111238 uut.cpu_I.cpu_state[6]
.sym 111239 $abc$24495$new_n3774_
.sym 111240 $abc$24495$new_n3775_
.sym 111241 uut.cpu_I.cpu_state[6]
.sym 111242 $abc$24495$new_n3773_
.sym 111243 uut.cpu_I.cpu_state[4]
.sym 111245 uut.cnt[13]
.sym 111246 uut.ram_do[13]
.sym 111247 uut.mem_addr[28]
.sym 111248 uut.mem_addr[30]
.sym 111249 uut.cnt[14]
.sym 111250 uut.ram_do[14]
.sym 111251 uut.mem_addr[28]
.sym 111252 uut.mem_addr[30]
.sym 111253 uut.cpu_I.mem_rdata_q[12]
.sym 111254 $abc$24495$uut.cpu_I.mem_rdata[12]_new_inv_
.sym 111255 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 111257 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6011_new_inv_
.sym 111258 uut.mem_wstrb[1]
.sym 111261 $abc$24495$new_n2924_
.sym 111262 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 111265 $abc$24495$uut.cpu_I.mem_rdata[16]_new_inv_
.sym 111266 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7476_Y_new_inv_
.sym 111273 gpio_o[14]
.sym 111274 uut.rom_do[14]
.sym 111275 uut.mem_addr[28]
.sym 111276 uut.mem_addr[29]
.sym 111277 uut.cpu_I.pcpi_rs1[1]
.sym 111278 uut.cpu_I.pcpi_rs1[0]
.sym 111279 $abc$24495$new_n2899_
.sym 111280 $abc$24495$uut.cpu_I.mem_rdata[3]_new_inv_
.sym 111281 uut.cpu_I.pcpi_rs1[2]
.sym 111282 $abc$24495$uut.cpu_I.next_pc[2]_new_inv_
.sym 111283 uut.cpu_I.mem_do_prefetch
.sym 111284 uut.cpu_I.mem_do_rinst
.sym 111285 $abc$24495$uut.cpu_I.mem_rdata[8]_new_inv_
.sym 111286 $abc$24495$uut.cpu_I.mem_rdata[24]_new_inv_
.sym 111287 uut.cpu_I.pcpi_rs1[1]
.sym 111288 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 111289 uut.mem_addr[31]
.sym 111290 $abc$24495$new_n3875_
.sym 111291 $abc$24495$new_n3874_
.sym 111292 uut.mem_valid
.sym 111293 uut.cpu_I.reg_out[2]
.sym 111294 uut.cpu_I.alu_out_q[2]
.sym 111295 uut.cpu_I.latched_stalu
.sym 111297 uut.cpu_I.reg_out[2]
.sym 111298 uut.cpu_I.reg_next_pc[2]
.sym 111299 uut.cpu_I.latched_branch
.sym 111300 uut.cpu_I.latched_store
.sym 111301 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 111302 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[2]_new_
.sym 111303 $abc$24495$new_n2785_
.sym 111304 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11936[0]_new_inv_
.sym 111305 uut.cnt[20]
.sym 111306 uut.ram_do[20]
.sym 111307 uut.mem_addr[28]
.sym 111308 uut.mem_addr[30]
.sym 111309 uut.cpu_I.mem_rdata_latched[21]
.sym 111313 uut.cpu_I.mem_rdata_latched[31]
.sym 111317 uut.cpu_I.mem_rdata_q[16]
.sym 111318 $abc$24495$uut.cpu_I.mem_rdata[16]_new_inv_
.sym 111319 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 111321 uut.cnt[21]
.sym 111322 uut.ram_do[21]
.sym 111323 uut.mem_addr[28]
.sym 111324 uut.mem_addr[30]
.sym 111329 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[2]
.sym 111330 $auto$alumacc.cc:474:replace_alu$5149.C[3]
.sym 111331 uut.cpu_I.instr_jal
.sym 111332 uut.cpu_I.decoder_trigger
.sym 111337 $abc$24495$uut.cpu_I.mem_rdata[9]_new_inv_
.sym 111338 $abc$24495$uut.cpu_I.mem_rdata[25]_new_inv_
.sym 111339 uut.cpu_I.pcpi_rs1[1]
.sym 111340 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 111341 gpio_o[20]
.sym 111342 uut.rom_do[20]
.sym 111343 uut.mem_addr[28]
.sym 111344 uut.mem_addr[29]
.sym 111345 uut.mem_addr[31]
.sym 111346 $abc$24495$new_n3857_
.sym 111347 $abc$24495$new_n3856_
.sym 111348 uut.mem_valid
.sym 111349 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 111350 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 111351 uut.cpu_I.pcpi_rs1[2]
.sym 111352 uut.cpu_I.mem_la_wdata[2]
.sym 111353 uut.mem_addr[31]
.sym 111354 $abc$24495$new_n3851_
.sym 111355 $abc$24495$new_n3850_
.sym 111356 uut.mem_valid
.sym 111357 gpio_o[21]
.sym 111358 uut.rom_do[21]
.sym 111359 uut.mem_addr[28]
.sym 111360 uut.mem_addr[29]
.sym 111361 $abc$24495$uut.cpu_I.mem_rdata[18]_new_inv_
.sym 111362 uut.cpu_I.latched_is_lb
.sym 111363 uut.cpu_I.latched_is_lh
.sym 111364 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 111365 uut.cnt[19]
.sym 111366 uut.ram_do[19]
.sym 111367 uut.mem_addr[28]
.sym 111368 uut.mem_addr[30]
.sym 111369 gpio_o[19]
.sym 111370 uut.rom_do[19]
.sym 111371 uut.mem_addr[28]
.sym 111372 uut.mem_addr[29]
.sym 111373 uut.cpu_I.instr_jal
.sym 111374 uut.cpu_I.decoded_imm_j[1]
.sym 111375 $abc$24495$techmap\uut.cpu_I.$procmux$3779_CMP_new_inv_
.sym 111376 uut.cpu_I.mem_rdata_q[21]
.sym 111377 uut.mem_addr[31]
.sym 111378 $abc$24495$new_n3833_
.sym 111379 $abc$24495$new_n3832_
.sym 111380 uut.mem_valid
.sym 111381 $abc$24495$new_n2971_
.sym 111382 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 111383 $abc$24495$new_n2969_
.sym 111384 uut.cpu_I.cpu_state[6]
.sym 111385 uut.cpu_I.mem_rdata_latched[14]
.sym 111389 uut.cpu_I.mem_rdata_latched[21]
.sym 111393 $abc$24495$uut.cpu_I.mem_rdata[29]_new_inv_
.sym 111394 $abc$24495$uut.cpu_I.mem_rdata[13]_new_inv_
.sym 111395 uut.cpu_I.pcpi_rs1[1]
.sym 111396 uut.cpu_I.pcpi_rs1[0]
.sym 111397 $abc$24495$uut.cpu_I.mem_rdata[13]_new_inv_
.sym 111398 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 111399 $abc$24495$uut.cpu_I.mem_rdata[29]_new_inv_
.sym 111400 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$and$/usr/bin/../share/yosys/techmap.v:434$7473_Y[3]_new_
.sym 111401 uut.cpu_I.mem_rdata_latched[12]
.sym 111405 uut.cpu_I.pcpi_rs1[5]
.sym 111406 uut.cpu_I.mem_la_wdata[5]
.sym 111409 uut.cpu_I.pcpi_rs1[4]
.sym 111410 uut.cpu_I.mem_la_wdata[4]
.sym 111413 uut.cpu_I.pcpi_rs1[1]
.sym 111414 uut.cpu_I.mem_la_wdata[1]
.sym 111417 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[4]_new_
.sym 111418 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[1]_new_
.sym 111419 $abc$24495$new_n1976_
.sym 111420 $abc$24495$new_n1979_
.sym 111421 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[5]_new_
.sym 111422 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[6]_new_
.sym 111423 uut.cpu_I.pcpi_rs1[0]
.sym 111424 uut.cpu_I.mem_la_wdata[0]
.sym 111425 uut.cpu_I.pcpi_rs1[19]
.sym 111426 uut.cpu_I.pcpi_rs2[19]
.sym 111429 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[21]_new_
.sym 111430 uut.cpu_I.pcpi_rs1[22]
.sym 111431 uut.cpu_I.pcpi_rs2[22]
.sym 111432 $abc$24495$new_n1987_
.sym 111433 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[11]_new_
.sym 111434 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[8]_new_
.sym 111435 $abc$24495$new_n1985_
.sym 111436 $abc$24495$new_n1990_
.sym 111437 uut.cpu_I.pcpi_rs1[17]
.sym 111438 uut.cpu_I.pcpi_rs2[17]
.sym 111439 uut.cpu_I.pcpi_rs1[30]
.sym 111440 uut.cpu_I.pcpi_rs2[30]
.sym 111441 uut.cpu_I.pcpi_rs1[6]
.sym 111442 uut.cpu_I.mem_la_wdata[6]
.sym 111445 uut.cpu_I.pcpi_rs1[11]
.sym 111446 uut.cpu_I.pcpi_rs2[11]
.sym 111449 uut.cpu_I.pcpi_rs1[8]
.sym 111450 uut.cpu_I.pcpi_rs2[8]
.sym 111453 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[9]
.sym 111458 uut.cpu_I.pcpi_rs1[0]
.sym 111459 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[0]
.sym 111462 uut.cpu_I.pcpi_rs1[1]
.sym 111463 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[1]
.sym 111464 $auto$alumacc.cc:474:replace_alu$5171.C[1]
.sym 111466 uut.cpu_I.pcpi_rs1[2]
.sym 111467 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[2]
.sym 111468 $auto$alumacc.cc:474:replace_alu$5171.C[2]
.sym 111470 uut.cpu_I.pcpi_rs1[3]
.sym 111471 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[3]
.sym 111472 $auto$alumacc.cc:474:replace_alu$5171.C[3]
.sym 111474 uut.cpu_I.pcpi_rs1[4]
.sym 111475 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[4]
.sym 111476 $auto$alumacc.cc:474:replace_alu$5171.C[4]
.sym 111478 uut.cpu_I.pcpi_rs1[5]
.sym 111479 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[5]
.sym 111480 $auto$alumacc.cc:474:replace_alu$5171.C[5]
.sym 111482 uut.cpu_I.pcpi_rs1[6]
.sym 111483 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[6]
.sym 111484 $auto$alumacc.cc:474:replace_alu$5171.C[6]
.sym 111486 uut.cpu_I.pcpi_rs1[7]
.sym 111487 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[7]
.sym 111488 $auto$alumacc.cc:474:replace_alu$5171.C[7]
.sym 111490 uut.cpu_I.pcpi_rs1[8]
.sym 111491 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[8]
.sym 111492 $auto$alumacc.cc:474:replace_alu$5171.C[8]
.sym 111494 uut.cpu_I.pcpi_rs1[9]
.sym 111495 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[9]
.sym 111496 $auto$alumacc.cc:474:replace_alu$5171.C[9]
.sym 111498 uut.cpu_I.pcpi_rs1[10]
.sym 111499 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[10]
.sym 111500 $auto$alumacc.cc:474:replace_alu$5171.C[10]
.sym 111502 uut.cpu_I.pcpi_rs1[11]
.sym 111503 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[11]
.sym 111504 $auto$alumacc.cc:474:replace_alu$5171.C[11]
.sym 111506 uut.cpu_I.pcpi_rs1[12]
.sym 111507 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[12]
.sym 111508 $auto$alumacc.cc:474:replace_alu$5171.C[12]
.sym 111510 uut.cpu_I.pcpi_rs1[13]
.sym 111511 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[13]
.sym 111512 $auto$alumacc.cc:474:replace_alu$5171.C[13]
.sym 111514 uut.cpu_I.pcpi_rs1[14]
.sym 111515 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[14]
.sym 111516 $auto$alumacc.cc:474:replace_alu$5171.C[14]
.sym 111518 uut.cpu_I.pcpi_rs1[15]
.sym 111519 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[15]
.sym 111520 $auto$alumacc.cc:474:replace_alu$5171.C[15]
.sym 111522 uut.cpu_I.pcpi_rs1[16]
.sym 111523 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[16]
.sym 111524 $auto$alumacc.cc:474:replace_alu$5171.C[16]
.sym 111526 uut.cpu_I.pcpi_rs1[17]
.sym 111527 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[17]
.sym 111528 $auto$alumacc.cc:474:replace_alu$5171.C[17]
.sym 111530 uut.cpu_I.pcpi_rs1[18]
.sym 111531 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[18]
.sym 111532 $auto$alumacc.cc:474:replace_alu$5171.C[18]
.sym 111534 uut.cpu_I.pcpi_rs1[19]
.sym 111535 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[19]
.sym 111536 $auto$alumacc.cc:474:replace_alu$5171.C[19]
.sym 111538 uut.cpu_I.pcpi_rs1[20]
.sym 111539 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[20]
.sym 111540 $auto$alumacc.cc:474:replace_alu$5171.C[20]
.sym 111542 uut.cpu_I.pcpi_rs1[21]
.sym 111543 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[21]
.sym 111544 $auto$alumacc.cc:474:replace_alu$5171.C[21]
.sym 111546 uut.cpu_I.pcpi_rs1[22]
.sym 111547 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[22]
.sym 111548 $auto$alumacc.cc:474:replace_alu$5171.C[22]
.sym 111550 uut.cpu_I.pcpi_rs1[23]
.sym 111551 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[23]
.sym 111552 $auto$alumacc.cc:474:replace_alu$5171.C[23]
.sym 111554 uut.cpu_I.pcpi_rs1[24]
.sym 111555 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[24]
.sym 111556 $auto$alumacc.cc:474:replace_alu$5171.C[24]
.sym 111558 uut.cpu_I.pcpi_rs1[25]
.sym 111559 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[25]
.sym 111560 $auto$alumacc.cc:474:replace_alu$5171.C[25]
.sym 111562 uut.cpu_I.pcpi_rs1[26]
.sym 111563 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[26]
.sym 111564 $auto$alumacc.cc:474:replace_alu$5171.C[26]
.sym 111566 uut.cpu_I.pcpi_rs1[27]
.sym 111567 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[27]
.sym 111568 $auto$alumacc.cc:474:replace_alu$5171.C[27]
.sym 111570 uut.cpu_I.pcpi_rs1[28]
.sym 111571 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[28]
.sym 111572 $auto$alumacc.cc:474:replace_alu$5171.C[28]
.sym 111574 uut.cpu_I.pcpi_rs1[29]
.sym 111575 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[29]
.sym 111576 $auto$alumacc.cc:474:replace_alu$5171.C[29]
.sym 111578 uut.cpu_I.pcpi_rs1[30]
.sym 111579 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[30]
.sym 111580 $auto$alumacc.cc:474:replace_alu$5171.C[30]
.sym 111582 uut.cpu_I.pcpi_rs1[31]
.sym 111583 $abc$24495$auto$alumacc.cc:474:replace_alu$5161.BB[31]
.sym 111584 $auto$alumacc.cc:474:replace_alu$5171.C[31]
.sym 111588 $nextpnr_ICESTORM_LC_5$I3
.sym 111589 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 111590 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[7]_new_
.sym 111591 $abc$24495$new_n2800_
.sym 111592 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11961[0]_new_inv_
.sym 111593 uut.cpu_I.pcpi_rs2[31]
.sym 111597 uut.cpu_I.pcpi_rs2[28]
.sym 111601 uut.cpu_I.pcpi_rs2[30]
.sym 111605 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[7]
.sym 111606 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[7]
.sym 111607 uut.cpu_I.instr_sub
.sym 111608 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 111609 uut.cpu_I.pcpi_rs2[27]
.sym 111613 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 111614 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 111615 uut.cpu_I.pcpi_rs1[7]
.sym 111616 uut.cpu_I.mem_la_wdata[7]
.sym 111617 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[14]_new_inv_
.sym 111618 uut.cpu_I.reg_next_pc[15]
.sym 111619 uut.cpu_I.latched_branch
.sym 111620 uut.cpu_I.latched_store
.sym 111621 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 111622 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 111623 uut.cpu_I.pcpi_rs1[15]
.sym 111624 uut.cpu_I.pcpi_rs2[15]
.sym 111625 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[12]
.sym 111629 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[21]
.sym 111630 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[21]
.sym 111631 uut.cpu_I.instr_sub
.sym 111632 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 111633 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[13]
.sym 111634 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[13]
.sym 111635 uut.cpu_I.instr_sub
.sym 111636 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 111637 uut.cpu_I.reg_out[15]
.sym 111638 uut.cpu_I.alu_out_q[15]
.sym 111639 uut.cpu_I.latched_stalu
.sym 111641 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[15]
.sym 111645 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[15]
.sym 111646 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[15]
.sym 111647 uut.cpu_I.instr_sub
.sym 111648 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 111649 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 111650 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[15]_new_
.sym 111651 $abc$24495$new_n2827_
.sym 111652 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10464[0]_new_inv_
.sym 111653 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 111654 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[19]_new_
.sym 111655 $abc$24495$new_n2840_
.sym 111656 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10439[0]_new_inv_
.sym 111657 uut.cpu_I.cpu_state[6]
.sym 111658 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[20]
.sym 111659 uut.cpu_I.pcpi_rs1[20]
.sym 111660 uut.cpu_I.cpu_state[4]
.sym 111661 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 111662 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 111663 uut.cpu_I.pcpi_rs1[19]
.sym 111664 uut.cpu_I.pcpi_rs2[19]
.sym 111665 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[28]
.sym 111666 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[28]
.sym 111667 uut.cpu_I.instr_sub
.sym 111668 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 111669 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[19]
.sym 111670 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[19]
.sym 111671 uut.cpu_I.instr_sub
.sym 111672 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 111673 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 111674 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 111675 uut.cpu_I.pcpi_rs1[28]
.sym 111676 uut.cpu_I.pcpi_rs2[28]
.sym 111677 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 111678 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[28]_new_
.sym 111679 $abc$24495$new_n2874_
.sym 111680 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10402[0]_new_inv_
.sym 111681 $abc$24495$new_n2884_
.sym 111682 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$8021_Y_new_inv_
.sym 111685 $abc$24495$new_n2880_
.sym 111686 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$8020_Y_new_inv_
.sym 111689 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[30]
.sym 111690 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[30]
.sym 111691 uut.cpu_I.instr_sub
.sym 111692 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 111693 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 111694 uut.cpu_I.pcpi_rs2[31]
.sym 111695 uut.cpu_I.pcpi_rs1[31]
.sym 111696 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10417[0]_new_inv_
.sym 111697 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 111698 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 111699 uut.cpu_I.pcpi_rs2[31]
.sym 111700 uut.cpu_I.pcpi_rs1[31]
.sym 111701 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[20]
.sym 111702 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[20]
.sym 111703 uut.cpu_I.instr_sub
.sym 111704 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 111705 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[31]
.sym 111706 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[31]
.sym 111707 uut.cpu_I.instr_sub
.sym 111708 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 111709 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[26]
.sym 111710 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[26]
.sym 111711 uut.cpu_I.instr_sub
.sym 111712 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 111725 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[31]
.sym 112033 uut.uacia.my_tx.tx_rcnt[3]
.sym 112034 uut.uacia.my_tx.tx_rcnt[2]
.sym 112035 uut.uacia.my_tx.tx_rcnt[1]
.sym 112036 uut.uacia.my_tx.tx_rcnt[0]
.sym 112037 $abc$24495$techmap\uut.uacia.my_tx.$sub$acia_tx.v:58$1714_Y[7]
.sym 112038 $abc$24495$new_n2408_
.sym 112041 $abc$24495$new_n2408_
.sym 112042 $abc$24495$techmap\uut.uacia.my_tx.$sub$acia_tx.v:58$1714_Y[5]
.sym 112045 $abc$24495$techmap\uut.uacia.my_tx.$sub$acia_tx.v:58$1714_Y[6]
.sym 112046 $abc$24495$new_n2408_
.sym 112049 $abc$24495$new_n2408_
.sym 112050 $abc$24495$techmap\uut.uacia.my_tx.$sub$acia_tx.v:58$1714_Y[2]
.sym 112053 uut.uacia.my_tx.tx_rcnt[7]
.sym 112054 uut.uacia.my_tx.tx_rcnt[6]
.sym 112055 uut.uacia.my_tx.tx_rcnt[5]
.sym 112056 uut.uacia.my_tx.tx_rcnt[4]
.sym 112057 $abc$24495$techmap\uut.uacia.my_tx.$sub$acia_tx.v:58$1714_Y[4]
.sym 112058 $abc$24495$new_n2408_
.sym 112061 $abc$24495$new_n2408_
.sym 112062 $abc$24495$techmap\uut.uacia.my_tx.$sub$acia_tx.v:58$1714_Y[3]
.sym 112065 uut.uwbb.sbdato_0[4]
.sym 112066 uut.uwbb.sbdato_1[4]
.sym 112073 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15484[2]_new_
.sym 112074 uut.uacia.tx_busy
.sym 112077 uut.uacia.acia_rst
.sym 112078 uut.uacia.tx_busy
.sym 112079 $abc$24495$techmap\uut.uacia.$procmux$1887_Y
.sym 112081 uut.uwbb.sbdato_0[3]
.sym 112082 uut.uwbb.sbdato_1[3]
.sym 112093 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10153[1]_new_inv_
.sym 112094 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10153[0]_new_inv_
.sym 112109 uut.uacia.tx_busy
.sym 112133 $abc$24495$uut.spk_sel_new_
.sym 112134 uut.mem_wstrb[1]
.sym 112137 uut.cpu_I.mem_rdata_latched[13]
.sym 112141 uut.wbb_do[3]
.sym 112142 uut.cnt[3]
.sym 112143 uut.mem_addr[28]
.sym 112144 $abc$24495$new_n2443_
.sym 112145 uut.cpu_I.mem_rdata_latched[20]
.sym 112149 key_l$SB_IO_IN
.sym 112150 $abc$24495$new_n2611_
.sym 112151 $abc$24495$new_n3865_
.sym 112152 uut.mem_addr[29]
.sym 112153 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$19663
.sym 112154 reset
.sym 112157 uut.wbb_do[4]
.sym 112158 uut.cnt[4]
.sym 112159 uut.mem_addr[28]
.sym 112160 $abc$24495$new_n2443_
.sym 112161 gpio_o[12]
.sym 112162 uut.rom_do[12]
.sym 112163 uut.mem_addr[28]
.sym 112164 uut.mem_addr[29]
.sym 112169 gpio_o[9]
.sym 112170 uut.rom_do[9]
.sym 112171 uut.mem_addr[28]
.sym 112172 uut.mem_addr[29]
.sym 112173 $abc$24495$techmap\uut.$add$system.v:162$42_Y[9]
.sym 112174 uut.mem_wdata[9]
.sym 112175 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 112177 uut.mem_addr[31]
.sym 112178 $abc$24495$new_n3869_
.sym 112179 $abc$24495$new_n3868_
.sym 112180 uut.mem_valid
.sym 112181 uut.cnt[12]
.sym 112182 uut.ram_do[12]
.sym 112183 uut.mem_addr[28]
.sym 112184 uut.mem_addr[30]
.sym 112185 uut.mem_wstrb[1]
.sym 112186 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 112189 uut.cpu_I.instr_jal
.sym 112190 uut.cpu_I.decoded_imm_j[11]
.sym 112191 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 112192 uut.cpu_I.mem_rdata_q[7]
.sym 112193 uut.mem_wdata[8]
.sym 112197 uut.mem_wdata[13]
.sym 112201 uut.mem_addr[31]
.sym 112202 $abc$24495$new_n3896_
.sym 112203 $abc$24495$new_n3895_
.sym 112204 uut.mem_valid
.sym 112205 uut.cnt[11]
.sym 112206 uut.ram_do[11]
.sym 112207 uut.mem_addr[28]
.sym 112208 uut.mem_addr[30]
.sym 112209 uut.mem_addr[31]
.sym 112210 $abc$24495$new_n3878_
.sym 112211 $abc$24495$new_n3877_
.sym 112212 uut.mem_valid
.sym 112213 uut.cnt[8]
.sym 112214 uut.ram_do[8]
.sym 112215 uut.mem_addr[28]
.sym 112216 uut.mem_addr[30]
.sym 112217 gpio_o[13]
.sym 112218 uut.rom_do[13]
.sym 112219 uut.mem_addr[28]
.sym 112220 uut.mem_addr[29]
.sym 112221 gpio_o[8]
.sym 112222 uut.rom_do[8]
.sym 112223 uut.mem_addr[28]
.sym 112224 uut.mem_addr[29]
.sym 112225 uut.mem_wdata[11]
.sym 112229 gpio_o[10]
.sym 112230 uut.rom_do[10]
.sym 112231 uut.mem_addr[28]
.sym 112232 uut.mem_addr[29]
.sym 112233 gpio_o[11]
.sym 112234 uut.rom_do[11]
.sym 112235 uut.mem_addr[28]
.sym 112236 uut.mem_addr[29]
.sym 112237 uut.mem_wdata[10]
.sym 112241 uut.mem_wdata[15]
.sym 112245 uut.cnt[10]
.sym 112246 uut.ram_do[10]
.sym 112247 uut.mem_addr[28]
.sym 112248 uut.mem_addr[30]
.sym 112249 uut.mem_addr[31]
.sym 112250 $abc$24495$new_n3890_
.sym 112251 $abc$24495$new_n3889_
.sym 112252 uut.mem_valid
.sym 112253 $abc$24495$uut.cpu_I.mem_rdata[10]_new_inv_
.sym 112254 $abc$24495$uut.cpu_I.mem_rdata[26]_new_inv_
.sym 112255 uut.cpu_I.pcpi_rs1[1]
.sym 112256 uut.cpu_I.pcpi_rs1[0]
.sym 112257 uut.cpu_I.instr_jalr
.sym 112258 $abc$24495$new_n1972_
.sym 112259 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2777.$and$/usr/bin/../share/yosys/techmap.v:434$7616_Y_new_
.sym 112260 $abc$24495$new_n1966_
.sym 112261 uut.mem_addr[31]
.sym 112262 $abc$24495$new_n3836_
.sym 112263 $abc$24495$new_n3835_
.sym 112264 uut.mem_valid
.sym 112265 uut.cnt[16]
.sym 112266 uut.ram_do[16]
.sym 112267 uut.mem_addr[28]
.sym 112268 uut.mem_addr[30]
.sym 112269 uut.mem_wstrb[2]
.sym 112270 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 112273 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[1]_new_inv_
.sym 112274 uut.cpu_I.reg_next_pc[2]
.sym 112275 uut.cpu_I.latched_branch
.sym 112276 uut.cpu_I.latched_store
.sym 112277 uut.cnt[17]
.sym 112278 uut.ram_do[17]
.sym 112279 uut.mem_addr[28]
.sym 112280 uut.mem_addr[30]
.sym 112281 uut.cpu_I.cpu_state[1]
.sym 112282 uut.cpu_I.instr_jal
.sym 112283 uut.cpu_I.decoder_trigger
.sym 112285 $abc$24495$uut.cpu_I.mem_rdata[10]_new_inv_
.sym 112286 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 112287 $abc$24495$uut.cpu_I.mem_rdata[26]_new_inv_
.sym 112288 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$and$/usr/bin/../share/yosys/techmap.v:434$7473_Y[3]_new_
.sym 112289 uut.mem_addr[31]
.sym 112290 $abc$24495$new_n3854_
.sym 112291 $abc$24495$new_n3853_
.sym 112292 uut.mem_valid
.sym 112293 uut.mem_addr[31]
.sym 112294 $abc$24495$new_n3845_
.sym 112295 $abc$24495$new_n3844_
.sym 112296 uut.mem_valid
.sym 112297 uut.mem_wdata[16]
.sym 112301 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6011_new_inv_
.sym 112302 uut.mem_wstrb[2]
.sym 112305 gpio_o[16]
.sym 112306 uut.rom_do[16]
.sym 112307 uut.mem_addr[28]
.sym 112308 uut.mem_addr[29]
.sym 112309 uut.cnt[23]
.sym 112310 uut.ram_do[23]
.sym 112311 uut.mem_addr[28]
.sym 112312 uut.mem_addr[30]
.sym 112313 uut.mem_wdata[20]
.sym 112317 uut.mem_wdata[21]
.sym 112321 gpio_o[23]
.sym 112322 uut.rom_do[23]
.sym 112323 uut.mem_addr[28]
.sym 112324 uut.mem_addr[29]
.sym 112325 uut.mem_wdata[18]
.sym 112329 $abc$24495$uut.cpu_I.mem_rdata[22]_new_inv_
.sym 112330 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7476_Y_new_inv_
.sym 112333 uut.mem_wdata[23]
.sym 112337 uut.mem_wdata[22]
.sym 112341 gpio_o[17]
.sym 112342 uut.rom_do[17]
.sym 112343 uut.mem_addr[28]
.sym 112344 uut.mem_addr[29]
.sym 112345 uut.mem_wdata[19]
.sym 112349 uut.mem_wdata[17]
.sym 112353 gpio_o[22]
.sym 112354 uut.rom_do[22]
.sym 112355 uut.mem_addr[28]
.sym 112356 uut.mem_addr[29]
.sym 112357 uut.mem_addr[31]
.sym 112358 $abc$24495$new_n3860_
.sym 112359 $abc$24495$new_n3859_
.sym 112360 uut.mem_valid
.sym 112361 uut.cnt[22]
.sym 112362 uut.ram_do[22]
.sym 112363 uut.mem_addr[28]
.sym 112364 uut.mem_addr[30]
.sym 112365 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[5]
.sym 112366 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 112367 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[5]_new_
.sym 112368 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7493_Y[5]_new_
.sym 112369 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[6]
.sym 112370 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 112371 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[6]_new_
.sym 112372 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7493_Y[6]_new_
.sym 112373 uut.cpu_I.cpu_state[6]
.sym 112374 uut.cpu_I.decoded_imm[1]
.sym 112375 uut.cpu_I.pcpi_rs1[1]
.sym 112376 uut.cpu_I.cpu_state[4]
.sym 112377 $abc$24495$new_n2979_
.sym 112378 $abc$24495$new_n2986_
.sym 112379 $abc$24495$new_n2987_
.sym 112380 uut.cpu_I.cpu_state[6]
.sym 112381 $abc$24495$uut.cpu_I.mem_rdata_word[1]_new_
.sym 112382 uut.cpu_I.cpu_state[6]
.sym 112383 $abc$24495$new_n2920_
.sym 112385 $abc$24495$techmap\uut.$add$system.v:162$42_Y[16]
.sym 112386 uut.mem_wdata[16]
.sym 112387 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 112389 uut.cpu_I.latched_is_lh
.sym 112390 uut.cpu_I.latched_is_lb
.sym 112391 $abc$24495$uut.cpu_I.mem_rdata_word[13]_new_inv_
.sym 112393 $abc$24495$techmap\uut.$add$system.v:162$42_Y[23]
.sym 112394 uut.mem_wdata[23]
.sym 112395 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 112397 $abc$24495$uut.cpu_I.mem_rdata[16]_new_inv_
.sym 112398 uut.cpu_I.latched_is_lb
.sym 112399 uut.cpu_I.latched_is_lh
.sym 112400 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 112401 uut.cpu_I.cpu_state[6]
.sym 112402 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[7]
.sym 112403 uut.cpu_I.pcpi_rs1[7]
.sym 112404 uut.cpu_I.cpu_state[4]
.sym 112405 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[2]
.sym 112406 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[2]
.sym 112407 uut.cpu_I.instr_sub
.sym 112408 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 112409 uut.cpu_I.cpu_state[4]
.sym 112410 uut.cpu_I.pcpi_rs1[8]
.sym 112413 $abc$24495$techmap\uut.$add$system.v:162$42_Y[22]
.sym 112414 uut.mem_wdata[22]
.sym 112415 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 112417 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[3]
.sym 112418 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[3]
.sym 112419 uut.cpu_I.instr_sub
.sym 112420 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 112421 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[4]
.sym 112422 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[4]
.sym 112423 uut.cpu_I.instr_sub
.sym 112424 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 112425 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[1]
.sym 112426 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[1]
.sym 112427 uut.cpu_I.instr_sub
.sym 112428 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 112429 uut.cpu_I.cpu_state[6]
.sym 112430 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[17]
.sym 112431 uut.cpu_I.pcpi_rs1[17]
.sym 112432 uut.cpu_I.cpu_state[4]
.sym 112433 uut.cpu_I.cpu_state[6]
.sym 112434 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[16]
.sym 112435 uut.cpu_I.pcpi_rs1[16]
.sym 112436 uut.cpu_I.cpu_state[4]
.sym 112437 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[6]
.sym 112438 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[6]
.sym 112439 uut.cpu_I.instr_sub
.sym 112440 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 112441 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[5]
.sym 112442 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[5]
.sym 112443 uut.cpu_I.instr_sub
.sym 112444 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 112445 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[15]
.sym 112446 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 112447 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[15]_new_
.sym 112448 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7493_Y[15]_new_
.sym 112449 uut.cpu_I.instr_jal
.sym 112450 uut.cpu_I.decoded_imm_j[6]
.sym 112451 $abc$24495$new_n1946_
.sym 112452 uut.cpu_I.mem_rdata_q[26]
.sym 112453 uut.cpu_I.pcpi_rs2[17]
.sym 112457 uut.cpu_I.cpu_state[6]
.sym 112458 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[19]
.sym 112459 uut.cpu_I.pcpi_rs1[19]
.sym 112460 uut.cpu_I.cpu_state[4]
.sym 112461 uut.cpu_I.cpu_state[6]
.sym 112462 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[24]
.sym 112463 uut.cpu_I.pcpi_rs1[24]
.sym 112464 uut.cpu_I.cpu_state[4]
.sym 112465 uut.cpu_I.cpu_state[6]
.sym 112466 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[22]
.sym 112467 uut.cpu_I.pcpi_rs1[22]
.sym 112468 uut.cpu_I.cpu_state[4]
.sym 112469 uut.cpu_I.cpu_state[6]
.sym 112470 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[25]
.sym 112471 uut.cpu_I.pcpi_rs1[25]
.sym 112472 uut.cpu_I.cpu_state[4]
.sym 112473 uut.cpu_I.cpu_state[6]
.sym 112474 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[23]
.sym 112475 uut.cpu_I.pcpi_rs1[23]
.sym 112476 uut.cpu_I.cpu_state[4]
.sym 112477 uut.cpu_I.instr_jal
.sym 112478 uut.cpu_I.decoded_imm_j[10]
.sym 112479 $abc$24495$new_n1946_
.sym 112480 uut.cpu_I.mem_rdata_q[30]
.sym 112481 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 112482 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[8]_new_
.sym 112483 $abc$24495$new_n2803_
.sym 112484 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10517[0]_new_inv_
.sym 112485 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 112486 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 112487 uut.cpu_I.pcpi_rs1[8]
.sym 112488 uut.cpu_I.pcpi_rs2[8]
.sym 112489 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 112490 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[16]_new_
.sym 112491 $abc$24495$new_n2830_
.sym 112492 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10469[0]_new_inv_
.sym 112493 uut.cpu_I.cpu_state[6]
.sym 112494 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[29]
.sym 112495 uut.cpu_I.pcpi_rs1[29]
.sym 112496 uut.cpu_I.cpu_state[4]
.sym 112497 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 112498 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[3]_new_
.sym 112499 $abc$24495$new_n2788_
.sym 112500 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11941[0]_new_inv_
.sym 112501 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[8]
.sym 112502 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[8]
.sym 112503 uut.cpu_I.instr_sub
.sym 112504 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 112505 uut.cpu_I.cpu_state[6]
.sym 112506 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[26]
.sym 112507 uut.cpu_I.pcpi_rs1[26]
.sym 112508 uut.cpu_I.cpu_state[4]
.sym 112509 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 112510 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 112511 uut.cpu_I.pcpi_rs1[16]
.sym 112512 uut.cpu_I.pcpi_rs2[16]
.sym 112513 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[12]
.sym 112514 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[12]
.sym 112515 uut.cpu_I.instr_sub
.sym 112516 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 112517 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[16]
.sym 112518 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[16]
.sym 112519 uut.cpu_I.instr_sub
.sym 112520 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 112521 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 112522 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 112523 uut.cpu_I.pcpi_rs1[3]
.sym 112524 uut.cpu_I.mem_la_wdata[3]
.sym 112525 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[10]
.sym 112526 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[10]
.sym 112527 uut.cpu_I.instr_sub
.sym 112528 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 112529 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[29]
.sym 112530 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[29]
.sym 112531 uut.cpu_I.instr_sub
.sym 112532 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 112533 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[9]
.sym 112534 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[9]
.sym 112535 uut.cpu_I.instr_sub
.sym 112536 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 112537 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[18]
.sym 112538 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[18]
.sym 112539 uut.cpu_I.instr_sub
.sym 112540 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 112541 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[14]
.sym 112542 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[14]
.sym 112543 uut.cpu_I.instr_sub
.sym 112544 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 112546 uut.cpu_I.pcpi_rs1[0]
.sym 112547 uut.cpu_I.mem_la_wdata[0]
.sym 112550 uut.cpu_I.pcpi_rs1[1]
.sym 112551 uut.cpu_I.mem_la_wdata[1]
.sym 112552 $auto$alumacc.cc:474:replace_alu$5168.C[1]
.sym 112554 uut.cpu_I.pcpi_rs1[2]
.sym 112555 uut.cpu_I.mem_la_wdata[2]
.sym 112556 $auto$alumacc.cc:474:replace_alu$5168.C[2]
.sym 112558 uut.cpu_I.pcpi_rs1[3]
.sym 112559 uut.cpu_I.mem_la_wdata[3]
.sym 112560 $auto$alumacc.cc:474:replace_alu$5168.C[3]
.sym 112562 uut.cpu_I.pcpi_rs1[4]
.sym 112563 uut.cpu_I.mem_la_wdata[4]
.sym 112564 $auto$alumacc.cc:474:replace_alu$5168.C[4]
.sym 112566 uut.cpu_I.pcpi_rs1[5]
.sym 112567 uut.cpu_I.mem_la_wdata[5]
.sym 112568 $auto$alumacc.cc:474:replace_alu$5168.C[5]
.sym 112570 uut.cpu_I.pcpi_rs1[6]
.sym 112571 uut.cpu_I.mem_la_wdata[6]
.sym 112572 $auto$alumacc.cc:474:replace_alu$5168.C[6]
.sym 112574 uut.cpu_I.pcpi_rs1[7]
.sym 112575 uut.cpu_I.mem_la_wdata[7]
.sym 112576 $auto$alumacc.cc:474:replace_alu$5168.C[7]
.sym 112578 uut.cpu_I.pcpi_rs1[8]
.sym 112579 uut.cpu_I.pcpi_rs2[8]
.sym 112580 $auto$alumacc.cc:474:replace_alu$5168.C[8]
.sym 112582 uut.cpu_I.pcpi_rs1[9]
.sym 112583 uut.cpu_I.pcpi_rs2[9]
.sym 112584 $auto$alumacc.cc:474:replace_alu$5168.C[9]
.sym 112586 uut.cpu_I.pcpi_rs1[10]
.sym 112587 uut.cpu_I.pcpi_rs2[10]
.sym 112588 $auto$alumacc.cc:474:replace_alu$5168.C[10]
.sym 112590 uut.cpu_I.pcpi_rs1[11]
.sym 112591 uut.cpu_I.pcpi_rs2[11]
.sym 112592 $auto$alumacc.cc:474:replace_alu$5168.C[11]
.sym 112594 uut.cpu_I.pcpi_rs1[12]
.sym 112595 uut.cpu_I.pcpi_rs2[12]
.sym 112596 $auto$alumacc.cc:474:replace_alu$5168.C[12]
.sym 112598 uut.cpu_I.pcpi_rs1[13]
.sym 112599 uut.cpu_I.pcpi_rs2[13]
.sym 112600 $auto$alumacc.cc:474:replace_alu$5168.C[13]
.sym 112602 uut.cpu_I.pcpi_rs1[14]
.sym 112603 uut.cpu_I.pcpi_rs2[14]
.sym 112604 $auto$alumacc.cc:474:replace_alu$5168.C[14]
.sym 112606 uut.cpu_I.pcpi_rs1[15]
.sym 112607 uut.cpu_I.pcpi_rs2[15]
.sym 112608 $auto$alumacc.cc:474:replace_alu$5168.C[15]
.sym 112610 uut.cpu_I.pcpi_rs1[16]
.sym 112611 uut.cpu_I.pcpi_rs2[16]
.sym 112612 $auto$alumacc.cc:474:replace_alu$5168.C[16]
.sym 112614 uut.cpu_I.pcpi_rs1[17]
.sym 112615 uut.cpu_I.pcpi_rs2[17]
.sym 112616 $auto$alumacc.cc:474:replace_alu$5168.C[17]
.sym 112618 uut.cpu_I.pcpi_rs1[18]
.sym 112619 uut.cpu_I.pcpi_rs2[18]
.sym 112620 $auto$alumacc.cc:474:replace_alu$5168.C[18]
.sym 112622 uut.cpu_I.pcpi_rs1[19]
.sym 112623 uut.cpu_I.pcpi_rs2[19]
.sym 112624 $auto$alumacc.cc:474:replace_alu$5168.C[19]
.sym 112626 uut.cpu_I.pcpi_rs1[20]
.sym 112627 uut.cpu_I.pcpi_rs2[20]
.sym 112628 $auto$alumacc.cc:474:replace_alu$5168.C[20]
.sym 112630 uut.cpu_I.pcpi_rs1[21]
.sym 112631 uut.cpu_I.pcpi_rs2[21]
.sym 112632 $auto$alumacc.cc:474:replace_alu$5168.C[21]
.sym 112634 uut.cpu_I.pcpi_rs1[22]
.sym 112635 uut.cpu_I.pcpi_rs2[22]
.sym 112636 $auto$alumacc.cc:474:replace_alu$5168.C[22]
.sym 112638 uut.cpu_I.pcpi_rs1[23]
.sym 112639 uut.cpu_I.pcpi_rs2[23]
.sym 112640 $auto$alumacc.cc:474:replace_alu$5168.C[23]
.sym 112642 uut.cpu_I.pcpi_rs1[24]
.sym 112643 uut.cpu_I.pcpi_rs2[24]
.sym 112644 $auto$alumacc.cc:474:replace_alu$5168.C[24]
.sym 112646 uut.cpu_I.pcpi_rs1[25]
.sym 112647 uut.cpu_I.pcpi_rs2[25]
.sym 112648 $auto$alumacc.cc:474:replace_alu$5168.C[25]
.sym 112650 uut.cpu_I.pcpi_rs1[26]
.sym 112651 uut.cpu_I.pcpi_rs2[26]
.sym 112652 $auto$alumacc.cc:474:replace_alu$5168.C[26]
.sym 112654 uut.cpu_I.pcpi_rs1[27]
.sym 112655 uut.cpu_I.pcpi_rs2[27]
.sym 112656 $auto$alumacc.cc:474:replace_alu$5168.C[27]
.sym 112658 uut.cpu_I.pcpi_rs1[28]
.sym 112659 uut.cpu_I.pcpi_rs2[28]
.sym 112660 $auto$alumacc.cc:474:replace_alu$5168.C[28]
.sym 112662 uut.cpu_I.pcpi_rs1[29]
.sym 112663 uut.cpu_I.pcpi_rs2[29]
.sym 112664 $auto$alumacc.cc:474:replace_alu$5168.C[29]
.sym 112666 uut.cpu_I.pcpi_rs1[30]
.sym 112667 uut.cpu_I.pcpi_rs2[30]
.sym 112668 $auto$alumacc.cc:474:replace_alu$5168.C[30]
.sym 112670 uut.cpu_I.pcpi_rs1[31]
.sym 112671 uut.cpu_I.pcpi_rs2[31]
.sym 112672 $auto$alumacc.cc:474:replace_alu$5168.C[31]
.sym 112677 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[27]
.sym 112678 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[27]
.sym 112679 uut.cpu_I.instr_sub
.sym 112680 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 112681 $abc$24495$new_n2843_
.sym 112682 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10444[1]_new_
.sym 112683 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10444[0]_new_inv_
.sym 112685 $abc$24495$new_n2866_
.sym 112686 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10392[1]_new_
.sym 112687 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10392[0]_new_inv_
.sym 112689 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 112690 uut.cpu_I.pcpi_rs1[20]
.sym 112691 uut.cpu_I.pcpi_rs2[20]
.sym 112693 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 112694 uut.cpu_I.pcpi_rs1[26]
.sym 112695 uut.cpu_I.pcpi_rs2[26]
.sym 112697 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 112698 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 112699 uut.cpu_I.pcpi_rs1[26]
.sym 112700 uut.cpu_I.pcpi_rs2[26]
.sym 112701 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 112702 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 112703 uut.cpu_I.pcpi_rs1[20]
.sym 112704 uut.cpu_I.pcpi_rs2[20]
.sym 112994 uut.uacia.my_tx.tx_rcnt[0]
.sym 112996 $PACKER_VCC_NET
.sym 113013 $abc$24495$new_n2408_
.sym 113014 $abc$24495$techmap\uut.uacia.my_tx.$sub$acia_tx.v:58$1714_Y[0]
.sym 113026 uut.uacia.my_tx.tx_bcnt[0]
.sym 113030 uut.uacia.my_tx.tx_bcnt[1]
.sym 113031 $PACKER_VCC_NET
.sym 113034 uut.uacia.my_tx.tx_bcnt[2]
.sym 113035 $PACKER_VCC_NET
.sym 113036 $auto$alumacc.cc:474:replace_alu$5196.C[2]
.sym 113038 uut.uacia.my_tx.tx_bcnt[3]
.sym 113039 $PACKER_VCC_NET
.sym 113040 $auto$alumacc.cc:474:replace_alu$5196.C[3]
.sym 113041 uut.uacia.my_tx.tx_bcnt[3]
.sym 113042 uut.uacia.my_tx.tx_bcnt[2]
.sym 113043 uut.uacia.my_tx.tx_bcnt[1]
.sym 113044 $abc$24495$new_n2403_
.sym 113045 uut.uacia.acia_rst
.sym 113046 $abc$24495$new_n2408_
.sym 113047 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$15458
.sym 113049 $abc$24495$techmap\uut.uacia.my_tx.$procmux$1863_Y_new_inv_
.sym 113050 $abc$24495$techmap\uut.uacia.$procmux$1887_Y
.sym 113051 uut.uacia.tx_busy
.sym 113053 uut.uacia.my_tx.tx_bcnt[0]
.sym 113054 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$15484[2]_new_
.sym 113065 uut.uacia.my_tx.tx_bcnt[1]
.sym 113066 uut.uacia.tx_busy
.sym 113085 $abc$24495$new_n2403_
.sym 113086 $abc$24495$techmap\uut.uacia.$procmux$1887_Y
.sym 113087 uut.uacia.acia_rst
.sym 113088 uut.uacia.tx_busy
.sym 113089 uut.mem_wdata[27]
.sym 113093 uut.mem_wdata[28]
.sym 113097 $abc$24495$uut.spk_sel_new_
.sym 113098 uut.mem_wstrb[3]
.sym 113101 uut.mem_wdata[25]
.sym 113105 uut.mem_wdata[24]
.sym 113109 uut.mem_wdata[26]
.sym 113113 uut.mem_wdata[29]
.sym 113117 uut.mem_wdata[30]
.sym 113121 uut.mem_wdata[11]
.sym 113125 uut.mem_wdata[12]
.sym 113129 uut.mem_wdata[9]
.sym 113133 uut.mem_wdata[10]
.sym 113137 uut.mem_wdata[15]
.sym 113141 uut.mem_wdata[8]
.sym 113145 uut.mem_wdata[14]
.sym 113149 uut.mem_wdata[13]
.sym 113154 uut.cnt[0]
.sym 113159 uut.cnt[1]
.sym 113163 uut.cnt[2]
.sym 113164 $auto$alumacc.cc:474:replace_alu$5143.C[2]
.sym 113167 uut.cnt[3]
.sym 113168 $auto$alumacc.cc:474:replace_alu$5143.C[3]
.sym 113171 uut.cnt[4]
.sym 113172 $auto$alumacc.cc:474:replace_alu$5143.C[4]
.sym 113175 uut.cnt[5]
.sym 113176 $auto$alumacc.cc:474:replace_alu$5143.C[5]
.sym 113179 uut.cnt[6]
.sym 113180 $auto$alumacc.cc:474:replace_alu$5143.C[6]
.sym 113183 uut.cnt[7]
.sym 113184 $auto$alumacc.cc:474:replace_alu$5143.C[7]
.sym 113187 uut.cnt[8]
.sym 113188 $auto$alumacc.cc:474:replace_alu$5143.C[8]
.sym 113191 uut.cnt[9]
.sym 113192 $auto$alumacc.cc:474:replace_alu$5143.C[9]
.sym 113195 uut.cnt[10]
.sym 113196 $auto$alumacc.cc:474:replace_alu$5143.C[10]
.sym 113199 uut.cnt[11]
.sym 113200 $auto$alumacc.cc:474:replace_alu$5143.C[11]
.sym 113203 uut.cnt[12]
.sym 113204 $auto$alumacc.cc:474:replace_alu$5143.C[12]
.sym 113207 uut.cnt[13]
.sym 113208 $auto$alumacc.cc:474:replace_alu$5143.C[13]
.sym 113211 uut.cnt[14]
.sym 113212 $auto$alumacc.cc:474:replace_alu$5143.C[14]
.sym 113215 uut.cnt[15]
.sym 113216 $auto$alumacc.cc:474:replace_alu$5143.C[15]
.sym 113219 uut.cnt[16]
.sym 113220 $auto$alumacc.cc:474:replace_alu$5143.C[16]
.sym 113223 uut.cnt[17]
.sym 113224 $auto$alumacc.cc:474:replace_alu$5143.C[17]
.sym 113227 uut.cnt[18]
.sym 113228 $auto$alumacc.cc:474:replace_alu$5143.C[18]
.sym 113231 uut.cnt[19]
.sym 113232 $auto$alumacc.cc:474:replace_alu$5143.C[19]
.sym 113235 uut.cnt[20]
.sym 113236 $auto$alumacc.cc:474:replace_alu$5143.C[20]
.sym 113239 uut.cnt[21]
.sym 113240 $auto$alumacc.cc:474:replace_alu$5143.C[21]
.sym 113243 uut.cnt[22]
.sym 113244 $auto$alumacc.cc:474:replace_alu$5143.C[22]
.sym 113247 uut.cnt[23]
.sym 113248 $auto$alumacc.cc:474:replace_alu$5143.C[23]
.sym 113251 uut.cnt[24]
.sym 113252 $auto$alumacc.cc:474:replace_alu$5143.C[24]
.sym 113255 uut.cnt[25]
.sym 113256 $auto$alumacc.cc:474:replace_alu$5143.C[25]
.sym 113259 uut.cnt[26]
.sym 113260 $auto$alumacc.cc:474:replace_alu$5143.C[26]
.sym 113263 uut.cnt[27]
.sym 113264 $auto$alumacc.cc:474:replace_alu$5143.C[27]
.sym 113267 uut.cnt[28]
.sym 113268 $auto$alumacc.cc:474:replace_alu$5143.C[28]
.sym 113271 uut.cnt[29]
.sym 113272 $auto$alumacc.cc:474:replace_alu$5143.C[29]
.sym 113275 uut.cnt[30]
.sym 113276 $auto$alumacc.cc:474:replace_alu$5143.C[30]
.sym 113279 uut.cnt[31]
.sym 113280 $auto$alumacc.cc:474:replace_alu$5143.C[31]
.sym 113281 $abc$24495$techmap\uut.$add$system.v:162$42_Y[25]
.sym 113282 uut.mem_wdata[25]
.sym 113283 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 113285 $abc$24495$uut.cpu_I.mem_rdata[17]_new_inv_
.sym 113286 uut.cpu_I.latched_is_lb
.sym 113287 uut.cpu_I.latched_is_lh
.sym 113288 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 113289 $abc$24495$techmap\uut.$add$system.v:162$42_Y[24]
.sym 113290 uut.mem_wdata[24]
.sym 113291 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 113293 $abc$24495$uut.cpu_I.mem_rdata[19]_new_inv_
.sym 113294 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7476_Y_new_inv_
.sym 113297 uut.cnt[25]
.sym 113298 uut.ram_do[25]
.sym 113299 uut.mem_addr[28]
.sym 113300 uut.mem_addr[30]
.sym 113301 uut.cnt[30]
.sym 113302 uut.ram_do[30]
.sym 113303 uut.mem_addr[28]
.sym 113304 uut.mem_addr[30]
.sym 113305 $abc$24495$techmap\uut.$add$system.v:162$42_Y[30]
.sym 113306 uut.mem_wdata[30]
.sym 113307 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 113309 $abc$24495$techmap\uut.$add$system.v:162$42_Y[31]
.sym 113310 uut.mem_wdata[31]
.sym 113311 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 113313 $abc$24495$new_n2980_
.sym 113314 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 113317 $abc$24495$uut.cpu_I.mem_rdata[30]_new_inv_
.sym 113318 $abc$24495$uut.cpu_I.mem_rdata[14]_new_inv_
.sym 113319 uut.cpu_I.pcpi_rs1[1]
.sym 113320 uut.cpu_I.pcpi_rs1[0]
.sym 113321 $abc$24495$uut.cpu_I.mem_rdata[22]_new_inv_
.sym 113322 uut.cpu_I.latched_is_lb
.sym 113323 uut.cpu_I.latched_is_lh
.sym 113324 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 113325 uut.cpu_I.mem_la_wdata[4]
.sym 113326 uut.cpu_I.pcpi_rs2[20]
.sym 113327 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 113329 uut.cpu_I.mem_la_wdata[1]
.sym 113330 uut.cpu_I.pcpi_rs2[17]
.sym 113331 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 113333 $abc$24495$uut.cpu_I.mem_rdata[19]_new_inv_
.sym 113334 uut.cpu_I.latched_is_lb
.sym 113335 uut.cpu_I.latched_is_lh
.sym 113336 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 113337 uut.cpu_I.mem_la_wdata[2]
.sym 113338 uut.cpu_I.pcpi_rs2[18]
.sym 113339 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 113341 $abc$24495$uut.cpu_I.mem_rdata[8]_new_inv_
.sym 113342 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 113343 $abc$24495$uut.cpu_I.mem_rdata[24]_new_inv_
.sym 113344 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$and$/usr/bin/../share/yosys/techmap.v:434$7473_Y[3]_new_
.sym 113345 uut.cpu_I.reg_out[1]
.sym 113346 uut.cpu_I.alu_out_q[1]
.sym 113347 uut.cpu_I.latched_stalu
.sym 113349 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 113350 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[6]_new_
.sym 113351 $abc$24495$new_n2797_
.sym 113352 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11956[0]_new_inv_
.sym 113353 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 113354 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 113355 uut.cpu_I.pcpi_rs1[6]
.sym 113356 uut.cpu_I.mem_la_wdata[6]
.sym 113357 uut.cpu_I.latched_is_lh
.sym 113358 uut.cpu_I.latched_is_lb
.sym 113359 $abc$24495$uut.cpu_I.mem_rdata_word[8]_new_inv_
.sym 113361 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 113362 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[5]_new_
.sym 113363 $abc$24495$new_n2794_
.sym 113364 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11951[0]_new_inv_
.sym 113365 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 113366 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[1]_new_
.sym 113367 $abc$24495$new_n2782_
.sym 113368 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11931[0]_new_inv_
.sym 113369 uut.cpu_I.reg_out[5]
.sym 113370 uut.cpu_I.alu_out_q[5]
.sym 113371 uut.cpu_I.latched_stalu
.sym 113373 uut.cpu_I.reg_out[6]
.sym 113374 uut.cpu_I.alu_out_q[6]
.sym 113375 uut.cpu_I.latched_stalu
.sym 113377 $abc$24495$uut.cpu_I.mem_rdata_word[7]_new_inv_
.sym 113378 uut.cpu_I.latched_is_lb
.sym 113379 $abc$24495$new_n3004_
.sym 113380 uut.cpu_I.cpu_state[6]
.sym 113381 $abc$24495$uut.cpu_I.mem_rdata_word[7]_new_inv_
.sym 113382 uut.cpu_I.latched_is_lb
.sym 113383 $abc$24495$new_n3028_
.sym 113384 uut.cpu_I.cpu_state[6]
.sym 113385 $abc$24495$new_n3045_
.sym 113386 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 113387 uut.cpu_I.cpu_state[6]
.sym 113388 $abc$24495$new_n3046_
.sym 113389 $abc$24495$new_n3041_
.sym 113390 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 113391 uut.cpu_I.cpu_state[6]
.sym 113392 $abc$24495$new_n3043_
.sym 113393 $abc$24495$uut.cpu_I.mem_rdata[23]_new_inv_
.sym 113394 uut.cpu_I.latched_is_lb
.sym 113395 uut.cpu_I.latched_is_lh
.sym 113396 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 113397 $abc$24495$uut.cpu_I.mem_rdata_word[7]_new_inv_
.sym 113398 uut.cpu_I.latched_is_lb
.sym 113399 $abc$24495$new_n3037_
.sym 113400 uut.cpu_I.cpu_state[6]
.sym 113401 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[8]
.sym 113402 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 113403 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[8]_new_
.sym 113404 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7493_Y[8]_new_
.sym 113405 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[13]
.sym 113406 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 113407 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7494_Y[13]_new_
.sym 113408 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2579.$and$/usr/bin/../share/yosys/techmap.v:434$7493_Y[13]_new_
.sym 113409 $abc$24495$new_n3066_
.sym 113410 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 113411 uut.cpu_I.cpu_state[6]
.sym 113412 $abc$24495$new_n3067_
.sym 113413 $abc$24495$new_n3060_
.sym 113414 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 113415 uut.cpu_I.cpu_state[6]
.sym 113416 $abc$24495$new_n3061_
.sym 113417 $abc$24495$new_n3063_
.sym 113418 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 113419 uut.cpu_I.cpu_state[6]
.sym 113420 $abc$24495$new_n3064_
.sym 113421 uut.cpu_I.reg_out[16]
.sym 113422 uut.cpu_I.alu_out_q[16]
.sym 113423 uut.cpu_I.latched_stalu
.sym 113425 uut.cpu_I.reg_out[8]
.sym 113426 uut.cpu_I.alu_out_q[8]
.sym 113427 uut.cpu_I.latched_stalu
.sym 113429 $abc$24495$uut.cpu_I.mem_rdata[29]_new_inv_
.sym 113430 uut.cpu_I.latched_is_lb
.sym 113431 uut.cpu_I.latched_is_lh
.sym 113432 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 113433 $abc$24495$uut.cpu_I.mem_rdata_word[7]_new_inv_
.sym 113434 uut.cpu_I.cpu_state[6]
.sym 113435 $abc$24495$new_n3001_
.sym 113437 $abc$24495$new_n3051_
.sym 113438 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 113439 uut.cpu_I.cpu_state[6]
.sym 113440 $abc$24495$new_n3052_
.sym 113441 uut.cpu_I.cpu_state[6]
.sym 113442 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[27]
.sym 113443 uut.cpu_I.pcpi_rs1[27]
.sym 113444 uut.cpu_I.cpu_state[4]
.sym 113445 $abc$24495$new_n3072_
.sym 113446 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 113447 uut.cpu_I.cpu_state[6]
.sym 113448 $abc$24495$new_n3073_
.sym 113449 uut.cpu_I.cpu_state[6]
.sym 113450 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[18]
.sym 113451 uut.cpu_I.pcpi_rs1[18]
.sym 113452 uut.cpu_I.cpu_state[4]
.sym 113453 $abc$24495$new_n3081_
.sym 113454 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 113455 uut.cpu_I.cpu_state[6]
.sym 113456 $abc$24495$new_n3082_
.sym 113457 $abc$24495$uut.cpu_I.mem_rdata[26]_new_inv_
.sym 113458 uut.cpu_I.latched_is_lb
.sym 113459 uut.cpu_I.latched_is_lh
.sym 113460 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 113461 $abc$24495$new_n3048_
.sym 113462 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 113463 uut.cpu_I.cpu_state[6]
.sym 113464 $abc$24495$new_n3049_
.sym 113465 $abc$24495$new_n3075_
.sym 113466 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 113467 uut.cpu_I.cpu_state[6]
.sym 113468 $abc$24495$new_n3076_
.sym 113469 $abc$24495$new_n3069_
.sym 113470 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 113471 uut.cpu_I.cpu_state[6]
.sym 113472 $abc$24495$new_n3070_
.sym 113473 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 113474 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[18]_new_
.sym 113475 $abc$24495$new_n2837_
.sym 113476 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10434[0]_new_inv_
.sym 113477 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 113478 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[14]_new_
.sym 113479 $abc$24495$new_n2824_
.sym 113480 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10459[0]_new_inv_
.sym 113481 uut.cpu_I.reg_out[18]
.sym 113482 uut.cpu_I.alu_out_q[18]
.sym 113483 uut.cpu_I.latched_stalu
.sym 113485 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 113486 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 113487 uut.cpu_I.pcpi_rs1[14]
.sym 113488 uut.cpu_I.pcpi_rs2[14]
.sym 113489 $abc$24495$new_n2810_
.sym 113490 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$8000_Y_new_inv_
.sym 113493 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 113494 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 113495 uut.cpu_I.pcpi_rs1[18]
.sym 113496 uut.cpu_I.pcpi_rs2[18]
.sym 113497 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 113498 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[12]_new_
.sym 113499 $abc$24495$new_n2817_
.sym 113500 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10486[0]_new_inv_
.sym 113501 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 113502 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 113503 uut.cpu_I.pcpi_rs1[12]
.sym 113504 uut.cpu_I.pcpi_rs2[12]
.sym 113505 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 113506 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[29]_new_
.sym 113507 $abc$24495$new_n2877_
.sym 113508 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10407[0]_new_inv_
.sym 113509 uut.cpu_I.reg_out[29]
.sym 113510 uut.cpu_I.alu_out_q[29]
.sym 113511 uut.cpu_I.latched_stalu
.sym 113513 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[17]
.sym 113514 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[17]
.sym 113515 uut.cpu_I.instr_sub
.sym 113516 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 113517 $abc$24495$new_n2833_
.sym 113518 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$8007_Y_new_inv_
.sym 113521 uut.cpu_I.reg_out[7]
.sym 113522 uut.cpu_I.alu_out_q[7]
.sym 113523 uut.cpu_I.latched_stalu
.sym 113525 uut.cpu_I.reg_out[17]
.sym 113526 uut.cpu_I.alu_out_q[17]
.sym 113527 uut.cpu_I.latched_stalu
.sym 113529 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[11]
.sym 113530 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[11]
.sym 113531 uut.cpu_I.instr_sub
.sym 113532 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 113533 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 113534 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 113535 uut.cpu_I.pcpi_rs1[29]
.sym 113536 uut.cpu_I.pcpi_rs2[29]
.sym 113537 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 113538 uut.cpu_I.pcpi_rs1[24]
.sym 113539 uut.cpu_I.pcpi_rs2[24]
.sym 113540 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10377[0]_new_inv_
.sym 113541 $abc$24495$new_n2858_
.sym 113542 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$8014_Y_new_inv_
.sym 113545 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 113546 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 113547 uut.cpu_I.pcpi_rs1[24]
.sym 113548 uut.cpu_I.pcpi_rs2[24]
.sym 113549 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 113550 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 113551 uut.cpu_I.pcpi_rs1[21]
.sym 113552 uut.cpu_I.pcpi_rs2[21]
.sym 113553 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 113554 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[21]_new_
.sym 113555 $abc$24495$new_n2847_
.sym 113556 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10449[0]_new_inv_
.sym 113557 $abc$24495$new_n2820_
.sym 113558 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$8003_Y_new_inv_
.sym 113561 uut.cpu_I.reg_out[13]
.sym 113562 uut.cpu_I.alu_out_q[13]
.sym 113563 uut.cpu_I.latched_stalu
.sym 113565 uut.cpu_I.reg_out[24]
.sym 113566 uut.cpu_I.alu_out_q[24]
.sym 113567 uut.cpu_I.latched_stalu
.sym 113569 uut.cpu_I.reg_out[19]
.sym 113570 uut.cpu_I.alu_out_q[19]
.sym 113571 uut.cpu_I.latched_stalu
.sym 113573 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[22]
.sym 113574 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[22]
.sym 113575 uut.cpu_I.instr_sub
.sym 113576 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 113577 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 113578 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 113579 uut.cpu_I.pcpi_rs1[13]
.sym 113580 uut.cpu_I.pcpi_rs2[13]
.sym 113581 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 113582 uut.cpu_I.pcpi_rs1[13]
.sym 113583 uut.cpu_I.pcpi_rs2[13]
.sym 113584 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10454[0]_new_inv_
.sym 113585 uut.cpu_I.reg_out[23]
.sym 113586 uut.cpu_I.alu_out_q[23]
.sym 113587 uut.cpu_I.latched_stalu
.sym 113589 $abc$24495$new_n2854_
.sym 113590 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$8013_Y_new_inv_
.sym 113593 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[23]
.sym 113594 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[23]
.sym 113595 uut.cpu_I.instr_sub
.sym 113596 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 113597 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[24]
.sym 113598 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[24]
.sym 113599 uut.cpu_I.instr_sub
.sym 113600 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 113601 $abc$24495$new_n2862_
.sym 113602 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10382[1]_new_
.sym 113603 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10382[0]_new_inv_
.sym 113605 $abc$24495$new_n2850_
.sym 113606 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$8012_Y_new_inv_
.sym 113609 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 113610 uut.cpu_I.pcpi_rs1[25]
.sym 113611 uut.cpu_I.pcpi_rs2[25]
.sym 113613 uut.cpu_I.reg_out[25]
.sym 113614 uut.cpu_I.alu_out_q[25]
.sym 113615 uut.cpu_I.latched_stalu
.sym 113617 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 113618 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 113619 uut.cpu_I.pcpi_rs1[25]
.sym 113620 uut.cpu_I.pcpi_rs2[25]
.sym 113621 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1230$1696_Y[25]
.sym 113622 $abc$24495$techmap\uut.cpu_I.$sub$picorv32.v:1230$1695_Y[25]
.sym 113623 uut.cpu_I.instr_sub
.sym 113624 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7984_Y_new_inv_
.sym 113625 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 113626 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 113627 uut.cpu_I.pcpi_rs1[22]
.sym 113628 uut.cpu_I.pcpi_rs2[22]
.sym 113629 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 113630 uut.cpu_I.pcpi_rs1[22]
.sym 113631 uut.cpu_I.pcpi_rs2[22]
.sym 113632 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10387[0]_new_inv_
.sym 113633 uut.cpu_I.reg_out[27]
.sym 113634 uut.cpu_I.alu_out_q[27]
.sym 113635 uut.cpu_I.latched_stalu
.sym 113641 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 113642 uut.cpu_I.pcpi_rs1[27]
.sym 113643 uut.cpu_I.pcpi_rs2[27]
.sym 113644 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10397[0]_new_inv_
.sym 113645 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 113646 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 113647 uut.cpu_I.pcpi_rs1[27]
.sym 113648 uut.cpu_I.pcpi_rs2[27]
.sym 113649 uut.cpu_I.reg_out[20]
.sym 113650 uut.cpu_I.alu_out_q[20]
.sym 113651 uut.cpu_I.latched_stalu
.sym 113657 $abc$24495$new_n2870_
.sym 113658 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$8017_Y_new_inv_
.sym 113661 uut.cpu_I.reg_out[26]
.sym 113662 uut.cpu_I.alu_out_q[26]
.sym 113663 uut.cpu_I.latched_stalu
.sym 113970 uut.uacia.my_tx.tx_bcnt[0]
.sym 113972 $PACKER_VCC_NET
.sym 113973 uut.uacia.tx_busy
.sym 113974 uut.uacia.my_tx.tx_sr[1]
.sym 113977 $abc$24495$auto$wreduce.cc:455:run$5058[0]
.sym 113978 uut.uacia.tx_busy
.sym 113985 $abc$24495$auto$wreduce.cc:455:run$5058[3]
.sym 113986 uut.uacia.tx_busy
.sym 113989 uut.mem_wdata[0]
.sym 113990 uut.uacia.my_tx.tx_sr[2]
.sym 113991 uut.uacia.tx_busy
.sym 113993 uut.mem_wdata[1]
.sym 113994 uut.uacia.my_tx.tx_sr[3]
.sym 113995 uut.uacia.tx_busy
.sym 114013 uut.uacia.tx_busy
.sym 114014 $abc$24495$auto$wreduce.cc:455:run$5058[2]
.sym 114017 uut.mem_wdata[4]
.sym 114018 uut.uacia.my_tx.tx_sr[6]
.sym 114019 uut.uacia.tx_busy
.sym 114021 uut.mem_wdata[3]
.sym 114022 uut.uacia.my_tx.tx_sr[5]
.sym 114023 uut.uacia.tx_busy
.sym 114025 uut.mem_addr[28]
.sym 114026 uut.mem_addr[29]
.sym 114027 $abc$24495$new_n2436_
.sym 114029 uut.mem_wdata[2]
.sym 114030 uut.uacia.my_tx.tx_sr[4]
.sym 114031 uut.uacia.tx_busy
.sym 114033 uut.uacia.my_tx.tx_sr[7]
.sym 114034 uut.mem_wdata[5]
.sym 114035 uut.uacia.tx_busy
.sym 114037 uut.mem_addr[29]
.sym 114038 uut.mem_wstrb[0]
.sym 114039 uut.mem_addr[28]
.sym 114040 $abc$24495$new_n2436_
.sym 114041 uut.mem_wdata[7]
.sym 114042 uut.uacia.tx_busy
.sym 114045 uut.mem_wdata[6]
.sym 114046 uut.uacia.my_tx.tx_sr[8]
.sym 114047 uut.uacia.tx_busy
.sym 114049 uut.tone_div[27]
.sym 114053 $abc$24495$techmap\uut.$add$system.v:162$42_Y[0]
.sym 114054 uut.mem_wdata[0]
.sym 114055 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 114057 $abc$24495$uut.spk_sel_new_
.sym 114058 uut.mem_wstrb[2]
.sym 114061 uut.mem_addr[30]
.sym 114062 uut.mem_addr[31]
.sym 114063 uut.mem_valid
.sym 114065 uut.mem_wstrb[0]
.sym 114066 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 114070 $PACKER_VCC_NET
.sym 114071 uut.cnt[0]
.sym 114073 $abc$24495$uut.spk_sel_new_
.sym 114074 uut.mem_wstrb[0]
.sym 114077 uut.pt.comp[17]
.sym 114085 uut.mem_wdata[1]
.sym 114089 uut.pt.comp[23]
.sym 114093 uut.mem_wdata[2]
.sym 114097 uut.tone_div[12]
.sym 114101 uut.mem_wdata[4]
.sym 114105 uut.mem_wdata[6]
.sym 114109 uut.mem_wdata[3]
.sym 114113 $abc$24495$techmap\uut.$add$system.v:162$42_Y[2]
.sym 114114 uut.mem_wdata[2]
.sym 114115 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 114117 $abc$24495$techmap\uut.$add$system.v:162$42_Y[6]
.sym 114118 uut.mem_wdata[6]
.sym 114119 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 114121 $abc$24495$techmap\uut.$add$system.v:162$42_Y[4]
.sym 114122 uut.mem_wdata[4]
.sym 114123 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 114125 $abc$24495$techmap\uut.$add$system.v:162$42_Y[3]
.sym 114126 uut.mem_wdata[3]
.sym 114127 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 114129 $abc$24495$techmap\uut.$add$system.v:162$42_Y[7]
.sym 114130 uut.mem_wdata[7]
.sym 114131 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 114133 $abc$24495$techmap\uut.$add$system.v:162$42_Y[5]
.sym 114134 uut.mem_wdata[5]
.sym 114135 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 114137 uut.tone_div[8]
.sym 114138 uut.pt.counter[8]
.sym 114139 uut.tone_div[12]
.sym 114140 uut.pt.counter[12]
.sym 114141 uut.tone_div[8]
.sym 114145 uut.tone_div[25]
.sym 114149 uut.tone_div[29]
.sym 114153 uut.mem_wdata[21]
.sym 114157 uut.tone_div[24]
.sym 114161 uut.tone_div[26]
.sym 114165 uut.tone_div[25]
.sym 114166 uut.pt.counter[25]
.sym 114167 uut.pt.counter[27]
.sym 114168 uut.tone_div[27]
.sym 114169 uut.mem_wdata[20]
.sym 114173 uut.mem_wdata[19]
.sym 114177 uut.cnt[26]
.sym 114178 uut.ram_do[26]
.sym 114179 uut.mem_addr[28]
.sym 114180 uut.mem_addr[30]
.sym 114181 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 114182 uut.cpu_I.cpu_state[3]
.sym 114185 uut.mem_wdata[22]
.sym 114189 uut.mem_wdata[17]
.sym 114193 uut.tone_div[22]
.sym 114197 uut.mem_addr[31]
.sym 114198 $abc$24495$new_n3887_
.sym 114199 $abc$24495$new_n3886_
.sym 114200 uut.mem_valid
.sym 114201 uut.mem_wdata[18]
.sym 114205 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$20368
.sym 114206 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 114209 uut.mem_wstrb[3]
.sym 114210 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 114213 uut.cnt[28]
.sym 114214 uut.ram_do[28]
.sym 114215 uut.mem_addr[28]
.sym 114216 uut.mem_addr[30]
.sym 114217 $abc$24495$techmap\uut.$add$system.v:162$42_Y[29]
.sym 114218 uut.mem_wdata[29]
.sym 114219 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 114221 $abc$24495$auto$simplemap.cc:256:simplemap_eqne$6011_new_inv_
.sym 114222 uut.mem_wstrb[3]
.sym 114225 uut.cnt[27]
.sym 114226 uut.ram_do[27]
.sym 114227 uut.mem_addr[28]
.sym 114228 uut.mem_addr[30]
.sym 114229 $abc$24495$techmap\uut.$add$system.v:162$42_Y[26]
.sym 114230 uut.mem_wdata[26]
.sym 114231 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 114233 $abc$24495$techmap\uut.$add$system.v:162$42_Y[28]
.sym 114234 uut.mem_wdata[28]
.sym 114235 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 114237 $abc$24495$techmap\uut.$add$system.v:162$42_Y[27]
.sym 114238 uut.mem_wdata[27]
.sym 114239 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 114241 uut.mem_wdata[23]
.sym 114245 $abc$24495$uut.cpu_I.mem_rdata[11]_new_inv_
.sym 114246 $abc$24495$uut.cpu_I.mem_rdata[27]_new_inv_
.sym 114247 uut.cpu_I.pcpi_rs1[1]
.sym 114248 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 114249 uut.cnt[29]
.sym 114250 uut.ram_do[29]
.sym 114251 uut.mem_addr[28]
.sym 114252 uut.mem_addr[30]
.sym 114253 $abc$24495$new_n3797_
.sym 114254 uut.cpu_I.pcpi_rs1[0]
.sym 114255 $abc$24495$new_n2953_
.sym 114256 $abc$24495$new_n3796_
.sym 114257 $abc$24495$uut.cpu_I.mem_rdata[20]_new_inv_
.sym 114258 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7476_Y_new_inv_
.sym 114261 $abc$24495$new_n3807_
.sym 114262 uut.cpu_I.pcpi_rs1[0]
.sym 114263 $abc$24495$new_n2965_
.sym 114264 $abc$24495$new_n3806_
.sym 114265 uut.mem_addr[31]
.sym 114266 $abc$24495$new_n3881_
.sym 114267 $abc$24495$new_n3880_
.sym 114268 uut.mem_valid
.sym 114269 uut.mem_wdata[16]
.sym 114273 $abc$24495$uut.cpu_I.mem_rdata_word[4]_new_
.sym 114274 uut.cpu_I.cpu_state[6]
.sym 114275 $abc$24495$new_n2966_
.sym 114277 $abc$24495$uut.cpu_I.mem_rdata[12]_new_inv_
.sym 114278 $abc$24495$uut.cpu_I.mem_rdata[28]_new_inv_
.sym 114279 uut.cpu_I.pcpi_rs1[1]
.sym 114280 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 114281 uut.cnt[24]
.sym 114282 uut.ram_do[24]
.sym 114283 uut.mem_addr[28]
.sym 114284 uut.mem_addr[30]
.sym 114285 uut.cnt[31]
.sym 114286 uut.ram_do[31]
.sym 114287 uut.mem_addr[28]
.sym 114288 uut.mem_addr[30]
.sym 114289 uut.mem_addr[31]
.sym 114290 $abc$24495$new_n3848_
.sym 114291 $abc$24495$new_n3847_
.sym 114292 uut.mem_valid
.sym 114293 $abc$24495$uut.cpu_I.mem_rdata_word[3]_new_
.sym 114294 uut.cpu_I.cpu_state[6]
.sym 114295 $abc$24495$new_n2954_
.sym 114297 uut.mem_addr[31]
.sym 114298 $abc$24495$new_n3902_
.sym 114299 $abc$24495$new_n3901_
.sym 114300 uut.mem_valid
.sym 114301 uut.mem_addr[31]
.sym 114302 $abc$24495$new_n3905_
.sym 114303 $abc$24495$new_n3904_
.sym 114304 uut.mem_valid
.sym 114305 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 114306 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 114307 uut.cpu_I.pcpi_rs1[5]
.sym 114308 uut.cpu_I.mem_la_wdata[5]
.sym 114309 $abc$24495$uut.cpu_I.mem_rdata[23]_new_inv_
.sym 114310 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7476_Y_new_inv_
.sym 114313 uut.cpu_I.cpu_state[6]
.sym 114314 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[4]
.sym 114315 uut.cpu_I.pcpi_rs1[4]
.sym 114316 uut.cpu_I.cpu_state[4]
.sym 114317 $abc$24495$uut.cpu_I.mem_rdata[20]_new_inv_
.sym 114318 uut.cpu_I.latched_is_lb
.sym 114319 uut.cpu_I.latched_is_lh
.sym 114320 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 114321 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 114322 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 114323 uut.cpu_I.pcpi_rs1[1]
.sym 114324 uut.cpu_I.mem_la_wdata[1]
.sym 114325 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 114326 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[4]_new_
.sym 114327 $abc$24495$new_n2791_
.sym 114328 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$11946[0]_new_inv_
.sym 114329 uut.cpu_I.mem_rdata_latched[29]
.sym 114333 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 114334 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 114335 uut.cpu_I.pcpi_rs1[4]
.sym 114336 uut.cpu_I.mem_la_wdata[4]
.sym 114337 $abc$24495$uut.cpu_I.mem_rdata[31]_new_inv_
.sym 114338 $abc$24495$uut.cpu_I.mem_rdata[15]_new_inv_
.sym 114339 uut.cpu_I.pcpi_rs1[1]
.sym 114340 uut.cpu_I.pcpi_rs1[0]
.sym 114341 $abc$24495$uut.cpu_I.mem_rdata[31]_new_inv_
.sym 114342 uut.cpu_I.latched_is_lb
.sym 114343 uut.cpu_I.latched_is_lh
.sym 114344 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 114345 uut.cpu_I.latched_is_lh
.sym 114346 uut.cpu_I.latched_is_lb
.sym 114347 $abc$24495$uut.cpu_I.mem_rdata_word[15]_new_inv_
.sym 114349 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 114350 $abc$24495$new_n2990_
.sym 114351 $abc$24495$new_n3000_
.sym 114352 $abc$24495$new_n2996_
.sym 114353 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[4]_new_inv_
.sym 114354 uut.cpu_I.reg_next_pc[5]
.sym 114355 uut.cpu_I.latched_branch
.sym 114356 uut.cpu_I.latched_store
.sym 114357 $abc$24495$uut.cpu_I.mem_rdata[24]_new_inv_
.sym 114358 uut.cpu_I.latched_is_lb
.sym 114359 uut.cpu_I.latched_is_lh
.sym 114360 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 114361 $abc$24495$uut.cpu_I.mem_rdata[15]_new_inv_
.sym 114362 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 114363 $abc$24495$uut.cpu_I.mem_rdata[31]_new_inv_
.sym 114364 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$and$/usr/bin/../share/yosys/techmap.v:434$7473_Y[3]_new_
.sym 114365 uut.cpu_I.latched_stalu
.sym 114366 uut.cpu_I.is_beq_bne_blt_bge_bltu_bgeu
.sym 114367 uut.cpu_I.cpu_state[3]
.sym 114369 uut.cpu_I.cpu_state[6]
.sym 114370 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[21]
.sym 114371 uut.cpu_I.pcpi_rs1[21]
.sym 114372 uut.cpu_I.cpu_state[4]
.sym 114373 uut.cpu_I.cpu_state[6]
.sym 114374 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[14]
.sym 114375 uut.cpu_I.pcpi_rs1[14]
.sym 114376 uut.cpu_I.cpu_state[4]
.sym 114377 uut.cpu_I.latched_is_lh
.sym 114378 $abc$24495$uut.cpu_I.mem_rdata_word[7]_new_inv_
.sym 114379 uut.cpu_I.latched_is_lb
.sym 114380 $abc$24495$uut.cpu_I.mem_rdata_word[10]_new_inv_
.sym 114381 $abc$24495$uut.cpu_I.mem_rdata_word[15]_new_inv_
.sym 114382 uut.cpu_I.latched_is_lh
.sym 114383 $abc$24495$uut.cpu_I.mem_rdata_word[7]_new_inv_
.sym 114384 uut.cpu_I.latched_is_lb
.sym 114385 uut.cpu_I.reg_out[3]
.sym 114386 uut.cpu_I.alu_out_q[3]
.sym 114387 uut.cpu_I.latched_stalu
.sym 114389 $abc$24495$uut.cpu_I.mem_rdata[30]_new_inv_
.sym 114390 uut.cpu_I.latched_is_lb
.sym 114391 uut.cpu_I.latched_is_lh
.sym 114392 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 114393 uut.cpu_I.pcpi_rs1[13]
.sym 114394 $abc$24495$uut.cpu_I.next_pc[13]_new_inv_
.sym 114395 uut.cpu_I.mem_do_prefetch
.sym 114396 uut.cpu_I.mem_do_rinst
.sym 114397 uut.cpu_I.pcpi_rs1[14]
.sym 114398 $abc$24495$uut.cpu_I.next_pc[14]_new_inv_
.sym 114399 uut.cpu_I.mem_do_prefetch
.sym 114400 uut.cpu_I.mem_do_rinst
.sym 114401 $abc$24495$new_n3084_
.sym 114402 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 114403 uut.cpu_I.cpu_state[6]
.sym 114404 $abc$24495$new_n3085_
.sym 114405 uut.cpu_I.reg_out[14]
.sym 114406 uut.cpu_I.alu_out_q[14]
.sym 114407 uut.cpu_I.latched_stalu
.sym 114409 $abc$24495$uut.cpu_I.mem_rdata[27]_new_inv_
.sym 114410 uut.cpu_I.latched_is_lb
.sym 114411 uut.cpu_I.latched_is_lh
.sym 114412 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 114413 uut.cpu_I.cpu_state[6]
.sym 114414 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[28]
.sym 114415 uut.cpu_I.pcpi_rs1[28]
.sym 114416 uut.cpu_I.cpu_state[4]
.sym 114417 uut.cpu_I.cpu_state[6]
.sym 114418 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[10]
.sym 114419 uut.cpu_I.pcpi_rs1[10]
.sym 114420 uut.cpu_I.cpu_state[4]
.sym 114421 uut.cpu_I.cpu_state[6]
.sym 114422 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$ternary$/usr/bin/../share/yosys/techmap.v:445$7405_Y[2]_new_
.sym 114423 $abc$24495$new_n3015_
.sym 114425 $abc$24495$new_n3078_
.sym 114426 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 114427 uut.cpu_I.cpu_state[6]
.sym 114428 $abc$24495$new_n3079_
.sym 114429 $abc$24495$uut.cpu_I.mem_rdata[25]_new_inv_
.sym 114430 uut.cpu_I.latched_is_lb
.sym 114431 uut.cpu_I.latched_is_lh
.sym 114432 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 114433 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 114434 $abc$24495$auto$alumacc.cc:490:replace_alu$5169[11]_new_
.sym 114435 $abc$24495$new_n2814_
.sym 114436 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10481[0]_new_inv_
.sym 114437 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 114438 uut.cpu_I.pcpi_rs1[10]
.sym 114439 uut.cpu_I.pcpi_rs2[10]
.sym 114440 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10498[0]_new_inv_
.sym 114441 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 114442 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 114443 uut.cpu_I.pcpi_rs1[10]
.sym 114444 uut.cpu_I.pcpi_rs2[10]
.sym 114445 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 114446 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 114447 uut.cpu_I.pcpi_rs1[11]
.sym 114448 uut.cpu_I.pcpi_rs2[11]
.sym 114449 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 114450 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 114451 uut.cpu_I.pcpi_rs1[9]
.sym 114452 uut.cpu_I.pcpi_rs2[9]
.sym 114453 uut.cpu_I.reg_out[10]
.sym 114454 uut.cpu_I.alu_out_q[10]
.sym 114455 uut.cpu_I.latched_stalu
.sym 114457 $abc$24495$new_n2806_
.sym 114458 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$3489.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7999_Y_new_inv_
.sym 114461 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 114462 uut.cpu_I.pcpi_rs1[9]
.sym 114463 uut.cpu_I.pcpi_rs2[9]
.sym 114464 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10522[0]_new_inv_
.sym 114465 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[11]
.sym 114469 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 114470 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 114471 uut.cpu_I.pcpi_rs1[17]
.sym 114472 uut.cpu_I.pcpi_rs2[17]
.sym 114473 uut.cpu_I.reg_out[29]
.sym 114474 uut.cpu_I.reg_next_pc[29]
.sym 114475 uut.cpu_I.latched_branch
.sym 114476 uut.cpu_I.latched_store
.sym 114477 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[14]
.sym 114481 uut.cpu_I.reg_out[13]
.sym 114482 uut.cpu_I.reg_next_pc[13]
.sym 114483 uut.cpu_I.latched_branch
.sym 114484 uut.cpu_I.latched_store
.sym 114485 uut.cpu_I.reg_out[28]
.sym 114486 uut.cpu_I.reg_next_pc[28]
.sym 114487 uut.cpu_I.latched_branch
.sym 114488 uut.cpu_I.latched_store
.sym 114489 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[6]_new_inv_
.sym 114490 uut.cpu_I.reg_next_pc[7]
.sym 114491 uut.cpu_I.latched_branch
.sym 114492 uut.cpu_I.latched_store
.sym 114493 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 114494 uut.cpu_I.pcpi_rs1[17]
.sym 114495 uut.cpu_I.pcpi_rs2[17]
.sym 114496 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10429[0]_new_inv_
.sym 114497 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[22]_new_inv_
.sym 114498 uut.cpu_I.reg_next_pc[23]
.sym 114499 uut.cpu_I.latched_branch
.sym 114500 uut.cpu_I.latched_store
.sym 114501 uut.cpu_I.decoder_trigger
.sym 114502 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[23]
.sym 114503 $abc$24495$new_n3421_
.sym 114505 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[29]
.sym 114509 uut.cpu_I.decoder_trigger
.sym 114510 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[13]
.sym 114511 $abc$24495$new_n3401_
.sym 114517 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[13]
.sym 114518 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[13]
.sym 114519 uut.cpu_I.instr_jal
.sym 114520 uut.cpu_I.decoder_trigger
.sym 114521 uut.cpu_I.reg_out[21]
.sym 114522 uut.cpu_I.alu_out_q[21]
.sym 114523 uut.cpu_I.latched_stalu
.sym 114525 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[12]_new_inv_
.sym 114526 uut.cpu_I.reg_next_pc[13]
.sym 114527 uut.cpu_I.latched_branch
.sym 114528 uut.cpu_I.latched_store
.sym 114529 $abc$24495$new_n3054_
.sym 114530 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 114531 uut.cpu_I.cpu_state[6]
.sym 114532 $abc$24495$new_n3055_
.sym 114533 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1264$1471_Y_new_inv_
.sym 114534 uut.cpu_I.pcpi_rs1[23]
.sym 114535 uut.cpu_I.pcpi_rs2[23]
.sym 114536 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10372[0]_new_inv_
.sym 114537 $abc$24495$new_n3087_
.sym 114538 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 114539 uut.cpu_I.cpu_state[6]
.sym 114540 $abc$24495$new_n3088_
.sym 114541 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[23]_new_inv_
.sym 114542 uut.cpu_I.reg_next_pc[24]
.sym 114543 uut.cpu_I.latched_branch
.sym 114544 uut.cpu_I.latched_store
.sym 114545 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[23]
.sym 114546 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[23]
.sym 114547 uut.cpu_I.instr_jal
.sym 114548 uut.cpu_I.decoder_trigger
.sym 114549 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1268$1475_Y_new_inv_
.sym 114550 $abc$24495$techmap\uut.cpu_I.$logic_or$picorv32.v:1266$1473_Y_new_inv_
.sym 114551 uut.cpu_I.pcpi_rs1[23]
.sym 114552 uut.cpu_I.pcpi_rs2[23]
.sym 114553 uut.cpu_I.reg_out[28]
.sym 114554 uut.cpu_I.alu_out_q[28]
.sym 114555 uut.cpu_I.latched_stalu
.sym 114557 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[18]_new_inv_
.sym 114558 uut.cpu_I.reg_next_pc[19]
.sym 114559 uut.cpu_I.latched_branch
.sym 114560 uut.cpu_I.latched_store
.sym 114561 uut.cpu_I.reg_out[31]
.sym 114562 uut.cpu_I.reg_next_pc[31]
.sym 114563 uut.cpu_I.latched_branch
.sym 114564 uut.cpu_I.latched_store
.sym 114565 uut.cpu_I.reg_out[30]
.sym 114566 uut.cpu_I.alu_out_q[30]
.sym 114567 uut.cpu_I.latched_stalu
.sym 114569 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[27]
.sym 114573 uut.cpu_I.reg_out[22]
.sym 114574 uut.cpu_I.alu_out_q[22]
.sym 114575 uut.cpu_I.latched_stalu
.sym 114577 uut.cpu_I.reg_out[31]
.sym 114578 uut.cpu_I.alu_out_q[31]
.sym 114579 uut.cpu_I.latched_stalu
.sym 114581 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[27]_new_inv_
.sym 114582 uut.cpu_I.reg_next_pc[28]
.sym 114583 uut.cpu_I.latched_branch
.sym 114584 uut.cpu_I.latched_store
.sym 114585 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[20]
.sym 114586 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[20]
.sym 114587 uut.cpu_I.instr_jal
.sym 114588 uut.cpu_I.decoder_trigger
.sym 114589 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[28]_new_inv_
.sym 114590 uut.cpu_I.reg_next_pc[29]
.sym 114591 uut.cpu_I.latched_branch
.sym 114592 uut.cpu_I.latched_store
.sym 114593 uut.cpu_I.decoder_trigger
.sym 114594 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[20]
.sym 114595 $abc$24495$new_n3415_
.sym 114605 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[25]_new_inv_
.sym 114606 uut.cpu_I.reg_next_pc[26]
.sym 114607 uut.cpu_I.latched_branch
.sym 114608 uut.cpu_I.latched_store
.sym 114609 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[26]_new_inv_
.sym 114610 uut.cpu_I.reg_next_pc[27]
.sym 114611 uut.cpu_I.latched_branch
.sym 114612 uut.cpu_I.latched_store
.sym 114613 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[26]
.sym 114617 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[17]_new_inv_
.sym 114618 uut.cpu_I.reg_next_pc[18]
.sym 114619 uut.cpu_I.latched_branch
.sym 114620 uut.cpu_I.latched_store
.sym 114621 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[19]_new_inv_
.sym 114622 uut.cpu_I.reg_next_pc[20]
.sym 114623 uut.cpu_I.latched_branch
.sym 114624 uut.cpu_I.latched_store
.sym 114937 uut.mem_wdata[2]
.sym 114961 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 114962 uut.pt.comp[3]
.sym 114973 uut.pt.comp[2]
.sym 114974 $abc$24495$auto$dff2dffe.cc:158:make_patterns_logic$18306
.sym 114975 $abc$24495$auto$dff2dffe.cc:175:make_patterns_logic$18333
.sym 114977 uut.pt.comp[14]
.sym 114981 uut.mem_wdata[5]
.sym 114985 uut.mem_wdata[7]
.sym 114989 $abc$24495$auto$rtlil.cc:1969:NotGate$24363
.sym 114997 $abc$24495$auto$rtlil.cc:1969:NotGate$24363
.sym 114998 $abc$24495$uut.spk_sel_new_
.sym 115001 $abc$24495$uut.spk_sel_new_
.sym 115002 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 115003 $abc$24495$auto$rtlil.cc:1969:NotGate$24363
.sym 115005 uut.mem_wdata[0]
.sym 115009 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 115010 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[30]
.sym 115013 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 115014 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[13]
.sym 115017 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 115018 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[17]
.sym 115021 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 115022 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[21]
.sym 115025 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 115026 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[16]
.sym 115029 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 115030 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[25]
.sym 115033 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 115034 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[14]
.sym 115037 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 115038 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[10]
.sym 115041 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 115042 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[23]
.sym 115045 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 115046 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[22]
.sym 115049 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 115050 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[24]
.sym 115053 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 115054 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[28]
.sym 115057 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 115058 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[20]
.sym 115061 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 115062 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[18]
.sym 115065 uut.pt.comp[22]
.sym 115069 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 115070 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[19]
.sym 115073 $abc$24495$techmap\uut.$add$system.v:162$42_Y[8]
.sym 115074 uut.mem_wdata[8]
.sym 115075 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 115077 uut.tone_div[1]
.sym 115081 $abc$24495$techmap\uut.$add$system.v:162$42_Y[14]
.sym 115082 uut.mem_wdata[14]
.sym 115083 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 115085 uut.tone_div[3]
.sym 115089 uut.pt.counter[1]
.sym 115090 uut.tone_div[1]
.sym 115091 uut.tone_div[3]
.sym 115092 uut.pt.counter[3]
.sym 115093 $abc$24495$techmap\uut.$add$system.v:162$42_Y[13]
.sym 115094 uut.mem_wdata[13]
.sym 115095 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 115097 $abc$24495$techmap\uut.$add$system.v:162$42_Y[12]
.sym 115098 uut.mem_wdata[12]
.sym 115099 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 115101 $abc$24495$techmap\uut.$add$system.v:162$42_Y[15]
.sym 115102 uut.mem_wdata[15]
.sym 115103 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 115105 $abc$24495$new_n1925_
.sym 115106 $abc$24495$new_n1930_
.sym 115107 $abc$24495$new_n1935_
.sym 115108 $abc$24495$new_n1936_
.sym 115109 $abc$24495$new_n1926_
.sym 115110 $abc$24495$new_n1927_
.sym 115111 $abc$24495$new_n1928_
.sym 115112 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9397[12]_new_
.sym 115113 uut.tone_div[24]
.sym 115114 uut.pt.counter[24]
.sym 115115 uut.tone_div[28]
.sym 115116 uut.pt.counter[28]
.sym 115117 $abc$24495$techmap\uut.$add$system.v:162$42_Y[10]
.sym 115118 uut.mem_wdata[10]
.sym 115119 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 115121 uut.tone_div[29]
.sym 115122 uut.pt.counter[29]
.sym 115123 uut.tone_div[30]
.sym 115124 uut.pt.counter[30]
.sym 115125 uut.tone_div[11]
.sym 115126 uut.pt.counter[11]
.sym 115127 uut.tone_div[21]
.sym 115128 uut.pt.counter[21]
.sym 115129 $abc$24495$new_n1938_
.sym 115130 $abc$24495$new_n1939_
.sym 115131 $abc$24495$new_n1940_
.sym 115132 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9397[0]_new_
.sym 115133 $abc$24495$techmap\uut.$add$system.v:162$42_Y[11]
.sym 115134 uut.mem_wdata[11]
.sym 115135 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 115137 uut.tone_div[4]
.sym 115141 uut.pt.counter[0]
.sym 115142 uut.tone_div[0]
.sym 115143 uut.pt.counter[9]
.sym 115144 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[9]
.sym 115145 $abc$24495$new_n1931_
.sym 115146 $abc$24495$new_n1932_
.sym 115147 $abc$24495$new_n1933_
.sym 115148 $abc$24495$new_n1934_
.sym 115149 uut.tone_div[19]
.sym 115150 uut.pt.counter[19]
.sym 115151 uut.tone_div[22]
.sym 115152 uut.pt.counter[22]
.sym 115153 uut.tone_div[0]
.sym 115157 uut.tone_div[18]
.sym 115158 uut.pt.counter[18]
.sym 115159 uut.tone_div[17]
.sym 115160 uut.pt.counter[17]
.sym 115161 $abc$24495$new_n1972_
.sym 115162 $abc$24495$new_n1966_
.sym 115163 $abc$24495$auto$opt_reduce.cc:132:opt_mux$5030_new_inv_
.sym 115165 uut.tone_div[11]
.sym 115169 uut.cpu_I.mem_la_wdata[4]
.sym 115173 uut.tone_div[18]
.sym 115177 uut.tone_div[14]
.sym 115181 uut.pt.counter[16]
.sym 115182 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[16]
.sym 115183 uut.pt.counter[18]
.sym 115184 uut.tone_div[18]
.sym 115185 uut.tone_div[23]
.sym 115186 uut.pt.counter[23]
.sym 115187 uut.pt.counter[10]
.sym 115188 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[10]
.sym 115189 uut.tone_div[13]
.sym 115193 uut.cpu_I.mem_la_wdata[2]
.sym 115197 uut.tone_div[13]
.sym 115198 uut.pt.counter[13]
.sym 115199 uut.tone_div[14]
.sym 115200 uut.pt.counter[14]
.sym 115201 uut.tone_div[23]
.sym 115205 uut.tone_div[21]
.sym 115209 uut.mem_addr[31]
.sym 115210 $abc$24495$new_n3893_
.sym 115211 $abc$24495$new_n3892_
.sym 115212 uut.mem_valid
.sym 115213 uut.tone_div[17]
.sym 115217 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[16]
.sym 115218 uut.pt.counter[16]
.sym 115219 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9397[8]_new_
.sym 115220 $abc$24495$new_n1944_
.sym 115221 $abc$24495$techmap\uut.$add$system.v:162$42_Y[17]
.sym 115222 uut.mem_wdata[17]
.sym 115223 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 115225 $abc$24495$techmap\uut.$add$system.v:162$42_Y[18]
.sym 115226 uut.mem_wdata[18]
.sym 115227 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 115229 $abc$24495$techmap\uut.$add$system.v:162$42_Y[19]
.sym 115230 uut.mem_wdata[19]
.sym 115231 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 115233 uut.tone_div[30]
.sym 115237 uut.mem_wdata[24]
.sym 115241 $abc$24495$uut.cpu_I.mem_rdata[21]_new_inv_
.sym 115242 uut.cpu_I.latched_is_lb
.sym 115243 uut.cpu_I.latched_is_lh
.sym 115244 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 115245 uut.tone_div[28]
.sym 115249 uut.mem_addr[31]
.sym 115250 $abc$24495$new_n3899_
.sym 115251 $abc$24495$new_n3898_
.sym 115252 uut.mem_valid
.sym 115253 $abc$24495$uut.cpu_I.mem_rdata[12]_new_inv_
.sym 115254 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 115255 $abc$24495$uut.cpu_I.mem_rdata[28]_new_inv_
.sym 115256 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$and$/usr/bin/../share/yosys/techmap.v:434$7473_Y[3]_new_
.sym 115257 $abc$24495$uut.cpu_I.mem_rdata[11]_new_inv_
.sym 115258 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 115259 $abc$24495$uut.cpu_I.mem_rdata[27]_new_inv_
.sym 115260 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$and$/usr/bin/../share/yosys/techmap.v:434$7473_Y[3]_new_
.sym 115261 gpio_o[24]
.sym 115262 uut.rom_do[24]
.sym 115263 uut.mem_addr[28]
.sym 115264 uut.mem_addr[29]
.sym 115265 uut.cpu_I.pcpi_rs1[30]
.sym 115266 $abc$24495$uut.cpu_I.next_pc[30]_new_inv_
.sym 115267 uut.cpu_I.mem_do_prefetch
.sym 115268 uut.cpu_I.mem_do_rinst
.sym 115269 uut.cpu_I.pcpi_rs1[29]
.sym 115270 $abc$24495$uut.cpu_I.next_pc[29]_new_inv_
.sym 115271 uut.cpu_I.mem_do_prefetch
.sym 115272 uut.cpu_I.mem_do_rinst
.sym 115273 uut.cpu_I.pcpi_rs1[31]
.sym 115274 $abc$24495$uut.cpu_I.next_pc[31]_new_inv_
.sym 115275 uut.cpu_I.mem_do_prefetch
.sym 115276 uut.cpu_I.mem_do_rinst
.sym 115277 $abc$24495$uut.cpu_I.mem_rdata[14]_new_inv_
.sym 115278 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 115279 $abc$24495$uut.cpu_I.mem_rdata[30]_new_inv_
.sym 115280 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$and$/usr/bin/../share/yosys/techmap.v:434$7473_Y[3]_new_
.sym 115281 uut.cpu_I.pcpi_rs1[28]
.sym 115282 $abc$24495$uut.cpu_I.next_pc[28]_new_inv_
.sym 115283 uut.cpu_I.mem_do_prefetch
.sym 115284 uut.cpu_I.mem_do_rinst
.sym 115285 uut.cpu_I.pcpi_rs1[15]
.sym 115286 $abc$24495$uut.cpu_I.next_pc[15]_new_inv_
.sym 115287 uut.cpu_I.mem_do_prefetch
.sym 115288 uut.cpu_I.mem_do_rinst
.sym 115289 uut.cpu_I.reg_out[4]
.sym 115290 uut.cpu_I.alu_out_q[4]
.sym 115291 uut.cpu_I.latched_stalu
.sym 115293 uut.mem_addr[31]
.sym 115294 $abc$24495$new_n3908_
.sym 115295 $abc$24495$new_n3907_
.sym 115296 uut.mem_valid
.sym 115297 uut.cpu_I.cpu_state[6]
.sym 115298 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[11]
.sym 115299 uut.cpu_I.pcpi_rs1[11]
.sym 115300 uut.cpu_I.cpu_state[4]
.sym 115301 uut.cpu_I.cpu_state[6]
.sym 115302 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$ternary$/usr/bin/../share/yosys/techmap.v:445$7405_Y[4]_new_
.sym 115303 $abc$24495$new_n3025_
.sym 115305 uut.cpu_I.latched_is_lh
.sym 115306 $abc$24495$uut.cpu_I.mem_rdata_word[7]_new_inv_
.sym 115307 uut.cpu_I.latched_is_lb
.sym 115308 $abc$24495$uut.cpu_I.mem_rdata_word[12]_new_inv_
.sym 115309 $abc$24495$uut.cpu_I.mem_rdata[9]_new_inv_
.sym 115310 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 115311 $abc$24495$uut.cpu_I.mem_rdata[25]_new_inv_
.sym 115312 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4635.$and$/usr/bin/../share/yosys/techmap.v:434$7473_Y[3]_new_
.sym 115313 uut.cpu_I.cpu_state[6]
.sym 115314 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[12]
.sym 115315 uut.cpu_I.pcpi_rs1[12]
.sym 115316 uut.cpu_I.cpu_state[4]
.sym 115317 uut.cpu_I.latched_is_lh
.sym 115318 $abc$24495$uut.cpu_I.mem_rdata_word[7]_new_inv_
.sym 115319 uut.cpu_I.latched_is_lb
.sym 115320 $abc$24495$uut.cpu_I.mem_rdata_word[14]_new_inv_
.sym 115321 uut.cpu_I.latched_is_lh
.sym 115322 $abc$24495$uut.cpu_I.mem_rdata_word[7]_new_inv_
.sym 115323 uut.cpu_I.latched_is_lb
.sym 115324 $abc$24495$uut.cpu_I.mem_rdata_word[11]_new_inv_
.sym 115325 uut.cpu_I.mem_rdata_q[29]
.sym 115326 $abc$24495$uut.cpu_I.mem_rdata[29]_new_inv_
.sym 115327 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 115329 uut.cpu_I.cpu_state[6]
.sym 115330 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$ternary$/usr/bin/../share/yosys/techmap.v:445$7405_Y[6]_new_
.sym 115331 $abc$24495$new_n3034_
.sym 115333 $abc$24495$new_n3057_
.sym 115334 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7415_Y_new_inv_
.sym 115335 uut.cpu_I.cpu_state[6]
.sym 115336 $abc$24495$new_n3058_
.sym 115337 uut.cpu_I.cpu_state[6]
.sym 115338 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$ternary$/usr/bin/../share/yosys/techmap.v:445$7405_Y[3]_new_
.sym 115339 $abc$24495$new_n3020_
.sym 115341 uut.cpu_I.cpu_state[6]
.sym 115342 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1802$1622_Y[9]
.sym 115343 uut.cpu_I.pcpi_rs1[9]
.sym 115344 uut.cpu_I.cpu_state[4]
.sym 115345 uut.cpu_I.latched_is_lh
.sym 115346 $abc$24495$uut.cpu_I.mem_rdata_word[7]_new_inv_
.sym 115347 uut.cpu_I.latched_is_lb
.sym 115348 $abc$24495$uut.cpu_I.mem_rdata_word[9]_new_inv_
.sym 115349 uut.cpu_I.reg_out[12]
.sym 115350 uut.cpu_I.alu_out_q[12]
.sym 115351 uut.cpu_I.latched_stalu
.sym 115353 $abc$24495$uut.cpu_I.mem_rdata[28]_new_inv_
.sym 115354 uut.cpu_I.latched_is_lb
.sym 115355 uut.cpu_I.latched_is_lh
.sym 115356 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 115357 uut.cpu_I.cpu_state[6]
.sym 115358 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$2571.$ternary$/usr/bin/../share/yosys/techmap.v:445$7405_Y[1]_new_
.sym 115359 $abc$24495$new_n3010_
.sym 115361 uut.cpu_I.reg_out[9]
.sym 115362 uut.cpu_I.alu_out_q[9]
.sym 115363 uut.cpu_I.latched_stalu
.sym 115365 uut.cpu_I.reg_out[14]
.sym 115366 uut.cpu_I.reg_next_pc[14]
.sym 115367 uut.cpu_I.latched_branch
.sym 115368 uut.cpu_I.latched_store
.sym 115369 uut.cpu_I.reg_out[11]
.sym 115370 uut.cpu_I.alu_out_q[11]
.sym 115371 uut.cpu_I.latched_stalu
.sym 115373 uut.cpu_I.reg_out[15]
.sym 115374 uut.cpu_I.reg_next_pc[15]
.sym 115375 uut.cpu_I.latched_branch
.sym 115376 uut.cpu_I.latched_store
.sym 115377 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[7]_new_inv_
.sym 115378 uut.cpu_I.reg_next_pc[8]
.sym 115379 uut.cpu_I.latched_branch
.sym 115380 uut.cpu_I.latched_store
.sym 115381 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[0]_new_inv_
.sym 115382 uut.cpu_I.latched_branch
.sym 115383 uut.cpu_I.latched_store
.sym 115385 uut.cpu_I.decoder_trigger
.sym 115386 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[5]
.sym 115387 $abc$24495$new_n3385_
.sym 115389 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[2]_new_inv_
.sym 115390 uut.cpu_I.reg_next_pc[3]
.sym 115391 uut.cpu_I.latched_branch
.sym 115392 uut.cpu_I.latched_store
.sym 115393 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[13]_new_inv_
.sym 115394 uut.cpu_I.reg_next_pc[14]
.sym 115395 uut.cpu_I.latched_branch
.sym 115396 uut.cpu_I.latched_store
.sym 115397 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[5]
.sym 115398 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[5]
.sym 115399 uut.cpu_I.instr_jal
.sym 115400 uut.cpu_I.decoder_trigger
.sym 115401 uut.cpu_I.instr_jal
.sym 115402 uut.cpu_I.decoder_trigger
.sym 115403 $auto$alumacc.cc:474:replace_alu$5149.C[3]
.sym 115404 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[3]
.sym 115405 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[3]
.sym 115406 uut.cpu_I.instr_jal
.sym 115407 uut.cpu_I.decoder_trigger
.sym 115408 $abc$24495$new_n3381_
.sym 115409 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[8]_new_inv_
.sym 115410 uut.cpu_I.reg_next_pc[9]
.sym 115411 uut.cpu_I.latched_branch
.sym 115412 uut.cpu_I.latched_store
.sym 115413 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[8]
.sym 115414 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[8]
.sym 115415 uut.cpu_I.instr_jal
.sym 115416 uut.cpu_I.decoder_trigger
.sym 115417 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[9]_new_inv_
.sym 115418 uut.cpu_I.reg_next_pc[10]
.sym 115419 uut.cpu_I.latched_branch
.sym 115420 uut.cpu_I.latched_store
.sym 115421 uut.cpu_I.decoder_trigger
.sym 115422 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[8]
.sym 115423 $abc$24495$new_n3391_
.sym 115425 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[4]
.sym 115426 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[4]
.sym 115427 uut.cpu_I.instr_jal
.sym 115428 uut.cpu_I.decoder_trigger
.sym 115429 uut.cpu_I.decoder_trigger
.sym 115430 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[7]
.sym 115431 $abc$24495$new_n3389_
.sym 115433 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[6]
.sym 115434 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[6]
.sym 115435 uut.cpu_I.instr_jal
.sym 115436 uut.cpu_I.decoder_trigger
.sym 115437 uut.cpu_I.decoder_trigger
.sym 115438 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[6]
.sym 115439 $abc$24495$new_n3387_
.sym 115441 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[7]
.sym 115442 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[7]
.sym 115443 uut.cpu_I.instr_jal
.sym 115444 uut.cpu_I.decoder_trigger
.sym 115445 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[5]_new_inv_
.sym 115446 uut.cpu_I.reg_next_pc[6]
.sym 115447 uut.cpu_I.latched_branch
.sym 115448 uut.cpu_I.latched_store
.sym 115449 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[3]_new_inv_
.sym 115450 uut.cpu_I.reg_next_pc[4]
.sym 115451 uut.cpu_I.latched_branch
.sym 115452 uut.cpu_I.latched_store
.sym 115453 uut.cpu_I.decoder_trigger
.sym 115454 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[4]
.sym 115455 $abc$24495$new_n3383_
.sym 115458 $auto$alumacc.cc:474:replace_alu$5149.C[3]
.sym 115463 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[3]
.sym 115467 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[4]
.sym 115468 $auto$alumacc.cc:474:replace_alu$5149.C[4]
.sym 115471 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[5]
.sym 115472 $auto$alumacc.cc:474:replace_alu$5149.C[5]
.sym 115475 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[6]
.sym 115476 $auto$alumacc.cc:474:replace_alu$5149.C[6]
.sym 115479 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[7]
.sym 115480 $auto$alumacc.cc:474:replace_alu$5149.C[7]
.sym 115483 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[8]
.sym 115484 $auto$alumacc.cc:474:replace_alu$5149.C[8]
.sym 115487 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[9]
.sym 115488 $auto$alumacc.cc:474:replace_alu$5149.C[9]
.sym 115491 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[10]
.sym 115492 $auto$alumacc.cc:474:replace_alu$5149.C[10]
.sym 115495 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[11]
.sym 115496 $auto$alumacc.cc:474:replace_alu$5149.C[11]
.sym 115499 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[12]
.sym 115500 $auto$alumacc.cc:474:replace_alu$5149.C[12]
.sym 115503 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[13]
.sym 115504 $auto$alumacc.cc:474:replace_alu$5149.C[13]
.sym 115507 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[14]
.sym 115508 $auto$alumacc.cc:474:replace_alu$5149.C[14]
.sym 115511 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[15]
.sym 115512 $auto$alumacc.cc:474:replace_alu$5149.C[15]
.sym 115515 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[16]
.sym 115516 $auto$alumacc.cc:474:replace_alu$5149.C[16]
.sym 115519 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[17]
.sym 115520 $auto$alumacc.cc:474:replace_alu$5149.C[17]
.sym 115523 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[18]
.sym 115524 $auto$alumacc.cc:474:replace_alu$5149.C[18]
.sym 115527 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[19]
.sym 115528 $auto$alumacc.cc:474:replace_alu$5149.C[19]
.sym 115531 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[20]
.sym 115532 $auto$alumacc.cc:474:replace_alu$5149.C[20]
.sym 115535 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[21]
.sym 115536 $auto$alumacc.cc:474:replace_alu$5149.C[21]
.sym 115539 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[22]
.sym 115540 $auto$alumacc.cc:474:replace_alu$5149.C[22]
.sym 115543 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[23]
.sym 115544 $auto$alumacc.cc:474:replace_alu$5149.C[23]
.sym 115547 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[24]
.sym 115548 $auto$alumacc.cc:474:replace_alu$5149.C[24]
.sym 115551 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[25]
.sym 115552 $auto$alumacc.cc:474:replace_alu$5149.C[25]
.sym 115555 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[26]
.sym 115556 $auto$alumacc.cc:474:replace_alu$5149.C[26]
.sym 115559 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[27]
.sym 115560 $auto$alumacc.cc:474:replace_alu$5149.C[27]
.sym 115563 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[28]
.sym 115564 $auto$alumacc.cc:474:replace_alu$5149.C[28]
.sym 115567 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[29]
.sym 115568 $auto$alumacc.cc:474:replace_alu$5149.C[29]
.sym 115571 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[30]
.sym 115572 $auto$alumacc.cc:474:replace_alu$5149.C[30]
.sym 115575 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[31]
.sym 115576 $auto$alumacc.cc:474:replace_alu$5149.C[31]
.sym 115577 uut.cpu_I.decoder_trigger
.sym 115578 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[18]
.sym 115579 $abc$24495$new_n3411_
.sym 115581 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[21]_new_inv_
.sym 115582 uut.cpu_I.reg_next_pc[22]
.sym 115583 uut.cpu_I.latched_branch
.sym 115584 uut.cpu_I.latched_store
.sym 115905 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 115906 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[15]
.sym 115909 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 115910 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[4]
.sym 115913 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 115914 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[7]
.sym 115917 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 115918 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[6]
.sym 115921 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 115922 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[9]
.sym 115925 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 115926 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[5]
.sym 115929 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 115930 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[12]
.sym 115933 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 115934 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[8]
.sym 115938 uut.pt.comp[2]
.sym 115942 uut.pt.comp[3]
.sym 115943 $PACKER_VCC_NET
.sym 115946 uut.pt.comp[4]
.sym 115947 $PACKER_VCC_NET
.sym 115948 $auto$alumacc.cc:474:replace_alu$5187.C[4]
.sym 115950 uut.pt.comp[5]
.sym 115952 $auto$alumacc.cc:474:replace_alu$5187.C[5]
.sym 115954 uut.pt.comp[6]
.sym 115956 $auto$alumacc.cc:474:replace_alu$5187.C[6]
.sym 115958 uut.pt.comp[7]
.sym 115959 $PACKER_VCC_NET
.sym 115960 $auto$alumacc.cc:474:replace_alu$5187.C[7]
.sym 115962 uut.pt.comp[8]
.sym 115963 $PACKER_VCC_NET
.sym 115964 $auto$alumacc.cc:474:replace_alu$5187.C[8]
.sym 115966 uut.pt.comp[9]
.sym 115967 $PACKER_VCC_NET
.sym 115968 $auto$alumacc.cc:474:replace_alu$5187.C[9]
.sym 115970 uut.pt.comp[10]
.sym 115971 $PACKER_VCC_NET
.sym 115972 $auto$alumacc.cc:474:replace_alu$5187.C[10]
.sym 115974 uut.pt.comp[11]
.sym 115975 $PACKER_VCC_NET
.sym 115976 $auto$alumacc.cc:474:replace_alu$5187.C[11]
.sym 115978 uut.pt.comp[12]
.sym 115979 $PACKER_VCC_NET
.sym 115980 $auto$alumacc.cc:474:replace_alu$5187.C[12]
.sym 115982 uut.pt.comp[13]
.sym 115983 $PACKER_VCC_NET
.sym 115984 $auto$alumacc.cc:474:replace_alu$5187.C[13]
.sym 115986 uut.pt.comp[14]
.sym 115987 $PACKER_VCC_NET
.sym 115988 $auto$alumacc.cc:474:replace_alu$5187.C[14]
.sym 115990 uut.pt.comp[15]
.sym 115991 $PACKER_VCC_NET
.sym 115992 $auto$alumacc.cc:474:replace_alu$5187.C[15]
.sym 115994 uut.pt.comp[16]
.sym 115995 $PACKER_VCC_NET
.sym 115996 $auto$alumacc.cc:474:replace_alu$5187.C[16]
.sym 115998 uut.pt.comp[17]
.sym 115999 $PACKER_VCC_NET
.sym 116000 $auto$alumacc.cc:474:replace_alu$5187.C[17]
.sym 116002 uut.pt.comp[18]
.sym 116003 $PACKER_VCC_NET
.sym 116004 $auto$alumacc.cc:474:replace_alu$5187.C[18]
.sym 116006 uut.pt.comp[19]
.sym 116007 $PACKER_VCC_NET
.sym 116008 $auto$alumacc.cc:474:replace_alu$5187.C[19]
.sym 116010 uut.pt.comp[20]
.sym 116011 $PACKER_VCC_NET
.sym 116012 $auto$alumacc.cc:474:replace_alu$5187.C[20]
.sym 116014 uut.pt.comp[21]
.sym 116015 $PACKER_VCC_NET
.sym 116016 $auto$alumacc.cc:474:replace_alu$5187.C[21]
.sym 116018 uut.pt.comp[22]
.sym 116019 $PACKER_VCC_NET
.sym 116020 $auto$alumacc.cc:474:replace_alu$5187.C[22]
.sym 116022 uut.pt.comp[23]
.sym 116023 $PACKER_VCC_NET
.sym 116024 $auto$alumacc.cc:474:replace_alu$5187.C[23]
.sym 116026 uut.pt.comp[24]
.sym 116027 $PACKER_VCC_NET
.sym 116028 $auto$alumacc.cc:474:replace_alu$5187.C[24]
.sym 116030 uut.pt.comp[25]
.sym 116031 $PACKER_VCC_NET
.sym 116032 $auto$alumacc.cc:474:replace_alu$5187.C[25]
.sym 116034 uut.pt.comp[26]
.sym 116035 $PACKER_VCC_NET
.sym 116036 $auto$alumacc.cc:474:replace_alu$5187.C[26]
.sym 116038 uut.pt.comp[27]
.sym 116039 $PACKER_VCC_NET
.sym 116040 $auto$alumacc.cc:474:replace_alu$5187.C[27]
.sym 116042 uut.pt.comp[28]
.sym 116043 $PACKER_VCC_NET
.sym 116044 $auto$alumacc.cc:474:replace_alu$5187.C[28]
.sym 116046 uut.pt.comp[29]
.sym 116047 $PACKER_VCC_NET
.sym 116048 $auto$alumacc.cc:474:replace_alu$5187.C[29]
.sym 116050 uut.pt.comp[30]
.sym 116051 $PACKER_VCC_NET
.sym 116052 $auto$alumacc.cc:474:replace_alu$5187.C[30]
.sym 116053 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 116054 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[29]
.sym 116057 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 116058 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[26]
.sym 116061 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 116062 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[27]
.sym 116065 uut.tone_div[6]
.sym 116069 $abc$24495$techmap\uut.$add$system.v:162$42_Y[21]
.sym 116070 uut.mem_wdata[21]
.sym 116071 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 116073 uut.tone_div[20]
.sym 116074 uut.pt.counter[20]
.sym 116075 uut.pt.counter[15]
.sym 116076 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[15]
.sym 116077 uut.tone_div[6]
.sym 116078 uut.pt.counter[6]
.sym 116079 uut.pt.counter[5]
.sym 116080 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[5]
.sym 116081 uut.tone_div[2]
.sym 116085 $abc$24495$techmap\uut.$add$system.v:162$42_Y[20]
.sym 116086 uut.mem_wdata[20]
.sym 116087 $abc$24495$auto$simplemap.cc:250:simplemap_eqne$18007[0]_new_inv_
.sym 116089 uut.tone_div[2]
.sym 116090 uut.pt.counter[2]
.sym 116091 uut.pt.counter[4]
.sym 116092 uut.tone_div[4]
.sym 116093 uut.tone_div[26]
.sym 116094 uut.pt.counter[26]
.sym 116095 uut.pt.counter[7]
.sym 116096 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[7]
.sym 116098 uut.pt.counter[0]
.sym 116099 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[0]
.sym 116102 uut.pt.counter[1]
.sym 116103 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[1]
.sym 116106 uut.pt.counter[2]
.sym 116107 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[2]
.sym 116110 uut.pt.counter[3]
.sym 116111 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[3]
.sym 116114 uut.pt.counter[4]
.sym 116115 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[4]
.sym 116118 uut.pt.counter[5]
.sym 116119 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[5]
.sym 116122 uut.pt.counter[6]
.sym 116123 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[6]
.sym 116126 uut.pt.counter[7]
.sym 116127 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[7]
.sym 116130 uut.pt.counter[8]
.sym 116131 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[8]
.sym 116134 uut.pt.counter[9]
.sym 116135 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[9]
.sym 116138 uut.pt.counter[10]
.sym 116139 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[10]
.sym 116142 uut.pt.counter[11]
.sym 116143 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[11]
.sym 116146 uut.pt.counter[12]
.sym 116147 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[12]
.sym 116150 uut.pt.counter[13]
.sym 116151 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[13]
.sym 116154 uut.pt.counter[14]
.sym 116155 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[14]
.sym 116158 uut.pt.counter[15]
.sym 116159 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[15]
.sym 116162 uut.pt.counter[16]
.sym 116163 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[16]
.sym 116166 uut.pt.counter[17]
.sym 116167 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[17]
.sym 116170 uut.pt.counter[18]
.sym 116171 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[18]
.sym 116174 uut.pt.counter[19]
.sym 116175 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[19]
.sym 116178 uut.pt.counter[20]
.sym 116179 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[20]
.sym 116182 uut.pt.counter[21]
.sym 116183 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[21]
.sym 116186 uut.pt.counter[22]
.sym 116187 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[22]
.sym 116190 uut.pt.counter[23]
.sym 116191 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[23]
.sym 116194 uut.pt.counter[24]
.sym 116195 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[24]
.sym 116198 uut.pt.counter[25]
.sym 116199 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[25]
.sym 116202 uut.pt.counter[26]
.sym 116203 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[26]
.sym 116206 uut.pt.counter[27]
.sym 116207 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[27]
.sym 116210 uut.pt.counter[28]
.sym 116211 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[28]
.sym 116214 uut.pt.counter[29]
.sym 116215 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[29]
.sym 116218 uut.pt.counter[30]
.sym 116219 $abc$24495$auto$alumacc.cc:474:replace_alu$5120.BB[30]
.sym 116221 $abc$24495$new_n1924_
.sym 116222 $abc$24495$new_n1937_
.sym 116223 $abc$24495$new_n1942_
.sym 116224 $abc$24495$auto$alumacc.cc:491:replace_alu$5122[30]
.sym 116225 uut.cpu_I.decoded_imm_j[18]
.sym 116226 uut.cpu_I.instr_jal
.sym 116227 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 116228 $abc$24495$new_n2388_
.sym 116229 uut.cpu_I.decoded_imm_j[13]
.sym 116230 uut.cpu_I.instr_jal
.sym 116231 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 116232 $abc$24495$new_n1955_
.sym 116233 uut.cpu_I.instr_jal
.sym 116234 uut.cpu_I.decoded_imm_j[9]
.sym 116235 $abc$24495$new_n1946_
.sym 116236 uut.cpu_I.mem_rdata_q[29]
.sym 116237 uut.cpu_I.decoded_imm_j[12]
.sym 116238 uut.cpu_I.instr_jal
.sym 116239 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 116240 $abc$24495$new_n1957_
.sym 116241 uut.cpu_I.decoded_imm_j[14]
.sym 116242 uut.cpu_I.instr_jal
.sym 116243 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$10491[1]_new_
.sym 116244 $abc$24495$new_n1952_
.sym 116245 uut.cpu_I.mem_rdata_q[31]
.sym 116246 $abc$24495$uut.cpu_I.mem_rdata[31]_new_inv_
.sym 116247 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 116249 uut.cpu_I.is_sb_sh_sw
.sym 116250 $abc$24495$techmap\uut.cpu_I.$procmux$3779_CMP_new_inv_
.sym 116251 uut.cpu_I.mem_rdata_q[31]
.sym 116252 $abc$24495$new_n1959_
.sym 116253 uut.cpu_I.instr_jal
.sym 116254 uut.cpu_I.decoded_imm_j[8]
.sym 116255 $abc$24495$new_n1946_
.sym 116256 uut.cpu_I.mem_rdata_q[28]
.sym 116257 uut.cpu_I.reg_out[8]
.sym 116258 uut.cpu_I.reg_next_pc[8]
.sym 116259 uut.cpu_I.latched_branch
.sym 116260 uut.cpu_I.latched_store
.sym 116261 uut.cpu_I.pcpi_rs2[9]
.sym 116262 uut.cpu_I.mem_la_wdata[1]
.sym 116263 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 116265 uut.cpu_I.pcpi_rs2[12]
.sym 116266 uut.cpu_I.mem_la_wdata[4]
.sym 116267 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 116269 uut.cpu_I.pcpi_rs1[5]
.sym 116270 $abc$24495$uut.cpu_I.next_pc[5]_new_inv_
.sym 116271 uut.cpu_I.mem_do_prefetch
.sym 116272 uut.cpu_I.mem_do_rinst
.sym 116273 uut.cpu_I.reg_out[5]
.sym 116274 uut.cpu_I.reg_next_pc[5]
.sym 116275 uut.cpu_I.latched_branch
.sym 116276 uut.cpu_I.latched_store
.sym 116277 uut.cpu_I.pcpi_rs1[8]
.sym 116278 $abc$24495$uut.cpu_I.next_pc[8]_new_inv_
.sym 116279 uut.cpu_I.mem_do_prefetch
.sym 116280 uut.cpu_I.mem_do_rinst
.sym 116281 uut.cpu_I.pcpi_rs1[6]
.sym 116282 $abc$24495$uut.cpu_I.next_pc[6]_new_inv_
.sym 116283 uut.cpu_I.mem_do_prefetch
.sym 116284 uut.cpu_I.mem_do_rinst
.sym 116285 uut.cpu_I.reg_out[6]
.sym 116286 uut.cpu_I.reg_next_pc[6]
.sym 116287 uut.cpu_I.latched_branch
.sym 116288 uut.cpu_I.latched_store
.sym 116289 uut.cpu_I.mem_rdata_q[28]
.sym 116290 $abc$24495$uut.cpu_I.mem_rdata[28]_new_inv_
.sym 116291 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 116293 uut.cpu_I.pcpi_rs1[4]
.sym 116294 $abc$24495$uut.cpu_I.next_pc[4]_new_inv_
.sym 116295 uut.cpu_I.mem_do_prefetch
.sym 116296 uut.cpu_I.mem_do_rinst
.sym 116297 uut.cpu_I.pcpi_rs1[3]
.sym 116298 $abc$24495$uut.cpu_I.next_pc[3]_new_inv_
.sym 116299 uut.cpu_I.mem_do_prefetch
.sym 116300 uut.cpu_I.mem_do_rinst
.sym 116301 uut.cpu_I.reg_out[7]
.sym 116302 uut.cpu_I.reg_next_pc[7]
.sym 116303 uut.cpu_I.latched_branch
.sym 116304 uut.cpu_I.latched_store
.sym 116305 uut.cpu_I.reg_out[4]
.sym 116306 uut.cpu_I.reg_next_pc[4]
.sym 116307 uut.cpu_I.latched_branch
.sym 116308 uut.cpu_I.latched_store
.sym 116309 uut.cpu_I.reg_out[3]
.sym 116310 uut.cpu_I.reg_next_pc[3]
.sym 116311 uut.cpu_I.latched_branch
.sym 116312 uut.cpu_I.latched_store
.sym 116313 uut.cpu_I.pcpi_rs1[7]
.sym 116314 $abc$24495$uut.cpu_I.next_pc[7]_new_inv_
.sym 116315 uut.cpu_I.mem_do_prefetch
.sym 116316 uut.cpu_I.mem_do_rinst
.sym 116317 uut.cpu_I.mem_rdata_q[30]
.sym 116318 $abc$24495$uut.cpu_I.mem_rdata[30]_new_inv_
.sym 116319 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 116321 uut.cpu_I.mem_rdata_q[27]
.sym 116322 $abc$24495$uut.cpu_I.mem_rdata[27]_new_inv_
.sym 116323 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 116325 uut.cpu_I.mem_rdata_q[25]
.sym 116326 $abc$24495$uut.cpu_I.mem_rdata[25]_new_inv_
.sym 116327 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 116329 uut.cpu_I.mem_rdata_latched[26]
.sym 116333 uut.cpu_I.mem_rdata_latched[28]
.sym 116337 uut.cpu_I.mem_rdata_latched[30]
.sym 116341 uut.cpu_I.mem_rdata_latched[25]
.sym 116345 uut.cpu_I.mem_rdata_q[26]
.sym 116346 $abc$24495$uut.cpu_I.mem_rdata[26]_new_inv_
.sym 116347 $abc$24495$uut.cpu_I.mem_xfer_new_
.sym 116349 uut.cpu_I.mem_rdata_latched[27]
.sym 116354 uut.cpu_I.decoded_imm_j[1]
.sym 116355 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[1]
.sym 116358 uut.cpu_I.decoded_imm_j[2]
.sym 116359 $auto$alumacc.cc:474:replace_alu$5149.C[3]
.sym 116360 $auto$alumacc.cc:474:replace_alu$5152.C[2]
.sym 116362 uut.cpu_I.decoded_imm_j[3]
.sym 116363 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[3]
.sym 116364 $auto$alumacc.cc:474:replace_alu$5152.C[3]
.sym 116366 uut.cpu_I.decoded_imm_j[4]
.sym 116367 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[4]
.sym 116368 $auto$alumacc.cc:474:replace_alu$5152.C[4]
.sym 116370 uut.cpu_I.decoded_imm_j[5]
.sym 116371 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[5]
.sym 116372 $auto$alumacc.cc:474:replace_alu$5152.C[5]
.sym 116374 uut.cpu_I.decoded_imm_j[6]
.sym 116375 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[6]
.sym 116376 $auto$alumacc.cc:474:replace_alu$5152.C[6]
.sym 116378 uut.cpu_I.decoded_imm_j[7]
.sym 116379 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[7]
.sym 116380 $auto$alumacc.cc:474:replace_alu$5152.C[7]
.sym 116382 uut.cpu_I.decoded_imm_j[8]
.sym 116383 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[8]
.sym 116384 $auto$alumacc.cc:474:replace_alu$5152.C[8]
.sym 116386 uut.cpu_I.decoded_imm_j[9]
.sym 116387 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[9]
.sym 116388 $auto$alumacc.cc:474:replace_alu$5152.C[9]
.sym 116390 uut.cpu_I.decoded_imm_j[10]
.sym 116391 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[10]
.sym 116392 $auto$alumacc.cc:474:replace_alu$5152.C[10]
.sym 116394 uut.cpu_I.decoded_imm_j[11]
.sym 116395 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[11]
.sym 116396 $auto$alumacc.cc:474:replace_alu$5152.C[11]
.sym 116398 uut.cpu_I.decoded_imm_j[12]
.sym 116399 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[12]
.sym 116400 $auto$alumacc.cc:474:replace_alu$5152.C[12]
.sym 116402 uut.cpu_I.decoded_imm_j[13]
.sym 116403 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[13]
.sym 116404 $auto$alumacc.cc:474:replace_alu$5152.C[13]
.sym 116406 uut.cpu_I.decoded_imm_j[14]
.sym 116407 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[14]
.sym 116408 $auto$alumacc.cc:474:replace_alu$5152.C[14]
.sym 116410 uut.cpu_I.decoded_imm_j[15]
.sym 116411 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[15]
.sym 116412 $auto$alumacc.cc:474:replace_alu$5152.C[15]
.sym 116414 uut.cpu_I.decoded_imm_j[16]
.sym 116415 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[16]
.sym 116416 $auto$alumacc.cc:474:replace_alu$5152.C[16]
.sym 116418 uut.cpu_I.decoded_imm_j[17]
.sym 116419 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[17]
.sym 116420 $auto$alumacc.cc:474:replace_alu$5152.C[17]
.sym 116422 uut.cpu_I.decoded_imm_j[18]
.sym 116423 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[18]
.sym 116424 $auto$alumacc.cc:474:replace_alu$5152.C[18]
.sym 116426 uut.cpu_I.decoded_imm_j[19]
.sym 116427 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[19]
.sym 116428 $auto$alumacc.cc:474:replace_alu$5152.C[19]
.sym 116430 uut.cpu_I.decoded_imm_j[20]
.sym 116431 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[20]
.sym 116432 $auto$alumacc.cc:474:replace_alu$5152.C[20]
.sym 116434 uut.cpu_I.decoded_imm_j[21]
.sym 116435 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[21]
.sym 116436 $auto$alumacc.cc:474:replace_alu$5152.C[21]
.sym 116438 uut.cpu_I.decoded_imm_j[22]
.sym 116439 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[22]
.sym 116440 $auto$alumacc.cc:474:replace_alu$5152.C[22]
.sym 116442 uut.cpu_I.decoded_imm_j[23]
.sym 116443 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[23]
.sym 116444 $auto$alumacc.cc:474:replace_alu$5152.C[23]
.sym 116446 uut.cpu_I.decoded_imm_j[24]
.sym 116447 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[24]
.sym 116448 $auto$alumacc.cc:474:replace_alu$5152.C[24]
.sym 116450 uut.cpu_I.decoded_imm_j[25]
.sym 116451 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[25]
.sym 116452 $auto$alumacc.cc:474:replace_alu$5152.C[25]
.sym 116454 uut.cpu_I.decoded_imm_j[26]
.sym 116455 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[26]
.sym 116456 $auto$alumacc.cc:474:replace_alu$5152.C[26]
.sym 116458 uut.cpu_I.decoded_imm_j[27]
.sym 116459 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[27]
.sym 116460 $auto$alumacc.cc:474:replace_alu$5152.C[27]
.sym 116462 uut.cpu_I.decoded_imm_j[28]
.sym 116463 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[28]
.sym 116464 $auto$alumacc.cc:474:replace_alu$5152.C[28]
.sym 116466 uut.cpu_I.decoded_imm_j[29]
.sym 116467 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[29]
.sym 116468 $auto$alumacc.cc:474:replace_alu$5152.C[29]
.sym 116470 uut.cpu_I.decoded_imm_j[30]
.sym 116471 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[30]
.sym 116472 $auto$alumacc.cc:474:replace_alu$5152.C[30]
.sym 116474 uut.cpu_I.decoded_imm_j[31]
.sym 116475 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[31]
.sym 116476 $auto$alumacc.cc:474:replace_alu$5152.C[31]
.sym 116477 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[24]
.sym 116478 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[24]
.sym 116479 uut.cpu_I.instr_jal
.sym 116480 uut.cpu_I.decoder_trigger
.sym 116481 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[31]
.sym 116482 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[31]
.sym 116483 uut.cpu_I.instr_jal
.sym 116484 uut.cpu_I.decoder_trigger
.sym 116485 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[28]
.sym 116486 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[28]
.sym 116487 uut.cpu_I.instr_jal
.sym 116488 uut.cpu_I.decoder_trigger
.sym 116489 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[30]
.sym 116490 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[30]
.sym 116491 uut.cpu_I.instr_jal
.sym 116492 uut.cpu_I.decoder_trigger
.sym 116493 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[26]
.sym 116494 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[26]
.sym 116495 uut.cpu_I.instr_jal
.sym 116496 uut.cpu_I.decoder_trigger
.sym 116497 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[25]
.sym 116498 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[25]
.sym 116499 uut.cpu_I.instr_jal
.sym 116500 uut.cpu_I.decoder_trigger
.sym 116501 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[27]
.sym 116502 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[27]
.sym 116503 uut.cpu_I.instr_jal
.sym 116504 uut.cpu_I.decoder_trigger
.sym 116505 uut.cpu_I.decoder_trigger
.sym 116506 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[29]
.sym 116507 $abc$24495$new_n3433_
.sym 116509 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[29]
.sym 116510 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[29]
.sym 116511 uut.cpu_I.instr_jal
.sym 116512 uut.cpu_I.decoder_trigger
.sym 116513 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[20]_new_inv_
.sym 116514 uut.cpu_I.reg_next_pc[21]
.sym 116515 uut.cpu_I.latched_branch
.sym 116516 uut.cpu_I.latched_store
.sym 116517 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[18]
.sym 116518 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[18]
.sym 116519 uut.cpu_I.instr_jal
.sym 116520 uut.cpu_I.decoder_trigger
.sym 116521 uut.cpu_I.decoder_trigger
.sym 116522 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[21]
.sym 116523 $abc$24495$new_n3417_
.sym 116525 uut.cpu_I.decoder_trigger
.sym 116526 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[22]
.sym 116527 $abc$24495$new_n3419_
.sym 116529 uut.cpu_I.decoder_trigger
.sym 116530 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[27]
.sym 116531 $abc$24495$new_n3429_
.sym 116533 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[22]
.sym 116534 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[22]
.sym 116535 uut.cpu_I.instr_jal
.sym 116536 uut.cpu_I.decoder_trigger
.sym 116537 uut.cpu_I.decoder_trigger
.sym 116538 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[26]
.sym 116539 $abc$24495$new_n3427_
.sym 116541 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[21]
.sym 116542 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[21]
.sym 116543 uut.cpu_I.instr_jal
.sym 116544 uut.cpu_I.decoder_trigger
.sym 116865 uut.pt.comp[4]
.sym 116869 uut.pt.comp[5]
.sym 116877 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 116878 uut.pt.comp[2]
.sym 116881 uut.pt.comp[7]
.sym 116897 uut.pt.comp[12]
.sym 116901 uut.pt.comp[9]
.sym 116905 uut.pt.comp[8]
.sym 116909 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 116910 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[11]
.sym 116913 uut.pt.counter[5]
.sym 116917 uut.pt.counter[3]
.sym 116921 uut.pt.comp[15]
.sym 116925 uut.pt.comp[6]
.sym 116929 uut.pt.counter[2]
.sym 116933 uut.pt.comp[0]
.sym 116937 uut.pt.counter[12]
.sym 116941 uut.pt.comp[11]
.sym 116945 uut.pt.comp[10]
.sym 116949 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9479[0]_new_inv_
.sym 116950 $abc$24495$auto$simplemap.cc:127:simplemap_reduce$9567[1]_new_inv_
.sym 116953 uut.pt.comp[13]
.sym 116957 uut.pt.counter[8]
.sym 116961 $abc$24495$auto$alumacc.cc:491:replace_alu$5117[30]
.sym 116962 $abc$24495$techmap\uut.pt.$sub$system.v:200$62_Y[0]
.sym 116966 uut.pt.comp[0]
.sym 116967 $PACKER_VCC_NET
.sym 116968 $PACKER_VCC_NET
.sym 116969 uut.pt.comp[18]
.sym 116973 uut.pt.comp[19]
.sym 116977 uut.pt.comp[21]
.sym 116981 uut.pt.counter[19]
.sym 116985 uut.pt.comp[16]
.sym 116989 uut.pt.comp[20]
.sym 116993 uut.cpu_I.cpu_state[1]
.sym 116994 uut.cpu_I.decoded_rd[0]
.sym 116995 $abc$24495$new_n1966_
.sym 116996 uut.cpu_I.latched_rd[0]
.sym 116997 uut.pt.comp[27]
.sym 117001 uut.pt.comp[25]
.sym 117005 uut.pt.comp[28]
.sym 117009 uut.pt.comp[30]
.sym 117013 uut.pt.comp[26]
.sym 117017 uut.pt.comp[29]
.sym 117021 uut.pt.comp[24]
.sym 117025 uut.tone_div[20]
.sym 117029 uut.pt.counter[22]
.sym 117033 uut.pt.counter[11]
.sym 117037 uut.cpu_I.instr_jalr
.sym 117041 $abc$24495$auto$rtlil.cc:1969:NotGate$24363
.sym 117042 uut.pt.counter[0]
.sym 117045 uut.pt.counter[15]
.sym 117053 uut.tone_div[19]
.sym 117058 uut.pt.counter[0]
.sym 117063 uut.pt.counter[1]
.sym 117067 uut.pt.counter[2]
.sym 117068 $auto$alumacc.cc:474:replace_alu$5184.C[2]
.sym 117071 uut.pt.counter[3]
.sym 117072 $auto$alumacc.cc:474:replace_alu$5184.C[3]
.sym 117075 uut.pt.counter[4]
.sym 117076 $auto$alumacc.cc:474:replace_alu$5184.C[4]
.sym 117079 uut.pt.counter[5]
.sym 117080 $auto$alumacc.cc:474:replace_alu$5184.C[5]
.sym 117083 uut.pt.counter[6]
.sym 117084 $auto$alumacc.cc:474:replace_alu$5184.C[6]
.sym 117087 uut.pt.counter[7]
.sym 117088 $auto$alumacc.cc:474:replace_alu$5184.C[7]
.sym 117091 uut.pt.counter[8]
.sym 117092 $auto$alumacc.cc:474:replace_alu$5184.C[8]
.sym 117095 uut.pt.counter[9]
.sym 117096 $auto$alumacc.cc:474:replace_alu$5184.C[9]
.sym 117099 uut.pt.counter[10]
.sym 117100 $auto$alumacc.cc:474:replace_alu$5184.C[10]
.sym 117103 uut.pt.counter[11]
.sym 117104 $auto$alumacc.cc:474:replace_alu$5184.C[11]
.sym 117107 uut.pt.counter[12]
.sym 117108 $auto$alumacc.cc:474:replace_alu$5184.C[12]
.sym 117111 uut.pt.counter[13]
.sym 117112 $auto$alumacc.cc:474:replace_alu$5184.C[13]
.sym 117115 uut.pt.counter[14]
.sym 117116 $auto$alumacc.cc:474:replace_alu$5184.C[14]
.sym 117119 uut.pt.counter[15]
.sym 117120 $auto$alumacc.cc:474:replace_alu$5184.C[15]
.sym 117123 uut.pt.counter[16]
.sym 117124 $auto$alumacc.cc:474:replace_alu$5184.C[16]
.sym 117127 uut.pt.counter[17]
.sym 117128 $auto$alumacc.cc:474:replace_alu$5184.C[17]
.sym 117131 uut.pt.counter[18]
.sym 117132 $auto$alumacc.cc:474:replace_alu$5184.C[18]
.sym 117135 uut.pt.counter[19]
.sym 117136 $auto$alumacc.cc:474:replace_alu$5184.C[19]
.sym 117139 uut.pt.counter[20]
.sym 117140 $auto$alumacc.cc:474:replace_alu$5184.C[20]
.sym 117143 uut.pt.counter[21]
.sym 117144 $auto$alumacc.cc:474:replace_alu$5184.C[21]
.sym 117147 uut.pt.counter[22]
.sym 117148 $auto$alumacc.cc:474:replace_alu$5184.C[22]
.sym 117151 uut.pt.counter[23]
.sym 117152 $auto$alumacc.cc:474:replace_alu$5184.C[23]
.sym 117155 uut.pt.counter[24]
.sym 117156 $auto$alumacc.cc:474:replace_alu$5184.C[24]
.sym 117159 uut.pt.counter[25]
.sym 117160 $auto$alumacc.cc:474:replace_alu$5184.C[25]
.sym 117163 uut.pt.counter[26]
.sym 117164 $auto$alumacc.cc:474:replace_alu$5184.C[26]
.sym 117167 uut.pt.counter[27]
.sym 117168 $auto$alumacc.cc:474:replace_alu$5184.C[27]
.sym 117171 uut.pt.counter[28]
.sym 117172 $auto$alumacc.cc:474:replace_alu$5184.C[28]
.sym 117175 uut.pt.counter[29]
.sym 117176 $auto$alumacc.cc:474:replace_alu$5184.C[29]
.sym 117179 uut.pt.counter[30]
.sym 117180 $auto$alumacc.cc:474:replace_alu$5184.C[30]
.sym 117181 uut.cpu_I.pcpi_rs2[10]
.sym 117182 uut.cpu_I.mem_la_wdata[2]
.sym 117183 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 117185 uut.cpu_I.mem_la_wdata[8]
.sym 117189 uut.cpu_I.pcpi_rs2[24]
.sym 117190 uut.cpu_I.mem_la_wdata[8]
.sym 117191 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 117193 uut.cpu_I.mem_la_wdata[6]
.sym 117194 uut.cpu_I.pcpi_rs2[22]
.sym 117195 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 117197 uut.cpu_I.pcpi_rs2[8]
.sym 117198 uut.cpu_I.mem_la_wdata[0]
.sym 117199 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 117201 uut.cpu_I.mem_la_wdata[15]
.sym 117205 uut.cpu_I.mem_la_wdata[3]
.sym 117209 uut.cpu_I.pcpi_rs2[31]
.sym 117210 uut.cpu_I.mem_la_wdata[15]
.sym 117211 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 117213 uut.cpu_I.mem_la_wdata[3]
.sym 117214 uut.cpu_I.pcpi_rs2[19]
.sym 117215 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 117217 uut.cpu_I.pcpi_rs2[15]
.sym 117218 uut.cpu_I.mem_la_wdata[7]
.sym 117219 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 117221 uut.cpu_I.mem_la_wdata[7]
.sym 117222 uut.cpu_I.pcpi_rs2[23]
.sym 117223 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 117225 uut.cpu_I.mem_la_wdata[9]
.sym 117229 uut.cpu_I.mem_la_wdata[7]
.sym 117233 uut.cpu_I.mem_la_wdata[5]
.sym 117234 uut.cpu_I.pcpi_rs2[21]
.sym 117235 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 117237 uut.cpu_I.mem_la_wdata[12]
.sym 117241 uut.cpu_I.pcpi_rs2[25]
.sym 117242 uut.cpu_I.mem_la_wdata[9]
.sym 117243 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 117245 uut.cpu_I.pcpi_rs2[28]
.sym 117246 uut.cpu_I.mem_la_wdata[12]
.sym 117247 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 117249 uut.cpu_I.reg_out[12]
.sym 117250 uut.cpu_I.reg_next_pc[12]
.sym 117251 uut.cpu_I.latched_branch
.sym 117252 uut.cpu_I.latched_store
.sym 117277 uut.cpu_I.pcpi_rs1[12]
.sym 117278 $abc$24495$uut.cpu_I.next_pc[12]_new_inv_
.sym 117279 uut.cpu_I.mem_do_prefetch
.sym 117280 uut.cpu_I.mem_do_rinst
.sym 117281 uut.cpu_I.pcpi_rs1[11]
.sym 117282 $abc$24495$uut.cpu_I.next_pc[11]_new_inv_
.sym 117283 uut.cpu_I.mem_do_prefetch
.sym 117284 uut.cpu_I.mem_do_rinst
.sym 117285 uut.cpu_I.reg_out[10]
.sym 117286 uut.cpu_I.reg_next_pc[10]
.sym 117287 uut.cpu_I.latched_branch
.sym 117288 uut.cpu_I.latched_store
.sym 117289 uut.cpu_I.pcpi_rs1[10]
.sym 117290 $abc$24495$uut.cpu_I.next_pc[10]_new_inv_
.sym 117291 uut.cpu_I.mem_do_prefetch
.sym 117292 uut.cpu_I.mem_do_rinst
.sym 117293 uut.cpu_I.pcpi_rs1[9]
.sym 117294 $abc$24495$uut.cpu_I.next_pc[9]_new_inv_
.sym 117295 uut.cpu_I.mem_do_prefetch
.sym 117296 uut.cpu_I.mem_do_rinst
.sym 117301 uut.cpu_I.reg_out[9]
.sym 117302 uut.cpu_I.reg_next_pc[9]
.sym 117303 uut.cpu_I.latched_branch
.sym 117304 uut.cpu_I.latched_store
.sym 117305 uut.cpu_I.reg_out[30]
.sym 117306 uut.cpu_I.reg_next_pc[30]
.sym 117307 uut.cpu_I.latched_branch
.sym 117308 uut.cpu_I.latched_store
.sym 117309 uut.cpu_I.reg_out[11]
.sym 117310 uut.cpu_I.reg_next_pc[11]
.sym 117311 uut.cpu_I.latched_branch
.sym 117312 uut.cpu_I.latched_store
.sym 117313 uut.cpu_I.mem_rdata_latched[29]
.sym 117317 uut.cpu_I.mem_rdata_latched[26]
.sym 117321 uut.cpu_I.mem_rdata_latched[31]
.sym 117325 uut.cpu_I.mem_rdata_latched[30]
.sym 117329 uut.cpu_I.mem_rdata_latched[27]
.sym 117333 uut.cpu_I.mem_rdata_latched[25]
.sym 117337 uut.cpu_I.mem_rdata_latched[28]
.sym 117341 uut.cpu_I.mem_rdata_latched[31]
.sym 117345 uut.cpu_I.decoder_trigger
.sym 117346 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[15]
.sym 117347 $abc$24495$new_n3405_
.sym 117349 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[11]_new_inv_
.sym 117350 uut.cpu_I.reg_next_pc[12]
.sym 117351 uut.cpu_I.latched_branch
.sym 117352 uut.cpu_I.latched_store
.sym 117353 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[15]
.sym 117354 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[15]
.sym 117355 uut.cpu_I.instr_jal
.sym 117356 uut.cpu_I.decoder_trigger
.sym 117357 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[10]_new_inv_
.sym 117358 uut.cpu_I.reg_next_pc[11]
.sym 117359 uut.cpu_I.latched_branch
.sym 117360 uut.cpu_I.latched_store
.sym 117361 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[10]
.sym 117362 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[10]
.sym 117363 uut.cpu_I.instr_jal
.sym 117364 uut.cpu_I.decoder_trigger
.sym 117365 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[14]
.sym 117366 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[14]
.sym 117367 uut.cpu_I.instr_jal
.sym 117368 uut.cpu_I.decoder_trigger
.sym 117369 uut.cpu_I.decoder_trigger
.sym 117370 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[12]
.sym 117371 $abc$24495$new_n3399_
.sym 117373 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[12]
.sym 117374 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[12]
.sym 117375 uut.cpu_I.instr_jal
.sym 117376 uut.cpu_I.decoder_trigger
.sym 117377 uut.cpu_I.mem_rdata_latched[31]
.sym 117381 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[15]_new_inv_
.sym 117382 uut.cpu_I.reg_next_pc[16]
.sym 117383 uut.cpu_I.latched_branch
.sym 117384 uut.cpu_I.latched_store
.sym 117385 uut.cpu_I.mem_rdata_latched[31]
.sym 117389 uut.cpu_I.mem_rdata_latched[31]
.sym 117393 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[16]
.sym 117394 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[16]
.sym 117395 uut.cpu_I.instr_jal
.sym 117396 uut.cpu_I.decoder_trigger
.sym 117397 uut.cpu_I.mem_rdata_latched[31]
.sym 117401 uut.cpu_I.mem_rdata_latched[31]
.sym 117405 uut.cpu_I.mem_rdata_latched[31]
.sym 117409 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[22]
.sym 117413 uut.cpu_I.decoder_trigger
.sym 117414 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[19]
.sym 117415 $abc$24495$new_n3413_
.sym 117417 uut.cpu_I.decoder_trigger
.sym 117418 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[17]
.sym 117419 $abc$24495$new_n3409_
.sym 117421 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[19]
.sym 117422 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[19]
.sym 117423 uut.cpu_I.instr_jal
.sym 117424 uut.cpu_I.decoder_trigger
.sym 117425 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[16]_new_inv_
.sym 117426 uut.cpu_I.reg_next_pc[17]
.sym 117427 uut.cpu_I.latched_branch
.sym 117428 uut.cpu_I.latched_store
.sym 117429 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[17]
.sym 117433 uut.cpu_I.decoder_trigger
.sym 117434 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[24]
.sym 117435 $abc$24495$new_n3423_
.sym 117437 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[17]
.sym 117438 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[17]
.sym 117439 uut.cpu_I.instr_jal
.sym 117440 uut.cpu_I.decoder_trigger
.sym 117441 uut.cpu_I.decoder_trigger
.sym 117442 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[31]
.sym 117443 $abc$24495$new_n3437_
.sym 117449 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[30]_new_inv_
.sym 117450 uut.cpu_I.reg_next_pc[31]
.sym 117451 uut.cpu_I.latched_branch
.sym 117452 uut.cpu_I.latched_store
.sym 117453 uut.cpu_I.decoder_trigger
.sym 117454 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[30]
.sym 117455 $abc$24495$new_n3435_
.sym 117457 uut.cpu_I.decoder_trigger
.sym 117458 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[25]
.sym 117459 $abc$24495$new_n3425_
.sym 117461 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[29]_new_inv_
.sym 117462 uut.cpu_I.reg_next_pc[30]
.sym 117463 uut.cpu_I.latched_branch
.sym 117464 uut.cpu_I.latched_store
.sym 117465 uut.cpu_I.decoder_trigger
.sym 117466 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[28]
.sym 117467 $abc$24495$new_n3431_
.sym 117469 $abc$24495$auto$opt_expr.cc:189:group_cell_inputs$5559[24]_new_inv_
.sym 117470 uut.cpu_I.reg_next_pc[25]
.sym 117471 uut.cpu_I.latched_branch
.sym 117472 uut.cpu_I.latched_store
.sym 117813 uut.mem_wdata[1]
.sym 117821 uut.mem_wdata[0]
.sym 117829 $PACKER_GND_NET
.sym 117833 uut.pt.counter[0]
.sym 117841 uut.pt.comp[3]
.sym 117845 uut.pt.comp[2]
.sym 117849 uut.pt.comp[1]
.sym 117858 $auto$alumacc.cc:474:replace_alu$5115.C[1]
.sym 117863 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[1]
.sym 117866 $PACKER_VCC_NET
.sym 117867 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[2]
.sym 117871 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[3]
.sym 117875 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[4]
.sym 117878 $PACKER_VCC_NET
.sym 117879 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[5]
.sym 117882 $PACKER_VCC_NET
.sym 117883 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[6]
.sym 117887 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[7]
.sym 117891 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[8]
.sym 117895 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[9]
.sym 117899 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[10]
.sym 117903 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[11]
.sym 117907 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[12]
.sym 117911 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[13]
.sym 117915 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[14]
.sym 117919 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[15]
.sym 117923 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[16]
.sym 117927 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[17]
.sym 117931 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[18]
.sym 117935 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[19]
.sym 117939 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[20]
.sym 117943 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[21]
.sym 117947 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[22]
.sym 117951 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[23]
.sym 117955 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[24]
.sym 117959 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[25]
.sym 117963 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[26]
.sym 117967 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[27]
.sym 117971 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[28]
.sym 117975 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[29]
.sym 117979 $abc$24495$auto$alumacc.cc:474:replace_alu$5115.BB[30]
.sym 117984 $nextpnr_ICESTORM_LC_17$I3
.sym 117985 uut.pt.counter[6]
.sym 117989 uut.pt.counter[1]
.sym 117993 uut.pt.counter[25]
.sym 117997 uut.pt.counter[7]
.sym 118001 uut.pt.counter[26]
.sym 118005 uut.pt.counter[4]
.sym 118009 $auto$wreduce.cc:455:run$5055[1]
.sym 118013 uut.pt.counter[24]
.sym 118025 uut.pt.counter[9]
.sym 118029 uut.pt.counter[14]
.sym 118033 uut.pt.counter[13]
.sym 118037 uut.pt.counter[18]
.sym 118041 uut.pt.counter[10]
.sym 118046 $PACKER_VCC_NET
.sym 118047 uut.pt.counter[0]
.sym 118049 uut.cpu_I.mem_la_wdata[6]
.sym 118053 uut.cpu_I.mem_la_wdata[0]
.sym 118057 uut.pt.counter[23]
.sym 118061 uut.pt.counter[16]
.sym 118065 uut.cpu_I.mem_la_wdata[14]
.sym 118069 uut.cpu_I.mem_la_wdata[5]
.sym 118073 uut.cpu_I.mem_la_wdata[10]
.sym 118077 gpio_o[26]
.sym 118078 uut.rom_do[26]
.sym 118079 uut.mem_addr[28]
.sym 118080 uut.mem_addr[29]
.sym 118081 uut.mem_wdata[28]
.sym 118089 gpio_o[25]
.sym 118090 uut.rom_do[25]
.sym 118091 uut.mem_addr[28]
.sym 118092 uut.mem_addr[29]
.sym 118093 uut.mem_wdata[27]
.sym 118097 gpio_o[27]
.sym 118098 uut.rom_do[27]
.sym 118099 uut.mem_addr[28]
.sym 118100 uut.mem_addr[29]
.sym 118101 uut.mem_wdata[25]
.sym 118105 uut.mem_wdata[26]
.sym 118113 uut.cpu_I.pcpi_rs2[27]
.sym 118114 uut.cpu_I.mem_la_wdata[11]
.sym 118115 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 118117 uut.cpu_I.pcpi_rs2[29]
.sym 118118 uut.cpu_I.mem_la_wdata[13]
.sym 118119 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 118121 uut.cpu_I.pcpi_rs2[26]
.sym 118122 uut.cpu_I.mem_la_wdata[10]
.sym 118123 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 118125 uut.cpu_I.pcpi_rs2[13]
.sym 118126 uut.cpu_I.mem_la_wdata[5]
.sym 118127 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 118129 uut.cpu_I.mem_la_wdata[1]
.sym 118133 uut.cpu_I.mem_la_wdata[11]
.sym 118137 uut.cpu_I.mem_la_wdata[13]
.sym 118141 gpio_o[28]
.sym 118142 uut.rom_do[28]
.sym 118143 uut.mem_addr[28]
.sym 118144 uut.mem_addr[29]
.sym 118149 uut.cpu_I.pcpi_rs2[11]
.sym 118150 uut.cpu_I.mem_la_wdata[3]
.sym 118151 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 118169 uut.cpu_I.pcpi_rs2[14]
.sym 118170 uut.cpu_I.mem_la_wdata[6]
.sym 118171 $abc$24495$auto$simplemap.cc:309:simplemap_lut$6753_new_
.sym 118173 uut.cpu_I.pcpi_rs2[30]
.sym 118174 uut.cpu_I.mem_la_wdata[14]
.sym 118175 $abc$24495$techmap$techmap\uut.cpu_I.$procmux$4630.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$7491_Y_new_inv_
.sym 118197 uut.cpu_I.mem_rdata_latched[31]
.sym 118245 uut.cpu_I.mem_rdata_latched[31]
.sym 118257 uut.cpu_I.mem_rdata_latched[31]
.sym 118265 uut.cpu_I.mem_rdata_latched[31]
.sym 118273 uut.cpu_I.decoder_trigger
.sym 118274 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[9]
.sym 118275 $abc$24495$new_n3393_
.sym 118285 uut.cpu_I.decoder_trigger
.sym 118286 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[14]
.sym 118287 $abc$24495$new_n3403_
.sym 118293 uut.cpu_I.decoder_trigger
.sym 118294 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[10]
.sym 118295 $abc$24495$new_n3395_
.sym 118313 uut.cpu_I.decoder_trigger
.sym 118314 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[11]
.sym 118315 $abc$24495$new_n3397_
.sym 118317 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[11]
.sym 118318 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[11]
.sym 118319 uut.cpu_I.instr_jal
.sym 118320 uut.cpu_I.decoder_trigger
.sym 118321 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1556$1575_Y[9]
.sym 118322 $abc$24495$techmap\uut.cpu_I.$add$picorv32.v:1565$1576_Y[9]
.sym 118323 uut.cpu_I.instr_jal
.sym 118324 uut.cpu_I.decoder_trigger
.sym 118329 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[16]
.sym 118353 uut.cpu_I.decoder_trigger
.sym 118354 $abc$24495$auto$alumacc.cc:474:replace_alu$5149.BB[16]
.sym 118355 $abc$24495$new_n3407_
.sym 118813 $abc$24495$auto$alumacc.cc:491:replace_alu$5112[30]
.sym 118818 uut.pt.comp[0]
.sym 118819 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[0]
.sym 118822 uut.pt.comp[1]
.sym 118823 $auto$wreduce.cc:455:run$5055[1]
.sym 118826 uut.pt.comp[2]
.sym 118827 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[2]
.sym 118830 uut.pt.comp[3]
.sym 118831 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[3]
.sym 118834 uut.pt.comp[4]
.sym 118835 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[4]
.sym 118838 uut.pt.comp[5]
.sym 118839 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[5]
.sym 118842 uut.pt.comp[6]
.sym 118843 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[6]
.sym 118846 uut.pt.comp[7]
.sym 118847 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[7]
.sym 118850 uut.pt.comp[8]
.sym 118851 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[8]
.sym 118854 uut.pt.comp[9]
.sym 118855 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[9]
.sym 118858 uut.pt.comp[10]
.sym 118859 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[10]
.sym 118862 uut.pt.comp[11]
.sym 118863 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[11]
.sym 118866 uut.pt.comp[12]
.sym 118867 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[12]
.sym 118870 uut.pt.comp[13]
.sym 118871 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[13]
.sym 118874 uut.pt.comp[14]
.sym 118875 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[14]
.sym 118878 uut.pt.comp[15]
.sym 118879 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[15]
.sym 118882 uut.pt.comp[16]
.sym 118883 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[16]
.sym 118886 uut.pt.comp[17]
.sym 118887 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[17]
.sym 118890 uut.pt.comp[18]
.sym 118891 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[18]
.sym 118894 uut.pt.comp[19]
.sym 118895 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[19]
.sym 118898 uut.pt.comp[20]
.sym 118899 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[20]
.sym 118902 uut.pt.comp[21]
.sym 118903 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[21]
.sym 118906 uut.pt.comp[22]
.sym 118907 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[22]
.sym 118910 uut.pt.comp[23]
.sym 118911 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[23]
.sym 118914 uut.pt.comp[24]
.sym 118915 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[24]
.sym 118918 uut.pt.comp[25]
.sym 118919 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[25]
.sym 118922 uut.pt.comp[26]
.sym 118923 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[26]
.sym 118926 uut.pt.comp[27]
.sym 118927 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[27]
.sym 118930 uut.pt.comp[28]
.sym 118931 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[28]
.sym 118934 uut.pt.comp[29]
.sym 118935 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[29]
.sym 118938 uut.pt.comp[30]
.sym 118939 $abc$24495$auto$alumacc.cc:474:replace_alu$5110.BB[30]
.sym 118944 $nextpnr_ICESTORM_LC_15$I3
.sym 118945 uut.pt.counter[21]
.sym 118949 uut.pt.counter[20]
.sym 118953 uut.pt.counter[29]
.sym 118957 uut.pt.counter[28]
.sym 118961 uut.pt.counter[17]
.sym 118965 uut.pt.counter[30]
.sym 118969 uut.pt.counter[27]
.sym 119073 uut.mem_wdata[29]
.sym 119077 gpio_o[29]
.sym 119078 uut.rom_do[29]
.sym 119079 uut.mem_addr[28]
.sym 119080 uut.mem_addr[29]
.sym 119105 uut.mem_wdata[31]
.sym 119121 lcd_nrst$SB_IO_OUT
.sym 119122 uut.rom_do[31]
.sym 119123 uut.mem_addr[28]
.sym 119124 uut.mem_addr[29]
.sym 119125 lcd_dc$SB_IO_OUT
.sym 119126 uut.rom_do[30]
.sym 119127 uut.mem_addr[28]
.sym 119128 uut.mem_addr[29]
.sym 119129 uut.mem_wdata[30]
