#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Nov 26 23:44:03 2024
# Process ID: 6248
# Current directory: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23520 C:\Users\Ethan\Desktop\Classes\ECE460M-DigitalSysDesign\Labs\Lab7\Lab7.xpr
# Log file: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/vivado.log
# Journal file: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7\vivado.jou
# Running On: EthanWindows, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 16886 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.xpr
update_compile_order -fileset sources_1
launch_simulation
source Complete_MIPS_tb.tcl
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
run 2000
close_sim
launch_simulation
source Complete_MIPS_tb.tcl
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
run 2000
close_sim
launch_simulation
source Complete_MIPS_tb.tcl
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
run 2000
add_bp {C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v} 98
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
run 2000
close_sim
launch_simulation
source Complete_MIPS_tb.tcl
close_sim
launch_simulation
source Complete_MIPS_tb.tcl
run 1000
run 1000
run 1000
run 100000
close_sim
launch_simulation
source Complete_MIPS_tb.tcl
close_sim
launch_simulation
source Complete_MIPS_tb.tcl
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
run 2000
close_sim
launch_simulation
source Complete_MIPS_tb.tcl
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
run 2000
close_sim
launch_simulation
source Complete_MIPS_tb.tcl
close_sim
launch_simulation
source Complete_MIPS_tb.tcl
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
run 2000
close_sim
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
set_property -name {xsim.simulate.runtime} -value {0ns} -objects [get_filesets sim_1]
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
launch_simulation
source Complete_MIPS_tb.tcl
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
run 2000
close_sim
launch_simulation
source Complete_MIPS_tb.tcl
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
run 2000
run 2000
run 100000
close_sim
launch_simulation
source Complete_MIPS_tb.tcl
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
run 2000
close_sim
launch_simulation
source Complete_MIPS_tb.tcl
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
run 2000
close_sim
launch_simulation
source Complete_MIPS_tb.tcl
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/addr
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
run 2000
close_sim
launch_simulation
source Complete_MIPS_tb.tcl
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
run 2000
close_sim
launch_simulation
source Complete_MIPS_tb.tcl
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
run 2000
close_sim
launch_simulation
source Complete_MIPS_tb.tcl
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
run 2000
close_sim
launch_simulation
source Complete_MIPS_tb.tcl
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1361.527 ; gain = 0.000
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
run 2000
close_sim
launch_simulation
source Complete_MIPS_tb.tcl
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
run 2000
close_sim
launch_simulation
source Complete_MIPS_tb.tcl
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
run 2000
close_sim
launch_simulation
source Complete_MIPS_tb.tcl
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
run 2000
close_sim
launch_simulation
launch_simulation
source Complete_MIPS_tb.tcl
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
run 2000
close_sim
launch_simulation
source Complete_MIPS_tb.tcl
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
run 2000
close_sim
launch_simulation
source Complete_MIPS_tb.tcl
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
run 2000
close_sim
launch_simulation
source Complete_MIPS_tb.tcl
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
run 2000
close_sim
launch_simulation
source Complete_MIPS_tb.tcl
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
run 2000
close_sim
launch_simulation
source Complete_MIPS_tb.tcl
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
run 2000
close_sim
launch_simulation
source Complete_MIPS_tb.tcl
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
run 2000
close_sim
launch_simulation
source Complete_MIPS_tb.tcl
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
run 2000
close_sim
launch_simulation
source Complete_MIPS_tb.tcl
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
run 2000
close_sim
launch_simulation
source Complete_MIPS_tb.tcl
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
run 2000
