# phase2_taus_hls

Notes: this project was initially designed with xcvu9p-flgc2104-2-i , target clock of 3.125 ns and pipelining interval of 8 clock cycles (40 MHz)