--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml DEA.twx DEA.ncd -o DEA.twr DEA.pcf -ucf DEA.ucf

Design file:              DEA.ncd
Physical constraint file: DEA.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6140 paths analyzed, 1105 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.923ns.
--------------------------------------------------------------------------------

Paths for end point currentCharIndex_6 (SLICE_X2Y86.SR), 66 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sizeOfDataInByte_1 (FF)
  Destination:          currentCharIndex_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.904ns (Levels of Logic = 3)
  Clock Path Skew:      0.016ns (0.640 - 0.624)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sizeOfDataInByte_1 to currentCharIndex_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y92.BQ      Tcko                  0.393   sizeOfDataInByte<3>
                                                       sizeOfDataInByte_1
    SLICE_X8Y87.D3       net (fanout=17)       1.014   sizeOfDataInByte<1>
    SLICE_X8Y87.D        Tilo                  0.097   N651
                                                       _n02665_SW1
    SLICE_X8Y87.C2       net (fanout=1)        0.606   N651
    SLICE_X8Y87.C        Tilo                  0.097   N651
                                                       _n02665
    SLICE_X3Y87.A1       net (fanout=1)        0.785   _n02665
    SLICE_X3Y87.A        Tilo                  0.097   currentCharIndex<3>
                                                       Reset_OR_DriverANDClockEnable1
    SLICE_X2Y86.SR       net (fanout=6)        0.442   Reset_OR_DriverANDClockEnable
    SLICE_X2Y86.CLK      Tsrck                 0.373   currentCharIndex<7>
                                                       currentCharIndex_6
    -------------------------------------------------  ---------------------------
    Total                                      3.904ns (1.057ns logic, 2.847ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               currentCharIndex_4 (FF)
  Destination:          currentCharIndex_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.780ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.097 - 0.119)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: currentCharIndex_4 to currentCharIndex_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y86.BQ       Tcko                  0.341   currentCharIndex<5>
                                                       currentCharIndex_4
    SLICE_X10Y87.D1      net (fanout=46)       1.126   currentCharIndex<4>
    SLICE_X10Y87.D       Tilo                  0.097   N641
                                                       _n02665_SW0
    SLICE_X8Y87.C4       net (fanout=1)        0.422   N641
    SLICE_X8Y87.C        Tilo                  0.097   N651
                                                       _n02665
    SLICE_X3Y87.A1       net (fanout=1)        0.785   _n02665
    SLICE_X3Y87.A        Tilo                  0.097   currentCharIndex<3>
                                                       Reset_OR_DriverANDClockEnable1
    SLICE_X2Y86.SR       net (fanout=6)        0.442   Reset_OR_DriverANDClockEnable
    SLICE_X2Y86.CLK      Tsrck                 0.373   currentCharIndex<7>
                                                       currentCharIndex_6
    -------------------------------------------------  ---------------------------
    Total                                      3.780ns (1.005ns logic, 2.775ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sizeOfDataInByte_0 (FF)
  Destination:          currentCharIndex_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.814ns (Levels of Logic = 3)
  Clock Path Skew:      0.016ns (0.640 - 0.624)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sizeOfDataInByte_0 to currentCharIndex_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y92.AQ      Tcko                  0.393   sizeOfDataInByte<3>
                                                       sizeOfDataInByte_0
    SLICE_X11Y87.C2      net (fanout=17)       0.967   sizeOfDataInByte<0>
    SLICE_X11Y87.C       Tilo                  0.097   byteOfKey_6
                                                       Msub_GND_1_o_GND_1_o_sub_6_OUT_xor<3>11
    SLICE_X9Y87.C3       net (fanout=3)        0.472   GND_1_o_GND_1_o_sub_6_OUT<3>
    SLICE_X9Y87.C        Tilo                  0.097   GND_1_o_GND_1_o_sub_6_OUT<5>
                                                       _n02668_SW0_SW0
    SLICE_X3Y87.A2       net (fanout=1)        0.876   N45
    SLICE_X3Y87.A        Tilo                  0.097   currentCharIndex<3>
                                                       Reset_OR_DriverANDClockEnable1
    SLICE_X2Y86.SR       net (fanout=6)        0.442   Reset_OR_DriverANDClockEnable
    SLICE_X2Y86.CLK      Tsrck                 0.373   currentCharIndex<7>
                                                       currentCharIndex_6
    -------------------------------------------------  ---------------------------
    Total                                      3.814ns (1.057ns logic, 2.757ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point currentCharIndex_7 (SLICE_X2Y86.SR), 66 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sizeOfDataInByte_1 (FF)
  Destination:          currentCharIndex_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.904ns (Levels of Logic = 3)
  Clock Path Skew:      0.016ns (0.640 - 0.624)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sizeOfDataInByte_1 to currentCharIndex_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y92.BQ      Tcko                  0.393   sizeOfDataInByte<3>
                                                       sizeOfDataInByte_1
    SLICE_X8Y87.D3       net (fanout=17)       1.014   sizeOfDataInByte<1>
    SLICE_X8Y87.D        Tilo                  0.097   N651
                                                       _n02665_SW1
    SLICE_X8Y87.C2       net (fanout=1)        0.606   N651
    SLICE_X8Y87.C        Tilo                  0.097   N651
                                                       _n02665
    SLICE_X3Y87.A1       net (fanout=1)        0.785   _n02665
    SLICE_X3Y87.A        Tilo                  0.097   currentCharIndex<3>
                                                       Reset_OR_DriverANDClockEnable1
    SLICE_X2Y86.SR       net (fanout=6)        0.442   Reset_OR_DriverANDClockEnable
    SLICE_X2Y86.CLK      Tsrck                 0.373   currentCharIndex<7>
                                                       currentCharIndex_7
    -------------------------------------------------  ---------------------------
    Total                                      3.904ns (1.057ns logic, 2.847ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               currentCharIndex_4 (FF)
  Destination:          currentCharIndex_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.780ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.097 - 0.119)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: currentCharIndex_4 to currentCharIndex_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y86.BQ       Tcko                  0.341   currentCharIndex<5>
                                                       currentCharIndex_4
    SLICE_X10Y87.D1      net (fanout=46)       1.126   currentCharIndex<4>
    SLICE_X10Y87.D       Tilo                  0.097   N641
                                                       _n02665_SW0
    SLICE_X8Y87.C4       net (fanout=1)        0.422   N641
    SLICE_X8Y87.C        Tilo                  0.097   N651
                                                       _n02665
    SLICE_X3Y87.A1       net (fanout=1)        0.785   _n02665
    SLICE_X3Y87.A        Tilo                  0.097   currentCharIndex<3>
                                                       Reset_OR_DriverANDClockEnable1
    SLICE_X2Y86.SR       net (fanout=6)        0.442   Reset_OR_DriverANDClockEnable
    SLICE_X2Y86.CLK      Tsrck                 0.373   currentCharIndex<7>
                                                       currentCharIndex_7
    -------------------------------------------------  ---------------------------
    Total                                      3.780ns (1.005ns logic, 2.775ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sizeOfDataInByte_0 (FF)
  Destination:          currentCharIndex_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.814ns (Levels of Logic = 3)
  Clock Path Skew:      0.016ns (0.640 - 0.624)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sizeOfDataInByte_0 to currentCharIndex_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y92.AQ      Tcko                  0.393   sizeOfDataInByte<3>
                                                       sizeOfDataInByte_0
    SLICE_X11Y87.C2      net (fanout=17)       0.967   sizeOfDataInByte<0>
    SLICE_X11Y87.C       Tilo                  0.097   byteOfKey_6
                                                       Msub_GND_1_o_GND_1_o_sub_6_OUT_xor<3>11
    SLICE_X9Y87.C3       net (fanout=3)        0.472   GND_1_o_GND_1_o_sub_6_OUT<3>
    SLICE_X9Y87.C        Tilo                  0.097   GND_1_o_GND_1_o_sub_6_OUT<5>
                                                       _n02668_SW0_SW0
    SLICE_X3Y87.A2       net (fanout=1)        0.876   N45
    SLICE_X3Y87.A        Tilo                  0.097   currentCharIndex<3>
                                                       Reset_OR_DriverANDClockEnable1
    SLICE_X2Y86.SR       net (fanout=6)        0.442   Reset_OR_DriverANDClockEnable
    SLICE_X2Y86.CLK      Tsrck                 0.373   currentCharIndex<7>
                                                       currentCharIndex_7
    -------------------------------------------------  ---------------------------
    Total                                      3.814ns (1.057ns logic, 2.757ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point Mram_result1_RAMA (SLICE_X2Y85.CE), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sizeOfDataInByte_4 (FF)
  Destination:          Mram_result1_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      3.868ns (Levels of Logic = 3)
  Clock Path Skew:      0.015ns (0.639 - 0.624)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sizeOfDataInByte_4 to Mram_result1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y92.AQ      Tcko                  0.341   sizeOfDataInByte<7>
                                                       sizeOfDataInByte_4
    SLICE_X11Y86.C3      net (fanout=12)       0.788   sizeOfDataInByte<4>
    SLICE_X11Y86.C       Tilo                  0.097   Mcount_keyIndex_val2
                                                       index[7]_sizeOfDataInByte[7]_LessThan_51_o1_SW1
    SLICE_X8Y85.B2       net (fanout=5)        0.784   N11
    SLICE_X8Y85.B        Tilo                  0.097   index[7]_sizeOfDataInByte[7]_LessThan_51_o2
                                                       index[7]_sizeOfDataInByte[7]_LessThan_51_o1
    SLICE_X9Y83.A2       net (fanout=4)        0.617   index[7]_sizeOfDataInByte[7]_LessThan_51_o2
    SLICE_X9Y83.A        Tilo                  0.097   N67
                                                       write_ctrl2
    SLICE_X2Y85.CE       net (fanout=3)        0.663   write_ctrl2
    SLICE_X2Y85.CLK      Tceck                 0.384   Mram_result1_RAMD_O
                                                       Mram_result1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      3.868ns (1.016ns logic, 2.852ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               index_4 (FF)
  Destination:          Mram_result1_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      3.845ns (Levels of Logic = 3)
  Clock Path Skew:      0.024ns (0.639 - 0.615)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: index_4 to Mram_result1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y82.BQ      Tcko                  0.341   index<6>
                                                       index_4
    SLICE_X11Y86.C1      net (fanout=14)       0.765   index<4>
    SLICE_X11Y86.C       Tilo                  0.097   Mcount_keyIndex_val2
                                                       index[7]_sizeOfDataInByte[7]_LessThan_51_o1_SW1
    SLICE_X8Y85.B2       net (fanout=5)        0.784   N11
    SLICE_X8Y85.B        Tilo                  0.097   index[7]_sizeOfDataInByte[7]_LessThan_51_o2
                                                       index[7]_sizeOfDataInByte[7]_LessThan_51_o1
    SLICE_X9Y83.A2       net (fanout=4)        0.617   index[7]_sizeOfDataInByte[7]_LessThan_51_o2
    SLICE_X9Y83.A        Tilo                  0.097   N67
                                                       write_ctrl2
    SLICE_X2Y85.CE       net (fanout=3)        0.663   write_ctrl2
    SLICE_X2Y85.CLK      Tceck                 0.384   Mram_result1_RAMD_O
                                                       Mram_result1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      3.845ns (1.016ns logic, 2.829ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sizeOfDataInByte_3 (FF)
  Destination:          Mram_result1_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      3.739ns (Levels of Logic = 3)
  Clock Path Skew:      0.015ns (0.639 - 0.624)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sizeOfDataInByte_3 to Mram_result1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y92.DQ      Tcko                  0.393   sizeOfDataInByte<3>
                                                       sizeOfDataInByte_3
    SLICE_X10Y86.D4      net (fanout=11)       0.750   sizeOfDataInByte<3>
    SLICE_X10Y86.D       Tilo                  0.097   encrypt_Ack
                                                       index[7]_sizeOfDataInByte[7]_LessThan_51_o1_SW0
    SLICE_X8Y85.B1       net (fanout=5)        0.641   N01
    SLICE_X8Y85.B        Tilo                  0.097   index[7]_sizeOfDataInByte[7]_LessThan_51_o2
                                                       index[7]_sizeOfDataInByte[7]_LessThan_51_o1
    SLICE_X9Y83.A2       net (fanout=4)        0.617   index[7]_sizeOfDataInByte[7]_LessThan_51_o2
    SLICE_X9Y83.A        Tilo                  0.097   N67
                                                       write_ctrl2
    SLICE_X2Y85.CE       net (fanout=3)        0.663   write_ctrl2
    SLICE_X2Y85.CLK      Tceck                 0.384   Mram_result1_RAMD_O
                                                       Mram_result1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      3.739ns (1.068ns logic, 2.671ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------

Paths for end point Mram_userData15_RAMA (SLICE_X8Y90.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.101ns (requirement - (clock path skew + uncertainty - data path))
  Source:               charCount_2 (FF)
  Destination:          Mram_userData15_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.318 - 0.281)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: charCount_2 to Mram_userData15_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y90.CQ      Tcko                  0.164   charCount<3>
                                                       charCount_2
    SLICE_X8Y90.D3       net (fanout=11)       0.228   charCount<2>
    SLICE_X8Y90.CLK      Tah         (-Th)     0.254   Mram_userData15_RAMD_O
                                                       Mram_userData15_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (-0.090ns logic, 0.228ns route)
                                                       (-65.2% logic, 165.2% route)

--------------------------------------------------------------------------------

Paths for end point Mram_userData15_RAMB (SLICE_X8Y90.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.101ns (requirement - (clock path skew + uncertainty - data path))
  Source:               charCount_2 (FF)
  Destination:          Mram_userData15_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.318 - 0.281)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: charCount_2 to Mram_userData15_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y90.CQ      Tcko                  0.164   charCount<3>
                                                       charCount_2
    SLICE_X8Y90.D3       net (fanout=11)       0.228   charCount<2>
    SLICE_X8Y90.CLK      Tah         (-Th)     0.254   Mram_userData15_RAMD_O
                                                       Mram_userData15_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (-0.090ns logic, 0.228ns route)
                                                       (-65.2% logic, 165.2% route)

--------------------------------------------------------------------------------

Paths for end point Mram_userData15_RAMC (SLICE_X8Y90.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.101ns (requirement - (clock path skew + uncertainty - data path))
  Source:               charCount_2 (FF)
  Destination:          Mram_userData15_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.318 - 0.281)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: charCount_2 to Mram_userData15_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y90.CQ      Tcko                  0.164   charCount<3>
                                                       charCount_2
    SLICE_X8Y90.D3       net (fanout=11)       0.228   charCount<2>
    SLICE_X8Y90.CLK      Tah         (-Th)     0.254   Mram_userData15_RAMD_O
                                                       Mram_userData15_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (-0.090ns logic, 0.228ns route)
                                                       (-65.2% logic, 165.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------
Slack: 7.766ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.234ns (447.628MHz) (Trper_CLKA)
  Physical resource: Mram_userData/CLKARDCLK
  Logical resource: Mram_userData/CLKARDCLK
  Location pin: RAMB18_X0Y35.CLKARDCLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------
Slack: 7.900ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.050ns (Tmpw)
  Physical resource: Mram_result1_RAMD_O/CLK
  Logical resource: Mram_result1_RAMA/CLK
  Location pin: SLICE_X2Y85.CLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------
Slack: 7.900ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.050ns (Tmpw)
  Physical resource: Mram_result1_RAMD_O/CLK
  Logical resource: Mram_result1_RAMA/CLK
  Location pin: SLICE_X2Y85.CLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_100M       |    3.923|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6140 paths, 0 nets, and 1307 connections

Design statistics:
   Minimum period:   3.923ns{1}   (Maximum frequency: 254.907MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 18 22:35:34 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 775 MB



