Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Thu Mar  9 15:50:18 2017
| Host         : tea02 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file hcode_shell_top_timing_summary_postroute_physopted.rpt -rpx hcode_shell_top_timing_summary_postroute_physopted.rpx
| Design       : hcode_shell_top
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 8 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.139        0.000                      0                50874        0.044        0.000                      0                50874        0.000        0.000                       0                 14198  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                   ------------         ----------      --------------
clk_wiz_1/inst/clk_in1                                                                                                                                  {0.000 2.000}        4.000           250.000         
  clk_out4_clk_wiz_0                                                                                                                                    {0.000 2.083}        4.167           240.000         
  clkfbout_clk_wiz_0                                                                                                                                    {0.000 10.000}       20.000          50.000          
clk_wiz_2/inst/clk_in1                                                                                                                                  {0.000 2.000}        4.000           250.000         
  clk_out4_clk_wiz_0_1                                                                                                                                  {0.000 2.083}        4.167           240.000         
  clkfbout_clk_wiz_0_1                                                                                                                                  {0.000 10.000}       20.000          50.000          
clk_wiz_3/inst/clk_in1                                                                                                                                  {0.000 2.000}        4.000           250.000         
  clk_out4_clk_wiz_0_2                                                                                                                                  {0.000 2.083}        4.167           240.000         
  clkfbout_clk_wiz_0_2                                                                                                                                  {0.000 10.000}       20.000          50.000          
clk_wiz_4/inst/clk_in1                                                                                                                                  {0.000 2.000}        4.000           250.000         
  clk_out4_clk_wiz_0_3                                                                                                                                  {0.000 2.083}        4.167           240.000         
  clkfbout_clk_wiz_0_3                                                                                                                                  {0.000 10.000}       20.000          50.000          
sys_clk                                                                                                                                                 {0.000 5.000}        10.000          100.000         
xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK  {0.000 5.000}        10.000          100.000         
  clk_125mhz                                                                                                                                            {0.000 4.000}        8.000           125.000         
  clk_250mhz                                                                                                                                            {0.000 2.000}        4.000           250.000         
  mmcm_fb                                                                                                                                               {0.000 5.000}        10.000          100.000         
  userclk1                                                                                                                                              {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz_1/inst/clk_in1                                                                                                                                                                                                                                                                                    0.833        0.000                       0                     1  
  clk_out4_clk_wiz_0                                                                                                                                          0.895        0.000                      0                  407        0.106        0.000                      0                  407        1.683        0.000                       0                   163  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                                                                                     18.592        0.000                       0                     3  
clk_wiz_2/inst/clk_in1                                                                                                                                                                                                                                                                                    0.833        0.000                       0                     1  
  clk_out4_clk_wiz_0_1                                                                                                                                        0.787        0.000                      0                  407        0.062        0.000                      0                  407        1.683        0.000                       0                   163  
  clkfbout_clk_wiz_0_1                                                                                                                                                                                                                                                                                   18.592        0.000                       0                     3  
clk_wiz_3/inst/clk_in1                                                                                                                                                                                                                                                                                    0.833        0.000                       0                     1  
  clk_out4_clk_wiz_0_2                                                                                                                                        0.862        0.000                      0                  407        0.106        0.000                      0                  407        1.683        0.000                       0                   163  
  clkfbout_clk_wiz_0_2                                                                                                                                                                                                                                                                                   18.592        0.000                       0                     3  
clk_wiz_4/inst/clk_in1                                                                                                                                                                                                                                                                                    0.833        0.000                       0                     1  
  clk_out4_clk_wiz_0_3                                                                                                                                        0.926        0.000                      0                  407        0.101        0.000                      0                  407        1.683        0.000                       0                   163  
  clkfbout_clk_wiz_0_3                                                                                                                                                                                                                                                                                   18.592        0.000                       0                     3  
sys_clk                                                                                                                                                       9.029        0.000                      0                   56        0.172        0.000                      0                   56        4.358        0.000                       0                    83  
xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK                                                                                                                                                    3.000        0.000                       0                     3  
  clk_125mhz                                                                                                                                                  0.471        0.000                      0                 7507        0.064        0.000                      0                 7507        2.286        0.000                       0                  3290  
  clk_250mhz                                                                                                                                                                                                                                                                                              2.592        0.000                       0                     2  
  mmcm_fb                                                                                                                                                                                                                                                                                                 8.929        0.000                       0                     2  
  userclk1                                                                                                                                                    0.139        0.000                      0                41609        0.044        0.000                      0                41609        0.000        0.000                       0                 10150  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out4_clk_wiz_0    clk_out4_clk_wiz_0          2.743        0.000                      0                    9        0.281        0.000                      0                    9  
**async_default**     clk_out4_clk_wiz_0_1  clk_out4_clk_wiz_0_1        2.702        0.000                      0                    9        0.192        0.000                      0                    9  
**async_default**     clk_out4_clk_wiz_0_2  clk_out4_clk_wiz_0_2        2.868        0.000                      0                    9        0.289        0.000                      0                    9  
**async_default**     clk_out4_clk_wiz_0_3  clk_out4_clk_wiz_0_3        2.626        0.000                      0                    9        0.259        0.000                      0                    9  
**async_default**     userclk1              userclk1                    1.572        0.000                      0                   38        0.273        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_1/inst/clk_in1
  To Clock:  clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         4.000       2.929      MMCME2_ADV_X0Y4  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       4.000       96.000     MMCME2_ADV_X0Y4  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X0Y4  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X0Y4  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X0Y4  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X0Y4  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.895ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 1.800ns (68.607%)  route 0.824ns (31.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 5.760 - 4.167 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.419     1.419    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.968    -1.549 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.458    -0.091    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.739     1.741    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X10Y11        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y11        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[1])
                                                      1.800     3.541 r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[1]
                         net (fo=1, routed)           0.824     4.364    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[17]
    RAMB36_X10Y13        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.257     5.424    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.687     2.737 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.349     4.086    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.592     5.760    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X10Y13        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.114     5.874    
                         clock uncertainty           -0.072     5.803    
    RAMB36_X10Y13        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[1])
                                                     -0.543     5.260    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.260    
                         arrival time                          -4.364    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.896ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 1.800ns (68.511%)  route 0.827ns (31.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 5.704 - 4.167 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.419     1.419    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.968    -1.549 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.458    -0.091    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.678     1.680    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X9Y10         RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[1])
                                                      1.800     3.480 r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[1]
                         net (fo=1, routed)           0.827     4.307    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[17]
    RAMB36_X9Y12         RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.257     5.424    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.687     2.737 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.349     4.086    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.536     5.704    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X9Y12         RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.113     5.817    
                         clock uncertainty           -0.072     5.746    
    RAMB36_X9Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[1])
                                                     -0.543     5.203    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.203    
                         arrival time                          -4.307    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 1.800ns (69.013%)  route 0.808ns (30.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 5.699 - 4.167 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.419     1.419    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.968    -1.549 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.458    -0.091    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.677     1.679    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X9Y11         RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     3.479 r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           0.808     4.287    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[0]
    RAMB36_X9Y13         RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.257     5.424    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.687     2.737 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.349     4.086    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.531     5.699    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X9Y13         RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.113     5.812    
                         clock uncertainty           -0.072     5.741    
    RAMB36_X9Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543     5.198    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.198    
                         arrival time                          -4.287    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 1.800ns (69.089%)  route 0.805ns (30.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 5.699 - 4.167 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.419     1.419    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.968    -1.549 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.458    -0.091    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.677     1.679    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X9Y11         RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      1.800     3.479 r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           0.805     4.284    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[8]
    RAMB36_X9Y13         RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.257     5.424    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.687     2.737 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.349     4.086    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.531     5.699    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X9Y13         RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.113     5.812    
                         clock uncertainty           -0.072     5.741    
    RAMB36_X9Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.543     5.198    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.198    
                         arrival time                          -4.284    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 1.800ns (69.703%)  route 0.782ns (30.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 5.760 - 4.167 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.419     1.419    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.968    -1.549 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.458    -0.091    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.739     1.741    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X10Y11        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y11        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[23])
                                                      1.800     3.541 r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[23]
                         net (fo=1, routed)           0.782     4.323    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[25]
    RAMB36_X10Y13        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.257     5.424    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.687     2.737 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.349     4.086    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.592     5.760    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X10Y13        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.114     5.874    
                         clock uncertainty           -0.072     5.803    
    RAMB36_X10Y13        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[23])
                                                     -0.543     5.260    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.260    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.943ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 1.800ns (69.865%)  route 0.776ns (30.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 5.760 - 4.167 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.419     1.419    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.968    -1.549 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.458    -0.091    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.739     1.741    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X10Y11        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y11        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      1.800     3.541 r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[21]
                         net (fo=1, routed)           0.776     4.317    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[23]
    RAMB36_X10Y13        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.257     5.424    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.687     2.737 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.349     4.086    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.592     5.760    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X10Y13        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.114     5.874    
                         clock uncertainty           -0.072     5.803    
    RAMB36_X10Y13        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[21])
                                                     -0.543     5.260    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.260    
                         arrival time                          -4.317    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 1.800ns (70.373%)  route 0.758ns (29.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 5.699 - 4.167 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.419     1.419    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.968    -1.549 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.458    -0.091    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.677     1.679    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X9Y11         RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     3.479 r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           0.758     4.236    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[1]
    RAMB36_X9Y13         RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.257     5.424    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.687     2.737 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.349     4.086    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.531     5.699    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X9Y13         RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.113     5.812    
                         clock uncertainty           -0.072     5.741    
    RAMB36_X9Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.543     5.198    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.198    
                         arrival time                          -4.236    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 1.800ns (70.371%)  route 0.758ns (29.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 5.704 - 4.167 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.419     1.419    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.968    -1.549 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.458    -0.091    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.678     1.680    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X9Y10         RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     3.480 r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           0.758     4.237    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[1]
    RAMB36_X9Y12         RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.257     5.424    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.687     2.737 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.349     4.086    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.536     5.704    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X9Y12         RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.113     5.817    
                         clock uncertainty           -0.072     5.746    
    RAMB36_X9Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.543     5.203    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.203    
                         arrival time                          -4.237    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.990ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 1.800ns (71.183%)  route 0.729ns (28.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 5.699 - 4.167 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.419     1.419    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.968    -1.549 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.458    -0.091    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.677     1.679    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X9Y11         RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[3])
                                                      1.800     3.479 r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[3]
                         net (fo=1, routed)           0.729     4.207    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[35]
    RAMB36_X9Y13         RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.257     5.424    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.687     2.737 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.349     4.086    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.531     5.699    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X9Y13         RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.113     5.812    
                         clock uncertainty           -0.072     5.741    
    RAMB36_X9Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[3])
                                                     -0.543     5.198    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.198    
                         arrival time                          -4.207    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 1.800ns (71.380%)  route 0.722ns (28.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 5.699 - 4.167 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.419     1.419    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.968    -1.549 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.458    -0.091    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.677     1.679    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X9Y11         RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[2])
                                                      1.800     3.479 r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[2]
                         net (fo=1, routed)           0.722     4.200    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[26]
    RAMB36_X9Y13         RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.257     5.424    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.687     2.737 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.349     4.086    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.531     5.699    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X9Y13         RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.113     5.812    
                         clock uncertainty           -0.072     5.741    
    RAMB36_X9Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[2])
                                                     -0.543     5.198    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.198    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                  0.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.975ns
    Source Clock Delay      (SCD):    0.734ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.594     0.594    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.188    -0.594 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.570    -0.024    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.732     0.734    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X169Y56        FDCE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y56        FDCE (Prop_fdce_C_Q)         0.100     0.834 r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/Q
                         net (fo=1, routed)           0.055     0.889    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[9]
    SLICE_X169Y56        FDCE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.809     0.809    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.469    -0.660 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.632    -0.028    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.973     0.975    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X169Y56        FDCE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.241     0.734    
    SLICE_X169Y56        FDCE (Hold_fdce_C_D)         0.049     0.783    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.975ns
    Source Clock Delay      (SCD):    0.734ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.594     0.594    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.188    -0.594 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.570    -0.024    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.732     0.734    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X169Y56        FDCE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y56        FDCE (Prop_fdce_C_Q)         0.100     0.834 r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     0.889    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[0]
    SLICE_X169Y56        FDCE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.809     0.809    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.469    -0.660 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.632    -0.028    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.973     0.975    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X169Y56        FDCE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.241     0.734    
    SLICE_X169Y56        FDCE (Hold_fdce_C_D)         0.047     0.781    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.975ns
    Source Clock Delay      (SCD):    0.734ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.594     0.594    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.188    -0.594 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.570    -0.024    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.732     0.734    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X169Y55        FDCE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y55        FDCE (Prop_fdce_C_Q)         0.100     0.834 r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     0.889    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[2]
    SLICE_X169Y55        FDCE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.809     0.809    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.469    -0.660 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.632    -0.028    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.973     0.975    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X169Y55        FDCE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.241     0.734    
    SLICE_X169Y55        FDCE (Hold_fdce_C_D)         0.047     0.781    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.975ns
    Source Clock Delay      (SCD):    0.734ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.594     0.594    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.188    -0.594 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.570    -0.024    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.732     0.734    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X169Y56        FDCE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y56        FDCE (Prop_fdce_C_Q)         0.100     0.834 r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.055     0.889    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[7]
    SLICE_X169Y56        FDCE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.809     0.809    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.469    -0.660 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.632    -0.028    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.973     0.975    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X169Y56        FDCE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.241     0.734    
    SLICE_X169Y56        FDCE (Hold_fdce_C_D)         0.047     0.781    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.944ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.594     0.594    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.188    -0.594 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.570    -0.024    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.701     0.703    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X159Y52        FDCE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y52        FDCE (Prop_fdce_C_Q)         0.100     0.803 r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     0.858    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X159Y52        FDCE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.809     0.809    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.469    -0.660 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.632    -0.028    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.942     0.944    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X159Y52        FDCE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.241     0.703    
    SLICE_X159Y52        FDCE (Hold_fdce_C_D)         0.047     0.750    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.702ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.594     0.594    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.188    -0.594 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.570    -0.024    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.700     0.702    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X159Y53        FDCE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y53        FDCE (Prop_fdce_C_Q)         0.100     0.802 r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     0.857    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[2]
    SLICE_X159Y53        FDCE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.809     0.809    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.469    -0.660 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.632    -0.028    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.941     0.943    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X159Y53        FDCE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.241     0.702    
    SLICE_X159Y53        FDCE (Hold_fdce_C_D)         0.047     0.749    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.975ns
    Source Clock Delay      (SCD):    0.734ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.594     0.594    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.188    -0.594 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.570    -0.024    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.732     0.734    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X169Y55        FDCE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y55        FDCE (Prop_fdce_C_Q)         0.100     0.834 r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     0.889    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[3]
    SLICE_X169Y55        FDCE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.809     0.809    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.469    -0.660 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.632    -0.028    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.973     0.975    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X169Y55        FDCE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.241     0.734    
    SLICE_X169Y55        FDCE (Hold_fdce_C_D)         0.044     0.778    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.975ns
    Source Clock Delay      (SCD):    0.734ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.594     0.594    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.188    -0.594 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.570    -0.024    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.732     0.734    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X169Y56        FDCE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y56        FDCE (Prop_fdce_C_Q)         0.100     0.834 r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/Q
                         net (fo=1, routed)           0.055     0.889    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[4]
    SLICE_X169Y56        FDCE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.809     0.809    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.469    -0.660 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.632    -0.028    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.973     0.975    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X169Y56        FDCE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.241     0.734    
    SLICE_X169Y56        FDCE (Hold_fdce_C_D)         0.044     0.778    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.944ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.594     0.594    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.188    -0.594 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.570    -0.024    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.701     0.703    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X159Y52        FDCE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y52        FDCE (Prop_fdce_C_Q)         0.100     0.803 r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     0.858    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[1]
    SLICE_X159Y52        FDCE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.809     0.809    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.469    -0.660 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.632    -0.028    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.942     0.944    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X159Y52        FDCE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.241     0.703    
    SLICE_X159Y52        FDCE (Hold_fdce_C_D)         0.044     0.747    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.223%)  route 0.088ns (40.777%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.974ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.594     0.594    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.188    -0.594 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.570    -0.024    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.731     0.733    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X167Y52        FDRE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y52        FDRE (Prop_fdre_C_Q)         0.100     0.833 f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/Q
                         net (fo=2, routed)           0.088     0.921    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    SLICE_X166Y52        LUT2 (Prop_lut2_I1_O)        0.028     0.949 r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=1, routed)           0.000     0.949    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0
    SLICE_X166Y52        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.809     0.809    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.469    -0.660 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.632    -0.028    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.972     0.974    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X166Y52        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.230     0.744    
    SLICE_X166Y52        FDPE (Hold_fdpe_C_D)         0.087     0.831    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.167       2.328      RAMB36_X10Y13    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.167       2.328      RAMB36_X10Y11    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.167       2.328      RAMB36_X9Y12     xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.167       2.328      RAMB36_X9Y13     xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.167       2.328      RAMB36_X9Y10     xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.167       2.328      RAMB36_X10Y12    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.167       2.328      RAMB36_X9Y11     xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.167       2.328      RAMB36_X10Y10    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         4.167       2.758      BUFGCTRL_X0Y16   clk_wiz_1/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         4.167       3.096      MMCME2_ADV_X0Y4  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       4.167       209.193    MMCME2_ADV_X0Y4  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X159Y52    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X159Y52    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X159Y53    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X162Y53    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X162Y53    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X162Y52    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X162Y52    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X162Y52    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X162Y52    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X160Y54    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X169Y56    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X169Y56    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X168Y55    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X169Y55    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X169Y55    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X169Y56    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X169Y56    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X168Y55    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X168Y55    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X169Y56    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         20.000      18.592     BUFGCTRL_X0Y18   clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     MMCME2_ADV_X0Y4  clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     MMCME2_ADV_X0Y4  clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y4  clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y4  clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_2/inst/clk_in1
  To Clock:  clk_wiz_2/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_2/inst/clk_in1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk_wiz_2/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         4.000       2.929      MMCME2_ADV_X1Y5  clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       4.000       96.000     MMCME2_ADV_X1Y5  clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y5  clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y5  clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y5  clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y5  clk_wiz_2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_1 rise@4.167ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 1.800ns (72.860%)  route 0.671ns (27.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 5.839 - 4.167 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.585     1.585    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.373    -1.788 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.697    -0.091    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.983     1.985    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X11Y9         RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y9         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     3.785 r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           0.671     4.455    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[0]
    RAMB36_X11Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.393     5.560    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040     2.520 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.566     4.086    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.671     5.839    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.017     5.856    
                         clock uncertainty           -0.072     5.785    
    RAMB36_X11Y10        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543     5.242    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.242    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_1 rise@4.167ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 1.800ns (73.598%)  route 0.646ns (26.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 5.839 - 4.167 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.585     1.585    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.373    -1.788 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.697    -0.091    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.983     1.985    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X11Y9         RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y9         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                      1.800     3.785 r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[24]
                         net (fo=1, routed)           0.646     4.430    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[15]
    RAMB36_X11Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.393     5.560    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040     2.520 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.566     4.086    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.671     5.839    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.017     5.856    
                         clock uncertainty           -0.072     5.785    
    RAMB36_X11Y10        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[24])
                                                     -0.543     5.242    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.242    
                         arrival time                          -4.430    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_1 rise@4.167ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 1.800ns (73.749%)  route 0.641ns (26.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 5.839 - 4.167 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.585     1.585    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.373    -1.788 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.697    -0.091    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.983     1.985    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X11Y9         RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y9         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[28])
                                                      1.800     3.785 r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[28]
                         net (fo=1, routed)           0.641     4.425    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[19]
    RAMB36_X11Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.393     5.560    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040     2.520 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.566     4.086    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.671     5.839    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.017     5.856    
                         clock uncertainty           -0.072     5.785    
    RAMB36_X11Y10        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[28])
                                                     -0.543     5.242    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.242    
                         arrival time                          -4.425    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_1 rise@4.167ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 1.800ns (73.749%)  route 0.641ns (26.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 5.839 - 4.167 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.585     1.585    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.373    -1.788 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.697    -0.091    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.983     1.985    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X11Y9         RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y9         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.800     3.785 r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           0.641     4.425    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[3]
    RAMB36_X11Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.393     5.560    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040     2.520 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.566     4.086    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.671     5.839    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.017     5.856    
                         clock uncertainty           -0.072     5.785    
    RAMB36_X11Y10        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543     5.242    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.242    
                         arrival time                          -4.425    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_1 rise@4.167ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 1.800ns (75.125%)  route 0.596ns (24.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 5.839 - 4.167 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.585     1.585    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.373    -1.788 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.697    -0.091    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.983     1.985    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X11Y9         RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y9         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      1.800     3.785 r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           0.596     4.381    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[4]
    RAMB36_X11Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.393     5.560    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040     2.520 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.566     4.086    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.671     5.839    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.017     5.856    
                         clock uncertainty           -0.072     5.785    
    RAMB36_X11Y10        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.543     5.242    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.242    
                         arrival time                          -4.381    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_1 rise@4.167ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 1.800ns (75.220%)  route 0.593ns (24.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 5.839 - 4.167 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.585     1.585    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.373    -1.788 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.697    -0.091    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.983     1.985    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X11Y9         RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y9         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.800     3.785 r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           0.593     4.378    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[2]
    RAMB36_X11Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.393     5.560    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040     2.520 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.566     4.086    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.671     5.839    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.017     5.856    
                         clock uncertainty           -0.072     5.785    
    RAMB36_X11Y10        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.543     5.242    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.242    
                         arrival time                          -4.378    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_1 rise@4.167ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 1.800ns (75.992%)  route 0.569ns (24.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 5.839 - 4.167 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.585     1.585    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.373    -1.788 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.697    -0.091    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.983     1.985    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X11Y9         RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y9         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      1.800     3.785 r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[12]
                         net (fo=1, routed)           0.569     4.353    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[9]
    RAMB36_X11Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.393     5.560    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040     2.520 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.566     4.086    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.671     5.839    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.017     5.856    
                         clock uncertainty           -0.072     5.785    
    RAMB36_X11Y10        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[12])
                                                     -0.543     5.242    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.242    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_1 rise@4.167ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 1.800ns (75.992%)  route 0.569ns (24.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 5.839 - 4.167 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.585     1.585    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.373    -1.788 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.697    -0.091    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.983     1.985    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X11Y9         RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y9         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[26])
                                                      1.800     3.785 r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[26]
                         net (fo=1, routed)           0.569     4.353    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[17]
    RAMB36_X11Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.393     5.560    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040     2.520 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.566     4.086    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.671     5.839    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.017     5.856    
                         clock uncertainty           -0.072     5.785    
    RAMB36_X11Y10        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[26])
                                                     -0.543     5.242    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.242    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_1 rise@4.167ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 1.800ns (76.056%)  route 0.567ns (23.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 5.839 - 4.167 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.585     1.585    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.373    -1.788 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.697    -0.091    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.983     1.985    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X11Y9         RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y9         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      1.800     3.785 r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=1, routed)           0.567     4.351    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[5]
    RAMB36_X11Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.393     5.560    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040     2.520 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.566     4.086    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.671     5.839    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.017     5.856    
                         clock uncertainty           -0.072     5.785    
    RAMB36_X11Y10        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[8])
                                                     -0.543     5.242    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.242    
                         arrival time                          -4.351    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_1 rise@4.167ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.800ns (70.094%)  route 0.768ns (29.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.664ns = ( 5.830 - 4.167 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.585     1.585    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.373    -1.788 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.697    -0.091    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.810     1.812    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X12Y13        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y13        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[1])
                                                      1.800     3.612 r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[1]
                         net (fo=1, routed)           0.768     4.380    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[17]
    RAMB36_X11Y13        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.393     5.560    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040     2.520 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.566     4.086    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.662     5.830    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y13        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.090     5.920    
                         clock uncertainty           -0.072     5.849    
    RAMB36_X11Y13        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[1])
                                                     -0.543     5.306    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.306    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                  0.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.091ns (30.231%)  route 0.210ns (69.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.049ns
    Source Clock Delay      (SCD):    0.749ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.676     0.676    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.469    -0.793 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.769    -0.024    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.747     0.749    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X177Y50        FDCE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y50        FDCE (Prop_fdce_C_Q)         0.091     0.840 r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/Q
                         net (fo=6, routed)           0.210     1.050    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][6]
    RAMB36_X11Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.911     0.911    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.773    -0.862 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.834    -0.028    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.047     1.049    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.208     0.841    
    RAMB36_X11Y10        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.147     0.988    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.091ns (29.685%)  route 0.216ns (70.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.049ns
    Source Clock Delay      (SCD):    0.749ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.676     0.676    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.469    -0.793 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.769    -0.024    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.747     0.749    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X177Y52        FDCE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y52        FDCE (Prop_fdce_C_Q)         0.091     0.840 r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/Q
                         net (fo=6, routed)           0.216     1.056    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][5]
    RAMB36_X11Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.911     0.911    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.773    -0.862 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.834    -0.028    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.047     1.049    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.208     0.841    
    RAMB36_X11Y10        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.147     0.988    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.100ns (27.612%)  route 0.262ns (72.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.049ns
    Source Clock Delay      (SCD):    0.749ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.676     0.676    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.469    -0.793 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.769    -0.024    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.747     0.749    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X177Y52        FDCE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y52        FDCE (Prop_fdce_C_Q)         0.100     0.849 r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=5, routed)           0.262     1.111    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][0]
    RAMB36_X11Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.911     0.911    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.773    -0.862 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.834    -0.028    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.047     1.049    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.208     0.841    
    RAMB36_X11Y10        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.024    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.091ns (26.897%)  route 0.247ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.049ns
    Source Clock Delay      (SCD):    0.749ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.676     0.676    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.469    -0.793 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.769    -0.024    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.747     0.749    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X177Y52        FDCE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y52        FDCE (Prop_fdce_C_Q)         0.091     0.840 r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/Q
                         net (fo=6, routed)           0.247     1.087    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][7]
    RAMB36_X11Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.911     0.911    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.773    -0.862 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.834    -0.028    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.047     1.049    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.208     0.841    
    RAMB36_X11Y10        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.147     0.988    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.118ns (31.130%)  route 0.261ns (68.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.049ns
    Source Clock Delay      (SCD):    0.748ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.676     0.676    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.469    -0.793 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.769    -0.024    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.746     0.748    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X176Y54        FDCE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y54        FDCE (Prop_fdce_C_Q)         0.118     0.866 r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/Q
                         net (fo=6, routed)           0.261     1.127    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][9]
    RAMB36_X11Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.911     0.911    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.773    -0.862 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.834    -0.028    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.047     1.049    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.208     0.841    
    RAMB36_X11Y10        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.024    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.024ns
    Source Clock Delay      (SCD):    0.781ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.676     0.676    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.469    -0.793 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.769    -0.024    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.779     0.781    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X183Y52        FDCE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y52        FDCE (Prop_fdce_C_Q)         0.100     0.881 r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     0.936    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[1]
    SLICE_X183Y52        FDCE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.911     0.911    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.773    -0.862 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.834    -0.028    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.022     1.024    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X183Y52        FDCE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.243     0.781    
    SLICE_X183Y52        FDCE (Hold_fdce_C_D)         0.047     0.828    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    0.749ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.676     0.676    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.469    -0.793 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.769    -0.024    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.747     0.749    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X175Y51        FDCE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y51        FDCE (Prop_fdce_C_Q)         0.100     0.849 r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.055     0.904    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[5]
    SLICE_X175Y51        FDCE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.911     0.911    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.773    -0.862 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.834    -0.028    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.989     0.991    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X175Y51        FDCE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.242     0.749    
    SLICE_X175Y51        FDCE (Hold_fdce_C_D)         0.047     0.796    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    0.749ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.676     0.676    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.469    -0.793 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.769    -0.024    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.747     0.749    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X175Y51        FDCE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y51        FDCE (Prop_fdce_C_Q)         0.100     0.849 r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.055     0.904    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[8]
    SLICE_X175Y51        FDCE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.911     0.911    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.773    -0.862 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.834    -0.028    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.989     0.991    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X175Y51        FDCE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.242     0.749    
    SLICE_X175Y51        FDCE (Hold_fdce_C_D)         0.047     0.796    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    0.749ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.676     0.676    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.469    -0.793 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.769    -0.024    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.747     0.749    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X177Y51        FDCE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y51        FDCE (Prop_fdce_C_Q)         0.100     0.849 r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/Q
                         net (fo=1, routed)           0.055     0.904    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[9]
    SLICE_X177Y51        FDCE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.911     0.911    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.773    -0.862 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.834    -0.028    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.989     0.991    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X177Y51        FDCE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.242     0.749    
    SLICE_X177Y51        FDCE (Hold_fdce_C_D)         0.047     0.796    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.020ns
    Source Clock Delay      (SCD):    0.778ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.676     0.676    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.469    -0.793 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.769    -0.024    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.776     0.778    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X181Y55        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y55        FDPE (Prop_fdpe_C_Q)         0.100     0.878 r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     0.933    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X181Y55        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.911     0.911    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.773    -0.862 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.834    -0.028    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.018     1.020    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X181Y55        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.242     0.778    
    SLICE_X181Y55        FDPE (Hold_fdpe_C_D)         0.047     0.825    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0_1
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.167       2.328      RAMB36_X11Y10    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.167       2.328      RAMB36_X12Y13    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.167       2.328      RAMB36_X12Y10    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.167       2.328      RAMB36_X11Y9     xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.167       2.328      RAMB36_X11Y12    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.167       2.328      RAMB36_X12Y12    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.167       2.328      RAMB36_X11Y13    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.167       2.328      RAMB36_X12Y11    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         4.167       2.758      BUFGCTRL_X0Y17   clk_wiz_2/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         4.167       3.096      MMCME2_ADV_X1Y5  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       4.167       209.193    MMCME2_ADV_X1Y5  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X174Y51    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X175Y51    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X175Y51    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X174Y51    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X175Y51    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X177Y51    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X177Y53    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X177Y53    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X177Y53    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.083       1.683      SLICE_X174Y52    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         2.083       1.733      SLICE_X181Y55    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         2.083       1.733      SLICE_X181Y55    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         2.083       1.733      SLICE_X181Y55    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.083       1.733      SLICE_X176Y49    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.083       1.733      SLICE_X176Y49    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.083       1.733      SLICE_X175Y53    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         2.083       1.733      SLICE_X176Y53    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         2.083       1.733      SLICE_X176Y53    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.083       1.733      SLICE_X181Y56    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.083       1.733      SLICE_X181Y56    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         20.000      18.592     BUFGCTRL_X0Y19   clk_wiz_2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y5  clk_wiz_2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y5  clk_wiz_2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y5  clk_wiz_2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y5  clk_wiz_2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_3/inst/clk_in1
  To Clock:  clk_wiz_3/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_3/inst/clk_in1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk_wiz_3/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         4.000       2.929      MMCME2_ADV_X1Y1  clk_wiz_3/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       4.000       96.000     MMCME2_ADV_X1Y1  clk_wiz_3/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y1  clk_wiz_3/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y1  clk_wiz_3/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y1  clk_wiz_3/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y1  clk_wiz_3/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_2
  To Clock:  clk_out4_clk_wiz_0_2

Setup :            0  Failing Endpoints,  Worst Slack        0.862ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_2 rise@4.167ns - clk_out4_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.649ns  (logic 1.800ns (67.946%)  route 0.849ns (32.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 5.758 - 4.167 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.778     1.778    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.009    -2.231 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.138    -0.093    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         1.723     1.723    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X10Y14        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y14        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[30])
                                                      1.800     3.523 r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[30]
                         net (fo=1, routed)           0.849     4.372    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[33]
    RAMB36_X10Y16        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.619     5.786    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715     2.071 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.013     4.084    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     4.167 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         1.592     5.758    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X10Y16        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.090     5.848    
                         clock uncertainty           -0.072     5.777    
    RAMB36_X10Y16        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[30])
                                                     -0.543     5.234    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.234    
                         arrival time                          -4.372    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_2 rise@4.167ns - clk_out4_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 1.800ns (68.304%)  route 0.835ns (31.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 5.697 - 4.167 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.778     1.778    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.009    -2.231 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.138    -0.093    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         1.661     1.661    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X9Y14         RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[1])
                                                      1.800     3.461 r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[1]
                         net (fo=1, routed)           0.835     4.296    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[17]
    RAMB36_X9Y16         RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.619     5.786    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715     2.071 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.013     4.084    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     4.167 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         1.531     5.697    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X9Y16         RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.090     5.787    
                         clock uncertainty           -0.072     5.716    
    RAMB36_X9Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[1])
                                                     -0.543     5.173    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.173    
                         arrival time                          -4.296    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.892ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_2 rise@4.167ns - clk_out4_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 1.800ns (68.696%)  route 0.820ns (31.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 5.697 - 4.167 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.778     1.778    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.009    -2.231 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.138    -0.093    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         1.661     1.661    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X9Y14         RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      1.800     3.461 r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           0.820     4.281    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[8]
    RAMB36_X9Y16         RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.619     5.786    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715     2.071 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.013     4.084    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     4.167 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         1.531     5.697    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X9Y16         RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.090     5.787    
                         clock uncertainty           -0.072     5.716    
    RAMB36_X9Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.543     5.173    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.173    
                         arrival time                          -4.281    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_2 rise@4.167ns - clk_out4_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 1.800ns (69.332%)  route 0.796ns (30.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 5.758 - 4.167 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.778     1.778    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.009    -2.231 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.138    -0.093    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         1.723     1.723    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X10Y14        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y14        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      1.800     3.523 r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[22]
                         net (fo=1, routed)           0.796     4.319    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[24]
    RAMB36_X10Y16        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.619     5.786    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715     2.071 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.013     4.084    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     4.167 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         1.592     5.758    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X10Y16        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.090     5.848    
                         clock uncertainty           -0.072     5.777    
    RAMB36_X10Y16        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[22])
                                                     -0.543     5.234    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.234    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_2 rise@4.167ns - clk_out4_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 1.800ns (68.607%)  route 0.824ns (31.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 5.761 - 4.167 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.778     1.778    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.009    -2.231 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.138    -0.093    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         1.720     1.720    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X10Y15        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y15        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[1])
                                                      1.800     3.520 r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[1]
                         net (fo=1, routed)           0.824     4.343    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[17]
    RAMB36_X10Y17        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.619     5.786    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715     2.071 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.013     4.084    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     4.167 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         1.595     5.761    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X10Y17        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.114     5.875    
                         clock uncertainty           -0.072     5.804    
    RAMB36_X10Y17        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[1])
                                                     -0.543     5.261    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.261    
                         arrival time                          -4.343    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_2 rise@4.167ns - clk_out4_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 1.800ns (69.965%)  route 0.773ns (30.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 5.697 - 4.167 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.778     1.778    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.009    -2.231 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.138    -0.093    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         1.661     1.661    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X9Y14         RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     3.461 r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           0.773     4.233    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[1]
    RAMB36_X9Y16         RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.619     5.786    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715     2.071 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.013     4.084    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     4.167 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         1.531     5.697    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X9Y16         RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.090     5.787    
                         clock uncertainty           -0.072     5.716    
    RAMB36_X9Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.543     5.173    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.173    
                         arrival time                          -4.233    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_2 rise@4.167ns - clk_out4_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 1.800ns (69.615%)  route 0.786ns (30.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 5.761 - 4.167 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.778     1.778    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.009    -2.231 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.138    -0.093    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         1.720     1.720    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X10Y15        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y15        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[23])
                                                      1.800     3.520 r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[23]
                         net (fo=1, routed)           0.786     4.305    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[25]
    RAMB36_X10Y17        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.619     5.786    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715     2.071 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.013     4.084    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     4.167 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         1.595     5.761    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X10Y17        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.114     5.875    
                         clock uncertainty           -0.072     5.804    
    RAMB36_X10Y17        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[23])
                                                     -0.543     5.261    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.261    
                         arrival time                          -4.305    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_2 rise@4.167ns - clk_out4_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 1.800ns (69.733%)  route 0.781ns (30.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 5.700 - 4.167 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.778     1.778    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.009    -2.231 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.138    -0.093    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         1.658     1.658    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X9Y15         RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      1.800     3.458 r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[10]
                         net (fo=1, routed)           0.781     4.239    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[7]
    RAMB36_X9Y17         RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.619     5.786    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715     2.071 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.013     4.084    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     4.167 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         1.534     5.700    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X9Y17         RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.113     5.813    
                         clock uncertainty           -0.072     5.742    
    RAMB36_X9Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[10])
                                                     -0.543     5.199    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.199    
                         arrival time                          -4.239    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_2 rise@4.167ns - clk_out4_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 1.800ns (69.913%)  route 0.775ns (30.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 5.761 - 4.167 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.778     1.778    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.009    -2.231 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.138    -0.093    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         1.720     1.720    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X10Y15        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y15        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[19])
                                                      1.800     3.520 r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[19]
                         net (fo=1, routed)           0.775     4.294    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[21]
    RAMB36_X10Y17        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.619     5.786    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715     2.071 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.013     4.084    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     4.167 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         1.595     5.761    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X10Y17        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.114     5.875    
                         clock uncertainty           -0.072     5.804    
    RAMB36_X10Y17        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[19])
                                                     -0.543     5.261    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.261    
                         arrival time                          -4.294    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_2 rise@4.167ns - clk_out4_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 1.800ns (71.063%)  route 0.733ns (28.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 5.758 - 4.167 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.778     1.778    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.009    -2.231 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.138    -0.093    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         1.723     1.723    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X10Y14        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y14        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      1.800     3.523 r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           0.733     4.256    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[8]
    RAMB36_X10Y16        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.619     5.786    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715     2.071 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.013     4.084    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     4.167 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         1.592     5.758    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X10Y16        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.090     5.848    
                         clock uncertainty           -0.072     5.777    
    RAMB36_X10Y16        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.543     5.234    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.234    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                  0.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_2 rise@0.000ns - clk_out4_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.100ns (28.601%)  route 0.250ns (71.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.714     0.714    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.686    -0.972 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.946    -0.026    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         0.688     0.688    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X151Y80        FDCE                                         r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y80        FDCE (Prop_fdce_C_Q)         0.100     0.788 r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/Q
                         net (fo=6, routed)           0.250     1.038    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][5]
    RAMB36_X9Y16         RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.964     0.964    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.006    -1.042 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.012    -0.030    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         0.957     0.957    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X9Y16         RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.208     0.749    
    RAMB36_X9Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.932    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_2 rise@0.000ns - clk_out4_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.714     0.714    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.686    -0.972 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.946    -0.026    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         0.688     0.688    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X155Y70        FDCE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y70        FDCE (Prop_fdce_C_Q)         0.100     0.788 r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     0.843    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X155Y70        FDCE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.964     0.964    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.006    -1.042 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.012    -0.030    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         0.927     0.927    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X155Y70        FDCE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.239     0.688    
    SLICE_X155Y70        FDCE (Hold_fdce_C_D)         0.047     0.735    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_2 rise@0.000ns - clk_out4_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.714     0.714    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.686    -0.972 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.946    -0.026    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         0.688     0.688    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X151Y69        FDCE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y69        FDCE (Prop_fdce_C_Q)         0.100     0.788 r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/Q
                         net (fo=1, routed)           0.055     0.843    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[4]
    SLICE_X151Y69        FDCE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.964     0.964    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.006    -1.042 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.012    -0.030    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         0.927     0.927    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X151Y69        FDCE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.239     0.688    
    SLICE_X151Y69        FDCE (Hold_fdce_C_D)         0.047     0.735    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_2 rise@0.000ns - clk_out4_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.714     0.714    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.686    -0.972 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.946    -0.026    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         0.691     0.691    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X153Y83        FDCE                                         r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y83        FDCE (Prop_fdce_C_Q)         0.100     0.791 r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     0.846    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[0]
    SLICE_X153Y83        FDCE                                         r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.964     0.964    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.006    -1.042 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.012    -0.030    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         0.930     0.930    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X153Y83        FDCE                                         r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.239     0.691    
    SLICE_X153Y83        FDCE (Hold_fdce_C_D)         0.047     0.738    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_2 rise@0.000ns - clk_out4_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.714     0.714    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.686    -0.972 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.946    -0.026    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         0.690     0.690    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X151Y82        FDCE                                         r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y82        FDCE (Prop_fdce_C_Q)         0.100     0.790 r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     0.845    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[2]
    SLICE_X151Y82        FDCE                                         r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.964     0.964    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.006    -1.042 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.012    -0.030    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         0.929     0.929    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X151Y82        FDCE                                         r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.239     0.690    
    SLICE_X151Y82        FDCE (Hold_fdce_C_D)         0.047     0.737    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_2 rise@0.000ns - clk_out4_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.714     0.714    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.686    -0.972 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.946    -0.026    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         0.686     0.686    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X153Y78        FDPE                                         r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y78        FDPE (Prop_fdpe_C_Q)         0.100     0.786 r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     0.841    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X153Y78        FDPE                                         r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.964     0.964    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.006    -1.042 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.012    -0.030    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         0.925     0.925    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X153Y78        FDPE                                         r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.239     0.686    
    SLICE_X153Y78        FDPE (Hold_fdpe_C_D)         0.047     0.733    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_2 rise@0.000ns - clk_out4_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.714     0.714    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.686    -0.972 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.946    -0.026    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         0.689     0.689    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X155Y69        FDCE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y69        FDCE (Prop_fdce_C_Q)         0.100     0.789 r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.055     0.844    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[7]
    SLICE_X155Y69        FDCE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.964     0.964    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.006    -1.042 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.012    -0.030    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         0.928     0.928    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X155Y69        FDCE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.239     0.689    
    SLICE_X155Y69        FDCE (Hold_fdce_C_D)         0.047     0.736    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_2 rise@0.000ns - clk_out4_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.714     0.714    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.686    -0.972 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.946    -0.026    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         0.686     0.686    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X151Y71        FDCE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y71        FDCE (Prop_fdce_C_Q)         0.100     0.786 r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/Q
                         net (fo=1, routed)           0.055     0.841    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[9]
    SLICE_X151Y71        FDCE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.964     0.964    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.006    -1.042 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.012    -0.030    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         0.925     0.925    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X151Y71        FDCE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.239     0.686    
    SLICE_X151Y71        FDCE (Hold_fdce_C_D)         0.047     0.733    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_2 rise@0.000ns - clk_out4_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.714     0.714    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.686    -0.972 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.946    -0.026    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         0.688     0.688    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X155Y70        FDCE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y70        FDCE (Prop_fdce_C_Q)         0.100     0.788 r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.055     0.843    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[8]
    SLICE_X155Y70        FDCE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.964     0.964    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.006    -1.042 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.012    -0.030    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         0.927     0.927    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X155Y70        FDCE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.239     0.688    
    SLICE_X155Y70        FDCE (Hold_fdce_C_D)         0.044     0.732    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_2 rise@0.000ns - clk_out4_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.714     0.714    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.686    -0.972 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.946    -0.026    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         0.688     0.688    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X151Y69        FDCE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y69        FDCE (Prop_fdce_C_Q)         0.100     0.788 r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.055     0.843    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[5]
    SLICE_X151Y69        FDCE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.964     0.964    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.006    -1.042 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.012    -0.030    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         0.927     0.927    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X151Y69        FDCE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.239     0.688    
    SLICE_X151Y69        FDCE (Hold_fdce_C_D)         0.044     0.732    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0_2
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.167       2.328      RAMB36_X10Y16    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.167       2.328      RAMB36_X9Y16     xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.167       2.328      RAMB36_X10Y17    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.167       2.328      RAMB36_X10Y14    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.167       2.328      RAMB36_X9Y17     xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.167       2.328      RAMB36_X9Y14     xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.167       2.328      RAMB36_X10Y15    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.167       2.328      RAMB36_X9Y15     xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         4.167       2.758      BUFGCTRL_X0Y3    clk_wiz_3/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         4.167       3.096      MMCME2_ADV_X1Y1  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       4.167       209.193    MMCME2_ADV_X1Y1  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X153Y83    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X153Y83    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X151Y82    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X152Y82    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X152Y82    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X152Y82    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X151Y82    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X152Y82    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X150Y82    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X153Y83    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X153Y83    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X153Y83    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X151Y82    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X152Y82    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X152Y82    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X152Y82    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X151Y82    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X152Y82    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X152Y81    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X152Y81    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_2
  To Clock:  clkfbout_clk_wiz_0_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_2
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_3/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         20.000      18.592     BUFGCTRL_X0Y6    clk_wiz_3/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y1  clk_wiz_3/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y1  clk_wiz_3/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  clk_wiz_3/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  clk_wiz_3/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_4/inst/clk_in1
  To Clock:  clk_wiz_4/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_4/inst/clk_in1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk_wiz_4/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         4.000       2.929      MMCME2_ADV_X1Y3  clk_wiz_4/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       4.000       96.000     MMCME2_ADV_X1Y3  clk_wiz_4/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y3  clk_wiz_4/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y3  clk_wiz_4/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y3  clk_wiz_4/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y3  clk_wiz_4/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_3
  To Clock:  clk_out4_clk_wiz_0_3

Setup :            0  Failing Endpoints,  Worst Slack        0.926ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_3 rise@4.167ns - clk_out4_clk_wiz_0_3 rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 1.800ns (69.305%)  route 0.797ns (30.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 5.884 - 4.167 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.434     1.434    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.987    -1.553 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.460    -0.093    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.864     1.864    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X13Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y10        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[3])
                                                      1.800     3.664 r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[3]
                         net (fo=1, routed)           0.797     4.461    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[35]
    RAMB36_X13Y12        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.279     5.446    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.713     2.733 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.351     4.084    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     4.167 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.718     5.884    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X13Y12        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.117     6.001    
                         clock uncertainty           -0.072     5.930    
    RAMB36_X13Y12        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[3])
                                                     -0.543     5.387    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.387    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_3 rise@4.167ns - clk_out4_clk_wiz_0_3 rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 1.800ns (69.381%)  route 0.794ns (30.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 5.884 - 4.167 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.434     1.434    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.987    -1.553 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.460    -0.093    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.864     1.864    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X13Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y10        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     3.664 r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           0.794     4.458    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[0]
    RAMB36_X13Y12        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.279     5.446    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.713     2.733 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.351     4.084    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     4.167 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.718     5.884    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X13Y12        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.117     6.001    
                         clock uncertainty           -0.072     5.930    
    RAMB36_X13Y12        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543     5.387    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.387    
                         arrival time                          -4.458    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_3 rise@4.167ns - clk_out4_clk_wiz_0_3 rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 1.800ns (69.913%)  route 0.775ns (30.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 5.884 - 4.167 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.434     1.434    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.987    -1.553 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.460    -0.093    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.864     1.864    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X13Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y10        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      1.800     3.664 r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[11]
                         net (fo=1, routed)           0.775     4.438    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[12]
    RAMB36_X13Y12        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.279     5.446    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.713     2.733 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.351     4.084    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     4.167 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.718     5.884    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X13Y12        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.117     6.001    
                         clock uncertainty           -0.072     5.930    
    RAMB36_X13Y12        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[11])
                                                     -0.543     5.387    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.387    
                         arrival time                          -4.438    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_3 rise@4.167ns - clk_out4_clk_wiz_0_3 rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 1.800ns (70.794%)  route 0.743ns (29.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 5.876 - 4.167 ) 
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.434     1.434    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.987    -1.553 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.460    -0.093    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.849     1.849    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X13Y14        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y14        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      1.800     3.649 r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[11]
                         net (fo=1, routed)           0.743     4.391    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[12]
    RAMB36_X13Y15        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.279     5.446    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.713     2.733 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.351     4.084    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     4.167 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.710     5.876    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X13Y15        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.090     5.966    
                         clock uncertainty           -0.072     5.895    
    RAMB36_X13Y15        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[11])
                                                     -0.543     5.352    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.352    
                         arrival time                          -4.391    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_3 rise@4.167ns - clk_out4_clk_wiz_0_3 rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 1.800ns (71.483%)  route 0.718ns (28.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 5.884 - 4.167 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.434     1.434    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.987    -1.553 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.460    -0.093    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.864     1.864    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X13Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y10        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      1.800     3.664 r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           0.718     4.382    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[8]
    RAMB36_X13Y12        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.279     5.446    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.713     2.733 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.351     4.084    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     4.167 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.718     5.884    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X13Y12        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.117     6.001    
                         clock uncertainty           -0.072     5.930    
    RAMB36_X13Y12        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.543     5.387    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.387    
                         arrival time                          -4.382    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_3 rise@4.167ns - clk_out4_clk_wiz_0_3 rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 1.800ns (72.427%)  route 0.685ns (27.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 5.876 - 4.167 ) 
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.434     1.434    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.987    -1.553 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.460    -0.093    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.849     1.849    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X13Y14        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y14        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     3.649 r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           0.685     4.334    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB36_X13Y15        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.279     5.446    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.713     2.733 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.351     4.084    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     4.167 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.710     5.876    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X13Y15        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.090     5.966    
                         clock uncertainty           -0.072     5.895    
    RAMB36_X13Y15        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543     5.352    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.352    
                         arrival time                          -4.334    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_3 rise@4.167ns - clk_out4_clk_wiz_0_3 rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 1.800ns (71.983%)  route 0.701ns (28.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 5.884 - 4.167 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.434     1.434    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.987    -1.553 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.460    -0.093    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.864     1.864    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X13Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y10        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      1.800     3.664 r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[20]
                         net (fo=1, routed)           0.701     4.364    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[22]
    RAMB36_X13Y12        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.279     5.446    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.713     2.733 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.351     4.084    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     4.167 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.718     5.884    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X13Y12        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.117     6.001    
                         clock uncertainty           -0.072     5.930    
    RAMB36_X13Y12        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[20])
                                                     -0.543     5.387    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.387    
                         arrival time                          -4.364    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_3 rise@4.167ns - clk_out4_clk_wiz_0_3 rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 1.800ns (71.983%)  route 0.701ns (28.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 5.884 - 4.167 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.434     1.434    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.987    -1.553 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.460    -0.093    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.864     1.864    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X13Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y10        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      1.800     3.664 r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[22]
                         net (fo=1, routed)           0.701     4.364    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[24]
    RAMB36_X13Y12        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.279     5.446    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.713     2.733 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.351     4.084    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     4.167 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.718     5.884    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X13Y12        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.117     6.001    
                         clock uncertainty           -0.072     5.930    
    RAMB36_X13Y12        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[22])
                                                     -0.543     5.387    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.387    
                         arrival time                          -4.364    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_3 rise@4.167ns - clk_out4_clk_wiz_0_3 rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 1.800ns (71.983%)  route 0.701ns (28.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 5.884 - 4.167 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.434     1.434    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.987    -1.553 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.460    -0.093    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.864     1.864    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X13Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y10        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[23])
                                                      1.800     3.664 r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[23]
                         net (fo=1, routed)           0.701     4.364    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[25]
    RAMB36_X13Y12        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.279     5.446    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.713     2.733 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.351     4.084    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     4.167 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.718     5.884    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X13Y12        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.117     6.001    
                         clock uncertainty           -0.072     5.930    
    RAMB36_X13Y12        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[23])
                                                     -0.543     5.387    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.387    
                         arrival time                          -4.364    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_3 rise@4.167ns - clk_out4_clk_wiz_0_3 rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 1.800ns (72.721%)  route 0.675ns (27.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 5.876 - 4.167 ) 
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.434     1.434    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.987    -1.553 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.460    -0.093    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.849     1.849    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X13Y14        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y14        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      1.800     3.649 r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           0.675     4.324    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[8]
    RAMB36_X13Y15        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.279     5.446    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.713     2.733 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.351     4.084    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     4.167 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.710     5.876    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X13Y15        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.090     5.966    
                         clock uncertainty           -0.072     5.895    
    RAMB36_X13Y15        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.543     5.352    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.352    
                         arrival time                          -4.324    
  -------------------------------------------------------------------
                         slack                                  1.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_3 rise@0.000ns - clk_out4_clk_wiz_0_3 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.100ns (26.837%)  route 0.273ns (73.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.076ns
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.610     0.610    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.208    -0.598 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.572    -0.026    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         0.779     0.779    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X199Y63        FDCE                                         r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y63        FDCE (Prop_fdce_C_Q)         0.100     0.879 r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/Q
                         net (fo=6, routed)           0.273     1.152    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][9]
    RAMB36_X13Y12        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.820     0.820    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.484    -0.664 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.634    -0.030    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.076     1.076    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X13Y12        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.208     0.868    
    RAMB36_X13Y12        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.051    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_3 rise@0.000ns - clk_out4_clk_wiz_0_3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.026ns
    Source Clock Delay      (SCD):    0.783ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.610     0.610    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.208    -0.598 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.572    -0.026    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         0.783     0.783    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X203Y58        FDCE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y58        FDCE (Prop_fdce_C_Q)         0.100     0.883 r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/Q
                         net (fo=1, routed)           0.055     0.938    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[9]
    SLICE_X203Y58        FDCE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.820     0.820    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.484    -0.664 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.634    -0.030    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.026     1.026    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X203Y58        FDCE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.243     0.783    
    SLICE_X203Y58        FDCE (Hold_fdce_C_D)         0.049     0.832    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_3 rise@0.000ns - clk_out4_clk_wiz_0_3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.021ns
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.610     0.610    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.208    -0.598 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.572    -0.026    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         0.779     0.779    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X195Y62        FDCE                                         r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y62        FDCE (Prop_fdce_C_Q)         0.100     0.879 r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     0.934    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[0]
    SLICE_X195Y62        FDCE                                         r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.820     0.820    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.484    -0.664 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.634    -0.030    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.021     1.021    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X195Y62        FDCE                                         r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.242     0.779    
    SLICE_X195Y62        FDCE (Hold_fdce_C_D)         0.047     0.826    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_3 rise@0.000ns - clk_out4_clk_wiz_0_3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.025ns
    Source Clock Delay      (SCD):    0.782ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.610     0.610    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.208    -0.598 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.572    -0.026    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         0.782     0.782    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X199Y58        FDPE                                         r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y58        FDPE (Prop_fdpe_C_Q)         0.100     0.882 r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     0.937    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X199Y58        FDPE                                         r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.820     0.820    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.484    -0.664 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.634    -0.030    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.025     1.025    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X199Y58        FDPE                                         r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.243     0.782    
    SLICE_X199Y58        FDPE (Hold_fdpe_C_D)         0.047     0.829    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_3 rise@0.000ns - clk_out4_clk_wiz_0_3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.025ns
    Source Clock Delay      (SCD):    0.782ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.610     0.610    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.208    -0.598 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.572    -0.026    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         0.782     0.782    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X199Y57        FDPE                                         r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y57        FDPE (Prop_fdpe_C_Q)         0.100     0.882 r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     0.937    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X199Y57        FDPE                                         r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.820     0.820    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.484    -0.664 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.634    -0.030    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.025     1.025    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X199Y57        FDPE                                         r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.243     0.782    
    SLICE_X199Y57        FDPE (Hold_fdpe_C_D)         0.047     0.829    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_3 rise@0.000ns - clk_out4_clk_wiz_0_3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.026ns
    Source Clock Delay      (SCD):    0.783ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.610     0.610    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.208    -0.598 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.572    -0.026    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         0.783     0.783    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X203Y58        FDCE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y58        FDCE (Prop_fdce_C_Q)         0.100     0.883 r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     0.938    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X203Y58        FDCE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.820     0.820    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.484    -0.664 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.634    -0.030    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.026     1.026    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X203Y58        FDCE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.243     0.783    
    SLICE_X203Y58        FDCE (Hold_fdce_C_D)         0.047     0.830    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_3 rise@0.000ns - clk_out4_clk_wiz_0_3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.026ns
    Source Clock Delay      (SCD):    0.783ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.610     0.610    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.208    -0.598 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.572    -0.026    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         0.783     0.783    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X203Y59        FDCE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y59        FDCE (Prop_fdce_C_Q)         0.100     0.883 r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     0.938    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[2]
    SLICE_X203Y59        FDCE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.820     0.820    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.484    -0.664 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.634    -0.030    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.026     1.026    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X203Y59        FDCE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.243     0.783    
    SLICE_X203Y59        FDCE (Hold_fdce_C_D)         0.047     0.830    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_3 rise@0.000ns - clk_out4_clk_wiz_0_3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.026ns
    Source Clock Delay      (SCD):    0.783ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.610     0.610    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.208    -0.598 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.572    -0.026    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         0.783     0.783    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X203Y59        FDCE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y59        FDCE (Prop_fdce_C_Q)         0.100     0.883 r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.055     0.938    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[5]
    SLICE_X203Y59        FDCE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.820     0.820    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.484    -0.664 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.634    -0.030    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.026     1.026    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X203Y59        FDCE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.243     0.783    
    SLICE_X203Y59        FDCE (Hold_fdce_C_D)         0.047     0.830    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_3 rise@0.000ns - clk_out4_clk_wiz_0_3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.026ns
    Source Clock Delay      (SCD):    0.783ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.610     0.610    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.208    -0.598 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.572    -0.026    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         0.783     0.783    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X203Y58        FDCE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y58        FDCE (Prop_fdce_C_Q)         0.100     0.883 r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.055     0.938    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[8]
    SLICE_X203Y58        FDCE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.820     0.820    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.484    -0.664 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.634    -0.030    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.026     1.026    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X203Y58        FDCE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.243     0.783    
    SLICE_X203Y58        FDCE (Hold_fdce_C_D)         0.047     0.830    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_3 rise@0.000ns - clk_out4_clk_wiz_0_3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.026ns
    Source Clock Delay      (SCD):    0.783ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.610     0.610    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.208    -0.598 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.572    -0.026    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         0.783     0.783    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X201Y57        FDPE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y57        FDPE (Prop_fdpe_C_Q)         0.100     0.883 r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     0.938    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X201Y57        FDPE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.820     0.820    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.484    -0.664 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.634    -0.030    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.026     1.026    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X201Y57        FDPE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.243     0.783    
    SLICE_X201Y57        FDPE (Hold_fdpe_C_D)         0.047     0.830    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0_3
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.167       2.328      RAMB36_X13Y12    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.167       2.328      RAMB36_X14Y12    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.167       2.328      RAMB36_X13Y14    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.167       2.328      RAMB36_X14Y13    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.167       2.328      RAMB36_X13Y10    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.167       2.328      RAMB36_X14Y11    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.167       2.328      RAMB36_X13Y15    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.167       2.328      RAMB36_X14Y14    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         4.167       2.758      BUFGCTRL_X0Y4    clk_wiz_4/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         4.167       3.096      MMCME2_ADV_X1Y3  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       4.167       209.193    MMCME2_ADV_X1Y3  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.083       1.683      SLICE_X199Y57    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.083       1.683      SLICE_X201Y57    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X199Y59    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.083       1.683      SLICE_X199Y58    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.083       1.683      SLICE_X199Y58    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.083       1.683      SLICE_X201Y57    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X195Y62    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X196Y59    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X196Y59    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X195Y62    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X204Y59    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X204Y59    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X204Y59    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X204Y59    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X204Y59    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X204Y59    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         2.083       1.733      SLICE_X200Y59    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X201Y61    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X200Y57    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X201Y61    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_3
  To Clock:  clkfbout_clk_wiz_0_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_3
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_4/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         20.000      18.592     BUFGCTRL_X0Y7    clk_wiz_4/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y3  clk_wiz_4/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y3  clk_wiz_4/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y3  clk_wiz_4/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y3  clk_wiz_4/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 13.493 - 10.000 ) 
    Source Clock Delay      (SCD):    3.776ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          2.019     2.019    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.112 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.664     3.776    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y143       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y143       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.776 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     4.776    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X220Y143       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000    10.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          1.886    11.886    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.969 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.524    13.493    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y143       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              0.283    13.776    
                         clock uncertainty           -0.035    13.741    
    SLICE_X220Y143       FDRE (Setup_fdre_C_D)        0.064    13.805    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         13.805    
                         arrival time                          -4.776    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.492ns = ( 13.492 - 10.000 ) 
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          2.019     2.019    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.112 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.663     3.775    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y140       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y140       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.775 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     4.775    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X220Y140       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000    10.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          1.886    11.886    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.969 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.523    13.492    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y140       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              0.283    13.775    
                         clock uncertainty           -0.035    13.740    
    SLICE_X220Y140       FDRE (Setup_fdre_C_D)        0.064    13.804    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         13.804    
                         arrival time                          -4.775    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 13.486 - 10.000 ) 
    Source Clock Delay      (SCD):    3.767ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          2.019     2.019    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.112 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.655     3.767    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y132       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y132       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.767 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     4.767    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X220Y132       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000    10.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          1.886    11.886    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.969 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.517    13.486    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y132       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              0.281    13.767    
                         clock uncertainty           -0.035    13.732    
    SLICE_X220Y132       FDRE (Setup_fdre_C_D)        0.064    13.796    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         13.796    
                         arrival time                          -4.767    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.485ns = ( 13.485 - 10.000 ) 
    Source Clock Delay      (SCD):    3.766ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          2.019     2.019    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.112 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.654     3.766    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y131       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y131       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.766 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     4.766    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X220Y131       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000    10.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          1.886    11.886    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.969 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.516    13.485    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y131       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              0.281    13.766    
                         clock uncertainty           -0.035    13.731    
    SLICE_X220Y131       FDRE (Setup_fdre_C_D)        0.064    13.795    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         13.795    
                         arrival time                          -4.766    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.484ns = ( 13.484 - 10.000 ) 
    Source Clock Delay      (SCD):    3.764ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          2.019     2.019    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.112 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.652     3.764    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y120       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y120       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.764 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     4.764    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X220Y120       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000    10.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          1.886    11.886    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.969 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.515    13.484    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y120       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              0.280    13.764    
                         clock uncertainty           -0.035    13.729    
    SLICE_X220Y120       FDRE (Setup_fdre_C_D)        0.064    13.793    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         13.793    
                         arrival time                          -4.764    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.485ns = ( 13.485 - 10.000 ) 
    Source Clock Delay      (SCD):    3.765ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          2.019     2.019    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.112 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.653     3.765    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y119       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y119       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.765 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     4.765    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X220Y119       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000    10.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          1.886    11.886    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.969 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.516    13.485    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y119       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              0.280    13.765    
                         clock uncertainty           -0.035    13.730    
    SLICE_X220Y119       FDRE (Setup_fdre_C_D)        0.064    13.794    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         13.794    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 13.494 - 10.000 ) 
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          2.019     2.019    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.112 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.665     3.777    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y105       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y105       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.777 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     4.777    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X220Y105       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000    10.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          1.886    11.886    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.969 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.525    13.494    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y105       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              0.283    13.777    
                         clock uncertainty           -0.035    13.742    
    SLICE_X220Y105       FDRE (Setup_fdre_C_D)        0.064    13.806    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         13.806    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 13.494 - 10.000 ) 
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          2.019     2.019    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.112 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.665     3.777    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y103       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y103       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.777 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     4.777    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X220Y103       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000    10.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          1.886    11.886    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.969 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.525    13.494    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y103       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              0.283    13.777    
                         clock uncertainty           -0.035    13.742    
    SLICE_X220Y103       FDRE (Setup_fdre_C_D)        0.064    13.806    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         13.806    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.664ns = ( 13.664 - 10.000 ) 
    Source Clock Delay      (SCD):    3.949ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          2.019     2.019    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.112 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.837     3.949    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y94        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y94        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.949 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     4.949    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X216Y94        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000    10.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          1.886    11.886    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.969 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.695    13.664    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y94        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              0.285    13.949    
                         clock uncertainty           -0.035    13.914    
    SLICE_X216Y94        FDRE (Setup_fdre_C_D)        0.064    13.978    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         13.978    
                         arrival time                          -4.949    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.657ns = ( 13.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.940ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          2.019     2.019    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.112 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.828     3.940    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y83        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y83        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.940 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     4.940    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X220Y83        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000    10.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          1.886    11.886    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.969 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.688    13.657    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y83        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              0.283    13.940    
                         clock uncertainty           -0.035    13.905    
    SLICE_X220Y83        FDRE (Setup_fdre_C_D)        0.064    13.969    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         13.969    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  9.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.903     0.903    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.929 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.750     1.679    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y120       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y120       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.950 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.950    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X220Y120       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.987     0.987    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.017 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.971     1.988    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y120       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.309     1.679    
    SLICE_X220Y120       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.778    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.903     0.903    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.929 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.751     1.680    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y119       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y119       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.951 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.951    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X220Y119       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.987     0.987    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.017 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.972     1.989    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y119       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.309     1.680    
    SLICE_X220Y119       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.779    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.903     0.903    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.929 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.810     1.739    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y92        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y92        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.010 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.010    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X220Y92        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.987     0.987    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.017 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.053     2.070    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y92        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.331     1.739    
    SLICE_X220Y92        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.838    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.903     0.903    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.929 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.806     1.735    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y83        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y83        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.006 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.006    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X220Y83        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.987     0.987    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.017 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.047     2.064    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y83        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.329     1.735    
    SLICE_X220Y83        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.834    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.903     0.903    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.929 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.806     1.735    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y83        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y83        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.006 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.006    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X216Y83        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.987     0.987    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.017 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.047     2.064    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y83        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.329     1.735    
    SLICE_X216Y83        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.834    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.903     0.903    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.929 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.804     1.733    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y68        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y68        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.004 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.004    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X220Y68        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.987     0.987    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.017 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.045     2.062    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y68        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.329     1.733    
    SLICE_X220Y68        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.832    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.903     0.903    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.929 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.805     1.734    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y67        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y67        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.005 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.005    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X220Y67        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.987     0.987    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.017 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.046     2.063    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y67        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.329     1.734    
    SLICE_X220Y67        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.833    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.903     0.903    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.929 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.759     1.688    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y143       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y143       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.959 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.959    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X220Y143       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.987     0.987    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.017 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.982     1.999    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y143       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.311     1.688    
    SLICE_X220Y143       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.787    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.903     0.903    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.929 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.758     1.687    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y140       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y140       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.958 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.958    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X220Y140       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.987     0.987    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.017 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.981     1.998    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y140       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.311     1.687    
    SLICE_X220Y140       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.786    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.903     0.903    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.929 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.759     1.688    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y105       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y105       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.959 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.959    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X220Y105       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.987     0.987    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.017 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.982     1.999    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y105       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.311     1.688    
    SLICE_X220Y105       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.787    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y5   xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y9   xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y4   xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y11  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y8   xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y10  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y7   xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y6   xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         10.000      8.507      GTXE2_COMMON_X1Y2    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         10.000      8.507      GTXE2_COMMON_X1Y1    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y68        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y68        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y68        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y67        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y67        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y67        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y67        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y120       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y120       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y120       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y68        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y68        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y68        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y67        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y67        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y67        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y67        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y56        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y56        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y56        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
  To Clock:  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         10.000      7.576      GTXE2_CHANNEL_X1Y11  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.409         10.000      8.592      BUFGCTRL_X0Y8        xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y2      xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2      xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2      xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2      xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2      xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2      xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz
  To Clock:  clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        0.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 0.223ns (3.253%)  route 6.633ns (96.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.765ns = ( 14.765 - 8.000 ) 
    Source Clock Delay      (SCD):    7.509ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.599     3.710    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.787 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.797     5.584    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.677 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.832     7.509    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X215Y87        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y87        FDRE (Prop_fdre_C_Q)         0.223     7.732 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1363, routed)        6.633    14.365    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X221Y134       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     9.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.442    11.410    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.483 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.680    13.163    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.246 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.519    14.765    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X221Y134       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[0]/C
                         clock pessimism              0.446    15.211    
                         clock uncertainty           -0.071    15.140    
    SLICE_X221Y134       FDRE (Setup_fdre_C_R)       -0.304    14.836    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[0]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -14.365    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 0.223ns (3.253%)  route 6.633ns (96.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.765ns = ( 14.765 - 8.000 ) 
    Source Clock Delay      (SCD):    7.509ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.599     3.710    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.787 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.797     5.584    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.677 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.832     7.509    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X215Y87        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y87        FDRE (Prop_fdre_C_Q)         0.223     7.732 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1363, routed)        6.633    14.365    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X220Y134       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     9.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.442    11.410    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.483 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.680    13.163    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.246 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.519    14.765    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X220Y134       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[2]/C
                         clock pessimism              0.446    15.211    
                         clock uncertainty           -0.071    15.140    
    SLICE_X220Y134       FDRE (Setup_fdre_C_R)       -0.281    14.859    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[2]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -14.365    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        6.766ns  (logic 0.223ns (3.296%)  route 6.543ns (96.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.764ns = ( 14.764 - 8.000 ) 
    Source Clock Delay      (SCD):    7.509ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.599     3.710    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.787 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.797     5.584    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.677 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.832     7.509    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X215Y87        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y87        FDRE (Prop_fdre_C_Q)         0.223     7.732 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1363, routed)        6.543    14.275    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X221Y133       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     9.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.442    11.410    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.483 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.680    13.163    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.246 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.518    14.764    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X221Y133       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/C
                         clock pessimism              0.446    15.210    
                         clock uncertainty           -0.071    15.139    
    SLICE_X221Y133       FDRE (Setup_fdre_C_R)       -0.304    14.835    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -14.275    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        6.766ns  (logic 0.223ns (3.296%)  route 6.543ns (96.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.764ns = ( 14.764 - 8.000 ) 
    Source Clock Delay      (SCD):    7.509ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.599     3.710    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.787 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.797     5.584    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.677 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.832     7.509    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X215Y87        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y87        FDRE (Prop_fdre_C_Q)         0.223     7.732 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1363, routed)        6.543    14.275    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X221Y133       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     9.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.442    11.410    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.483 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.680    13.163    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.246 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.518    14.764    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X221Y133       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[6]/C
                         clock pessimism              0.446    15.210    
                         clock uncertainty           -0.071    15.139    
    SLICE_X221Y133       FDRE (Setup_fdre_C_R)       -0.304    14.835    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[6]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -14.275    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        6.766ns  (logic 0.223ns (3.296%)  route 6.543ns (96.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.764ns = ( 14.764 - 8.000 ) 
    Source Clock Delay      (SCD):    7.509ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.599     3.710    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.787 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.797     5.584    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.677 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.832     7.509    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X215Y87        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y87        FDRE (Prop_fdre_C_Q)         0.223     7.732 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1363, routed)        6.543    14.275    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X220Y133       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     9.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.442    11.410    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.483 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.680    13.163    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.246 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.518    14.764    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X220Y133       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[12]/C
                         clock pessimism              0.446    15.210    
                         clock uncertainty           -0.071    15.139    
    SLICE_X220Y133       FDRE (Setup_fdre_C_R)       -0.281    14.858    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[12]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -14.275    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        6.766ns  (logic 0.223ns (3.296%)  route 6.543ns (96.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.764ns = ( 14.764 - 8.000 ) 
    Source Clock Delay      (SCD):    7.509ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.599     3.710    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.787 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.797     5.584    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.677 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.832     7.509    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X215Y87        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y87        FDRE (Prop_fdre_C_Q)         0.223     7.732 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1363, routed)        6.543    14.275    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X220Y133       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     9.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.442    11.410    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.483 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.680    13.163    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.246 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.518    14.764    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X220Y133       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[13]/C
                         clock pessimism              0.446    15.210    
                         clock uncertainty           -0.071    15.139    
    SLICE_X220Y133       FDRE (Setup_fdre_C_R)       -0.281    14.858    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[13]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -14.275    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        6.672ns  (logic 0.223ns (3.342%)  route 6.449ns (96.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.763ns = ( 14.763 - 8.000 ) 
    Source Clock Delay      (SCD):    7.509ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.599     3.710    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.787 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.797     5.584    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.677 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.832     7.509    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X215Y87        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y87        FDRE (Prop_fdre_C_Q)         0.223     7.732 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1363, routed)        6.449    14.181    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X221Y132       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     9.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.442    11.410    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.483 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.680    13.163    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.246 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.517    14.763    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X221Y132       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[16]/C
                         clock pessimism              0.446    15.209    
                         clock uncertainty           -0.071    15.138    
    SLICE_X221Y132       FDRE (Setup_fdre_C_R)       -0.304    14.834    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[16]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -14.181    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        6.672ns  (logic 0.223ns (3.342%)  route 6.449ns (96.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.763ns = ( 14.763 - 8.000 ) 
    Source Clock Delay      (SCD):    7.509ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.599     3.710    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.787 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.797     5.584    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.677 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.832     7.509    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X215Y87        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y87        FDRE (Prop_fdre_C_Q)         0.223     7.732 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1363, routed)        6.449    14.181    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X221Y132       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     9.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.442    11.410    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.483 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.680    13.163    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.246 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.517    14.763    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X221Y132       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]/C
                         clock pessimism              0.446    15.209    
                         clock uncertainty           -0.071    15.138    
    SLICE_X221Y132       FDRE (Setup_fdre_C_R)       -0.304    14.834    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -14.181    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/gen3_reg1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        6.583ns  (logic 0.223ns (3.388%)  route 6.360ns (96.612%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.762ns = ( 14.762 - 8.000 ) 
    Source Clock Delay      (SCD):    7.509ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.599     3.710    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.787 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.797     5.584    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.677 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.832     7.509    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X215Y87        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y87        FDRE (Prop_fdre_C_Q)         0.223     7.732 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1363, routed)        6.360    14.092    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X221Y131       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/gen3_reg1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     9.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.442    11.410    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.483 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.680    13.163    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.246 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.516    14.762    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X221Y131       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/gen3_reg1_reg/C
                         clock pessimism              0.446    15.208    
                         clock uncertainty           -0.071    15.137    
    SLICE_X221Y131       FDRE (Setup_fdre_C_R)       -0.304    14.833    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/gen3_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -14.092    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/gen3_reg2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        6.583ns  (logic 0.223ns (3.388%)  route 6.360ns (96.612%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.762ns = ( 14.762 - 8.000 ) 
    Source Clock Delay      (SCD):    7.509ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.599     3.710    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.787 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.797     5.584    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.677 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.832     7.509    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X215Y87        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y87        FDRE (Prop_fdre_C_Q)         0.223     7.732 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1363, routed)        6.360    14.092    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X221Y131       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/gen3_reg2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     9.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.442    11.410    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.483 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.680    13.163    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.246 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.516    14.762    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X221Y131       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/gen3_reg2_reg/C
                         clock pessimism              0.446    15.208    
                         clock uncertainty           -0.071    15.137    
    SLICE_X221Y131       FDRE (Setup_fdre_C_R)       -0.304    14.833    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/gen3_reg2_reg
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -14.092    
  -------------------------------------------------------------------
                         slack                                  0.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[13]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.100ns (16.197%)  route 0.517ns (83.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.790ns
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.659     1.587    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.637 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.757     2.394    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.420 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.759     3.179    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X217Y106       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y106       FDRE (Prop_fdre_C_Q)         0.100     3.279 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[13]/Q
                         net (fo=1, routed)           0.517     3.796    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15]_1[13]
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.889     1.905    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.958 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.821     2.779    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.809 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.981     3.790    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.577     3.213    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3DATA[13])
                                                      0.520     3.733    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.733    
                         arrival time                           3.796    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.156ns (37.242%)  route 0.263ns (62.758%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.908ns
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.659     1.587    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.637 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.757     2.394    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.420 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.784     3.204    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X199Y50        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y50        FDRE (Prop_fdre_C_Q)         0.100     3.304 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_cnt_reg[2]/Q
                         net (fo=3, routed)           0.132     3.436    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_cnt_reg_n_0_[2]
    SLICE_X199Y50        LUT3 (Prop_lut3_I1_O)        0.028     3.464 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx[2]_i_3__6/O
                         net (fo=2, routed)           0.131     3.595    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/rxeq_cnt_reg[1]
    SLICE_X198Y49        LUT5 (Prop_lut5_I4_O)        0.028     3.623 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_sequential_fsm_rx[1]_i_1__6/O
                         net (fo=1, routed)           0.000     3.623    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i_n_1
    SLICE_X198Y49        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.889     1.905    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.958 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.821     2.779    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.809 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.099     3.908    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X198Y49        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[1]/C
                         clock pessimism             -0.437     3.471    
    SLICE_X198Y49        FDRE (Hold_fdre_C_D)         0.087     3.558    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.558    
                         arrival time                           3.623    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX5DATA[6]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.100ns (14.692%)  route 0.581ns (85.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.790ns
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.659     1.587    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.637 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.757     2.394    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.420 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.809     3.229    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_pclk_in
    SLICE_X211Y95        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y95        FDRE (Prop_fdre_C_Q)         0.100     3.329 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_data_q_reg[6]/Q
                         net (fo=1, routed)           0.581     3.910    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15]_3[6]
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX5DATA[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.889     1.905    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.958 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.821     2.779    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.809 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.981     3.790    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.417     3.373    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX5DATA[6])
                                                      0.472     3.845    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.845    
                         arrival time                           3.910    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[5]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.091ns (15.805%)  route 0.485ns (84.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.790ns
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.659     1.587    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.637 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.757     2.394    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.420 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.759     3.179    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X215Y105       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y105       FDRE (Prop_fdre_C_Q)         0.091     3.270 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[5]/Q
                         net (fo=1, routed)           0.485     3.755    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15]_1[5]
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.889     1.905    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.958 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.821     2.779    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.809 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.981     3.790    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.577     3.213    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3DATA[5])
                                                      0.472     3.685    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.685    
                         arrival time                           3.755    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3STATUS[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.091ns (15.917%)  route 0.481ns (84.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.790ns
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.659     1.587    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.637 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.757     2.394    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.420 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.758     3.178    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X217Y107       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y107       FDRE (Prop_fdre_C_Q)         0.091     3.269 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[1]/Q
                         net (fo=1, routed)           0.481     3.750    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_status_q_reg[2]_2[1]
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3STATUS[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.889     1.905    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.958 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.821     2.779    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.809 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.981     3.790    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.577     3.213    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3STATUS[1])
                                                      0.465     3.678    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.678    
                         arrival time                           3.750    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX1DATA[7]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.100ns (15.816%)  route 0.532ns (84.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.790ns
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.659     1.587    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.637 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.757     2.394    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.420 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.748     3.168    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_pclk_in
    SLICE_X214Y122       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y122       FDRE (Prop_fdre_C_Q)         0.100     3.268 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[7]/Q
                         net (fo=1, routed)           0.532     3.800    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15][7]
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX1DATA[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.889     1.905    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.958 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.821     2.779    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.809 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.981     3.790    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.577     3.213    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX1DATA[7])
                                                      0.514     3.727    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.727    
                         arrival time                           3.800    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/addr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.155ns (38.561%)  route 0.247ns (61.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.864ns
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.659     1.587    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.637 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.757     2.394    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.420 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.760     3.180    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X218Y100       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y100       FDRE (Prop_fdre_C_Q)         0.091     3.271 f  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg2_reg/Q
                         net (fo=9, routed)           0.247     3.518    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg2
    SLICE_X219Y98        LUT6 (Prop_lut6_I3_O)        0.064     3.582 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/addr_reg[7]_i_1__2/O
                         net (fo=1, routed)           0.000     3.582    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/addr_reg[7]
    SLICE_X219Y98        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/addr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.889     1.905    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.958 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.821     2.779    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.809 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.055     3.864    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X219Y98        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/addr_reg_reg[7]/C
                         clock pessimism             -0.417     3.447    
    SLICE_X219Y98        FDRE (Hold_fdre_C_D)         0.060     3.507    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/addr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.507    
                         arrival time                           3.582    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[8]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.100ns (16.974%)  route 0.489ns (83.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.790ns
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.659     1.587    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.637 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.757     2.394    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.420 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.754     3.174    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_pclk_in
    SLICE_X215Y116       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y116       FDRE (Prop_fdre_C_Q)         0.100     3.274 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[8]/Q
                         net (fo=1, routed)           0.489     3.763    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15]_0[8]
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.889     1.905    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.958 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.821     2.779    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.809 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.981     3.790    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.577     3.213    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX2DATA[8])
                                                      0.475     3.688    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.688    
                         arrival time                           3.763    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_valid_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2VALID
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.091ns (15.820%)  route 0.484ns (84.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.790ns
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.659     1.587    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.637 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.757     2.394    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.420 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.752     3.172    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_pclk_in
    SLICE_X214Y118       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y118       FDRE (Prop_fdre_C_Q)         0.091     3.263 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_valid_q_reg/Q
                         net (fo=1, routed)           0.484     3.747    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_rx2_valid
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2VALID
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.889     1.905    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.958 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.821     2.779    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.809 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.981     3.790    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.577     3.213    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX2VALID)
                                                      0.459     3.672    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.672    
                         arrival time                           3.747    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_7_i/pipe_stages_1.pipe_rx_data_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX7DATA[14]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.100ns (14.062%)  route 0.611ns (85.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.790ns
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.659     1.587    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.637 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.757     2.394    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.420 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.808     3.228    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_7_i/pipe_pclk_in
    SLICE_X209Y93        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_7_i/pipe_stages_1.pipe_rx_data_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y93        FDRE (Prop_fdre_C_Q)         0.100     3.328 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_7_i/pipe_stages_1.pipe_rx_data_q_reg[14]/Q
                         net (fo=1, routed)           0.611     3.939    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15]_5[14]
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX7DATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.889     1.905    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.958 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.821     2.779    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.809 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.981     3.790    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.417     3.373    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX7DATA[14])
                                                      0.488     3.861    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.861    
                         arrival time                           3.939    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y5   xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y9   xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y4   xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y11  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y8   xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714         8.000       2.286      GTXE2_COMMON_X1Y2    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y10  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y7   xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714         8.000       2.286      GTXE2_COMMON_X1Y1    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y6   xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y2      xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X219Y85        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/txphaligndone_reg3_reg/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X216Y85        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/txphinitdone_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X216Y85        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/txphinitdone_reg3_reg/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X218Y83        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/txsync_start_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X214Y85        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rate_done_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X214Y85        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rate_idle_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X214Y85        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rate_rxsync_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X220Y85        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rxresetdone_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X212Y87        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rxstatus_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X212Y87        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rxvalid_reg2_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X220Y126       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/addr_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X220Y126       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/addr_reg_reg[6]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X219Y85        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/txphaligndone_reg3_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X216Y85        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/txphinitdone_reg1_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X216Y85        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/txphinitdone_reg2_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X216Y85        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/txphinitdone_reg3_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X218Y85        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/txsync_fsm.txsync_done_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X218Y83        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/txsync_start_reg1_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X218Y83        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/txsync_start_reg2_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X213Y71        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/converge_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz
  To Clock:  clk_250mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I1         n/a            1.409         4.000       2.592      BUFGCTRL_X0Y1    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/I1
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         4.000       2.929      MMCME2_ADV_X0Y2  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y2  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y2  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y2  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_5/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address108/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 0.204ns (5.620%)  route 3.426ns (94.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.823ns = ( 10.823 - 4.000 ) 
    Source Clock Delay      (SCD):    7.209ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.599     3.710    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.787 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.797     5.584    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.677 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.532     7.209    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X173Y115       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y115       FDRE (Prop_fdre_C_Q)         0.204     7.413 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_5/Q
                         net (fo=3456, routed)        3.426    10.839    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address108/ADDRD5
    SLICE_X176Y79        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address108/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.442     7.410    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.483 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.680     9.163    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.246 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.577    10.823    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address108/WCLK
    SLICE_X176Y79        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address108/RAMA/CLK
                         clock pessimism              0.446    11.269    
                         clock uncertainty           -0.065    11.204    
    SLICE_X176Y79        RAMD64E (Setup_ramd64e_CLK_WADR5)
                                                     -0.227    10.977    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address108/RAMA
  -------------------------------------------------------------------
                         required time                         10.977    
                         arrival time                         -10.839    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_5/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address108/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 0.204ns (5.620%)  route 3.426ns (94.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.823ns = ( 10.823 - 4.000 ) 
    Source Clock Delay      (SCD):    7.209ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.599     3.710    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.787 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.797     5.584    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.677 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.532     7.209    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X173Y115       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y115       FDRE (Prop_fdre_C_Q)         0.204     7.413 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_5/Q
                         net (fo=3456, routed)        3.426    10.839    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address108/ADDRD5
    SLICE_X176Y79        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address108/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.442     7.410    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.483 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.680     9.163    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.246 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.577    10.823    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address108/WCLK
    SLICE_X176Y79        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address108/RAMB/CLK
                         clock pessimism              0.446    11.269    
                         clock uncertainty           -0.065    11.204    
    SLICE_X176Y79        RAMD64E (Setup_ramd64e_CLK_WADR5)
                                                     -0.227    10.977    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address108/RAMB
  -------------------------------------------------------------------
                         required time                         10.977    
                         arrival time                         -10.839    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_5/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address108/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 0.204ns (5.620%)  route 3.426ns (94.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.823ns = ( 10.823 - 4.000 ) 
    Source Clock Delay      (SCD):    7.209ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.599     3.710    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.787 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.797     5.584    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.677 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.532     7.209    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X173Y115       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y115       FDRE (Prop_fdre_C_Q)         0.204     7.413 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_5/Q
                         net (fo=3456, routed)        3.426    10.839    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address108/ADDRD5
    SLICE_X176Y79        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address108/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.442     7.410    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.483 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.680     9.163    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.246 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.577    10.823    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address108/WCLK
    SLICE_X176Y79        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address108/RAMC/CLK
                         clock pessimism              0.446    11.269    
                         clock uncertainty           -0.065    11.204    
    SLICE_X176Y79        RAMD64E (Setup_ramd64e_CLK_WADR5)
                                                     -0.227    10.977    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address108/RAMC
  -------------------------------------------------------------------
                         required time                         10.977    
                         arrival time                         -10.839    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_5/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address108/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 0.204ns (5.620%)  route 3.426ns (94.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.823ns = ( 10.823 - 4.000 ) 
    Source Clock Delay      (SCD):    7.209ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.599     3.710    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.787 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.797     5.584    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.677 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.532     7.209    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X173Y115       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y115       FDRE (Prop_fdre_C_Q)         0.204     7.413 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_5/Q
                         net (fo=3456, routed)        3.426    10.839    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address108/ADDRD5
    SLICE_X176Y79        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address108/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.442     7.410    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.483 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.680     9.163    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.246 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.577    10.823    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address108/WCLK
    SLICE_X176Y79        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address108/RAMD/CLK
                         clock pessimism              0.446    11.269    
                         clock uncertainty           -0.065    11.204    
    SLICE_X176Y79        RAMD64E (Setup_ramd64e_CLK_WADR5)
                                                     -0.227    10.977    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address108/RAMD
  -------------------------------------------------------------------
                         required time                         10.977    
                         arrival time                         -10.839    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_0/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address97/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 0.223ns (5.648%)  route 3.726ns (94.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.932ns = ( 10.932 - 4.000 ) 
    Source Clock Delay      (SCD):    7.213ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.599     3.710    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.787 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.797     5.584    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.677 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.536     7.213    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X173Y112       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y112       FDRE (Prop_fdre_C_Q)         0.223     7.436 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_0/Q
                         net (fo=3456, routed)        3.726    11.162    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address97/ADDRD0
    SLICE_X208Y83        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address97/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.442     7.410    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.483 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.680     9.163    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.246 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.686    10.932    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address97/WCLK
    SLICE_X208Y83        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address97/RAMA/CLK
                         clock pessimism              0.446    11.378    
                         clock uncertainty           -0.065    11.313    
    SLICE_X208Y83        RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                     -0.008    11.305    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address97/RAMA
  -------------------------------------------------------------------
                         required time                         11.305    
                         arrival time                         -11.162    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_0/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address97/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 0.223ns (5.648%)  route 3.726ns (94.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.932ns = ( 10.932 - 4.000 ) 
    Source Clock Delay      (SCD):    7.213ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.599     3.710    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.787 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.797     5.584    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.677 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.536     7.213    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X173Y112       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y112       FDRE (Prop_fdre_C_Q)         0.223     7.436 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_0/Q
                         net (fo=3456, routed)        3.726    11.162    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address97/ADDRD0
    SLICE_X208Y83        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address97/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.442     7.410    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.483 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.680     9.163    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.246 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.686    10.932    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address97/WCLK
    SLICE_X208Y83        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address97/RAMB/CLK
                         clock pessimism              0.446    11.378    
                         clock uncertainty           -0.065    11.313    
    SLICE_X208Y83        RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                     -0.008    11.305    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address97/RAMB
  -------------------------------------------------------------------
                         required time                         11.305    
                         arrival time                         -11.162    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_0/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address97/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 0.223ns (5.648%)  route 3.726ns (94.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.932ns = ( 10.932 - 4.000 ) 
    Source Clock Delay      (SCD):    7.213ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.599     3.710    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.787 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.797     5.584    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.677 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.536     7.213    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X173Y112       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y112       FDRE (Prop_fdre_C_Q)         0.223     7.436 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_0/Q
                         net (fo=3456, routed)        3.726    11.162    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address97/ADDRD0
    SLICE_X208Y83        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address97/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.442     7.410    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.483 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.680     9.163    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.246 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.686    10.932    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address97/WCLK
    SLICE_X208Y83        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address97/RAMC/CLK
                         clock pessimism              0.446    11.378    
                         clock uncertainty           -0.065    11.313    
    SLICE_X208Y83        RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                     -0.008    11.305    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address97/RAMC
  -------------------------------------------------------------------
                         required time                         11.305    
                         arrival time                         -11.162    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_0/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address97/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 0.223ns (5.648%)  route 3.726ns (94.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.932ns = ( 10.932 - 4.000 ) 
    Source Clock Delay      (SCD):    7.213ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.599     3.710    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.787 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.797     5.584    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.677 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.536     7.213    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X173Y112       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y112       FDRE (Prop_fdre_C_Q)         0.223     7.436 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_0/Q
                         net (fo=3456, routed)        3.726    11.162    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address97/ADDRD0
    SLICE_X208Y83        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address97/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.442     7.410    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.483 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.680     9.163    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.246 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.686    10.932    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address97/WCLK
    SLICE_X208Y83        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address97/RAMD/CLK
                         clock pessimism              0.446    11.378    
                         clock uncertainty           -0.065    11.313    
    SLICE_X208Y83        RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                     -0.008    11.305    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address97/RAMD
  -------------------------------------------------------------------
                         required time                         11.305    
                         arrival time                         -11.162    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_2/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address48/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.223ns (5.765%)  route 3.645ns (94.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.895ns = ( 10.895 - 4.000 ) 
    Source Clock Delay      (SCD):    7.209ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.599     3.710    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.787 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.797     5.584    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.677 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.532     7.209    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X173Y115       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y115       FDRE (Prop_fdre_C_Q)         0.223     7.432 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_2/Q
                         net (fo=3456, routed)        3.645    11.077    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address48/ADDRD2
    SLICE_X192Y96        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address48/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.442     7.410    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.483 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.680     9.163    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.246 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.649    10.895    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address48/WCLK
    SLICE_X192Y96        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address48/RAMA/CLK
                         clock pessimism              0.446    11.341    
                         clock uncertainty           -0.065    11.276    
    SLICE_X192Y96        RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.050    11.226    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address48/RAMA
  -------------------------------------------------------------------
                         required time                         11.226    
                         arrival time                         -11.077    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_2/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address48/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.223ns (5.765%)  route 3.645ns (94.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.895ns = ( 10.895 - 4.000 ) 
    Source Clock Delay      (SCD):    7.209ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.599     3.710    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.787 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.797     5.584    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.677 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.532     7.209    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X173Y115       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y115       FDRE (Prop_fdre_C_Q)         0.223     7.432 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_2/Q
                         net (fo=3456, routed)        3.645    11.077    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address48/ADDRD2
    SLICE_X192Y96        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address48/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.442     7.410    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.483 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.680     9.163    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.246 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.649    10.895    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address48/WCLK
    SLICE_X192Y96        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address48/RAMB/CLK
                         clock pessimism              0.446    11.341    
                         clock uncertainty           -0.065    11.276    
    SLICE_X192Y96        RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.050    11.226    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address48/RAMB
  -------------------------------------------------------------------
                         required time                         11.226    
                         arrival time                         -11.077    
  -------------------------------------------------------------------
                         slack                                  0.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.036ns (12.342%)  route 0.256ns (87.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.818ns
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.659     1.587    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.637 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.757     2.394    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.420 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.756     3.176    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[5])
                                                      0.036     3.212 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[5]
                         net (fo=4, routed)           0.256     3.467    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/MIMTXWADDR[5]
    RAMB36_X13Y20        RAMB36E1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.889     1.905    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.958 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.821     2.779    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.809 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.009     3.818    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X13Y20        RAMB36E1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.577     3.241    
    RAMB36_X13Y20        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     3.424    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.424    
                         arrival time                           3.467    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.025ns (8.557%)  route 0.267ns (91.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.817ns
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.659     1.587    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.637 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.757     2.394    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.420 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.756     3.176    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[2])
                                                      0.025     3.201 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[2]
                         net (fo=4, routed)           0.267     3.468    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/MIMTXWADDR[2]
    RAMB36_X13Y21        RAMB36E1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.889     1.905    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.958 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.821     2.779    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.809 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.008     3.817    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X13Y21        RAMB36E1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.577     3.240    
    RAMB36_X13Y21        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     3.423    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.423    
                         arrival time                           3.468    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.042ns (14.171%)  route 0.254ns (85.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.818ns
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.659     1.587    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.637 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.757     2.394    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.420 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.756     3.176    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[8])
                                                      0.042     3.218 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[8]
                         net (fo=4, routed)           0.254     3.472    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/MIMTXWADDR[8]
    RAMB36_X13Y20        RAMB36E1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.889     1.905    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.958 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.821     2.779    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.809 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.009     3.818    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X13Y20        RAMB36E1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.577     3.241    
    RAMB36_X13Y20        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     3.424    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.424    
                         arrival time                           3.472    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/wr_addr_3/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/ram_2/Mram_fifo_ram1/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.118ns (39.498%)  route 0.181ns (60.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns
    Source Clock Delay      (SCD):    3.108ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.659     1.587    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.637 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.757     2.394    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.420 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.688     3.108    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X162Y77        FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/wr_addr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y77        FDRE (Prop_fdre_C_Q)         0.118     3.226 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/wr_addr_3/Q
                         net (fo=131, routed)         0.181     3.407    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/ram_2/Mram_fifo_ram1/ADDRD3
    SLICE_X164Y78        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/ram_2/Mram_fifo_ram1/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.889     1.905    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.958 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.821     2.779    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.809 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.928     3.737    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/ram_2/Mram_fifo_ram1/WCLK
    SLICE_X164Y78        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/ram_2/Mram_fifo_ram1/RAMA/CLK
                         clock pessimism             -0.616     3.121    
    SLICE_X164Y78        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.225     3.346    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/ram_2/Mram_fifo_ram1/RAMA
  -------------------------------------------------------------------
                         required time                         -3.346    
                         arrival time                           3.407    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/wr_addr_3/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/ram_2/Mram_fifo_ram1/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.118ns (39.498%)  route 0.181ns (60.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns
    Source Clock Delay      (SCD):    3.108ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.659     1.587    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.637 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.757     2.394    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.420 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.688     3.108    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X162Y77        FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/wr_addr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y77        FDRE (Prop_fdre_C_Q)         0.118     3.226 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/wr_addr_3/Q
                         net (fo=131, routed)         0.181     3.407    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/ram_2/Mram_fifo_ram1/ADDRD3
    SLICE_X164Y78        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/ram_2/Mram_fifo_ram1/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.889     1.905    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.958 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.821     2.779    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.809 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.928     3.737    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/ram_2/Mram_fifo_ram1/WCLK
    SLICE_X164Y78        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/ram_2/Mram_fifo_ram1/RAMB/CLK
                         clock pessimism             -0.616     3.121    
    SLICE_X164Y78        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.225     3.346    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/ram_2/Mram_fifo_ram1/RAMB
  -------------------------------------------------------------------
                         required time                         -3.346    
                         arrival time                           3.407    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/wr_addr_3/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/ram_2/Mram_fifo_ram1/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.118ns (39.498%)  route 0.181ns (60.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns
    Source Clock Delay      (SCD):    3.108ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.659     1.587    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.637 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.757     2.394    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.420 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.688     3.108    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X162Y77        FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/wr_addr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y77        FDRE (Prop_fdre_C_Q)         0.118     3.226 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/wr_addr_3/Q
                         net (fo=131, routed)         0.181     3.407    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/ram_2/Mram_fifo_ram1/ADDRD3
    SLICE_X164Y78        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/ram_2/Mram_fifo_ram1/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.889     1.905    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.958 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.821     2.779    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.809 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.928     3.737    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/ram_2/Mram_fifo_ram1/WCLK
    SLICE_X164Y78        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/ram_2/Mram_fifo_ram1/RAMC/CLK
                         clock pessimism             -0.616     3.121    
    SLICE_X164Y78        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.225     3.346    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/ram_2/Mram_fifo_ram1/RAMC
  -------------------------------------------------------------------
                         required time                         -3.346    
                         arrival time                           3.407    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/wr_addr_3/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/ram_2/Mram_fifo_ram1/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.118ns (39.498%)  route 0.181ns (60.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns
    Source Clock Delay      (SCD):    3.108ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.659     1.587    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.637 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.757     2.394    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.420 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.688     3.108    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X162Y77        FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/wr_addr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y77        FDRE (Prop_fdre_C_Q)         0.118     3.226 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/wr_addr_3/Q
                         net (fo=131, routed)         0.181     3.407    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/ram_2/Mram_fifo_ram1/ADDRD3
    SLICE_X164Y78        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/ram_2/Mram_fifo_ram1/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.889     1.905    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.958 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.821     2.779    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.809 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.928     3.737    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/ram_2/Mram_fifo_ram1/WCLK
    SLICE_X164Y78        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/ram_2/Mram_fifo_ram1/RAMD/CLK
                         clock pessimism             -0.616     3.121    
    SLICE_X164Y78        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.225     3.346    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/ram_2/Mram_fifo_ram1/RAMD
  -------------------------------------------------------------------
                         required time                         -3.346    
                         arrival time                           3.407    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.025ns (8.095%)  route 0.284ns (91.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.818ns
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.659     1.587    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.637 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.757     2.394    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.420 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.756     3.176    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[2])
                                                      0.025     3.201 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[2]
                         net (fo=4, routed)           0.284     3.485    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/MIMTXWADDR[2]
    RAMB36_X13Y20        RAMB36E1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.889     1.905    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.958 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.821     2.779    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.809 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.009     3.818    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X13Y20        RAMB36E1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.577     3.241    
    RAMB36_X13Y20        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     3.424    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.424    
                         arrival time                           3.485    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/wr_data_59/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/ram_0/Mram_fifo_ram20/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.819ns
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.659     1.587    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.637 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.757     2.394    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.420 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.770     3.190    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X179Y61        FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/wr_data_59/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y61        FDRE (Prop_fdre_C_Q)         0.100     3.290 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/wr_data_59/Q
                         net (fo=1, routed)           0.101     3.391    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/ram_0/Mram_fifo_ram20/DIC
    SLICE_X178Y63        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/ram_0/Mram_fifo_ram20/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.889     1.905    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.958 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.821     2.779    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.809 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.010     3.819    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/ram_0/Mram_fifo_ram20/WCLK
    SLICE_X178Y63        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/ram_0/Mram_fifo_ram20/RAMC/CLK
                         clock pessimism             -0.618     3.201    
    SLICE_X178Y63        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     3.330    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/ram_0/Mram_fifo_ram20/RAMC
  -------------------------------------------------------------------
                         required time                         -3.330    
                         arrival time                           3.391    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/wr_data_1/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/ram_0/Mram_fifo_ram1/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.823ns
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.659     1.587    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.637 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.757     2.394    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.420 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.772     3.192    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X181Y61        FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/wr_data_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y61        FDRE (Prop_fdre_C_Q)         0.100     3.292 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/wr_data_1/Q
                         net (fo=1, routed)           0.107     3.399    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/ram_0/Mram_fifo_ram1/DIB
    SLICE_X180Y61        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/ram_0/Mram_fifo_ram1/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.889     1.905    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.958 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.821     2.779    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.809 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.014     3.823    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/ram_0/Mram_fifo_ram1/WCLK
    SLICE_X180Y61        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/ram_0/Mram_fifo_ram1/RAMB/CLK
                         clock pessimism             -0.620     3.203    
    SLICE_X180Y61        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     3.335    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/ram_0/Mram_fifo_ram1/RAMB
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           3.399    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin      Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_2_1/USERCLK2   n/a                4.000         4.000       0.000      PCIE_X1Y0        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a                2.095         4.000       1.905      RAMB18_X13Y32    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/Mram_segment_array_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a                2.095         4.000       1.905      RAMB18_X13Y32    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/Mram_segment_array_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a                2.095         4.000       1.905      RAMB18_X14Y30    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/Mram_segment_array_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a                2.095         4.000       1.905      RAMB18_X14Y30    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/Mram_segment_array_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a                2.095         4.000       1.905      RAMB18_X13Y26    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_9_ins/Mram_segment_array_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a                2.095         4.000       1.905      RAMB18_X13Y26    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_9_ins/Mram_segment_array_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a                2.095         4.000       1.905      RAMB18_X13Y27    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_9_ins/Mram_segment_array_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a                2.095         4.000       1.905      RAMB18_X13Y27    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_9_ins/Mram_segment_array_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a                2.095         4.000       1.905      RAMB18_X13Y22    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_5_ins/Mram_segment_array_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a                213.360       4.000       209.360    MMCME2_ADV_X0Y2  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X178Y76    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address30/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X178Y76    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address30/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X178Y76    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address30/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X178Y76    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address30/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X176Y88    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address114/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X176Y88    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address114/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X176Y88    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address114/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X176Y88    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address114/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X204Y103   xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address161/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X204Y103   xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address161/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X204Y98    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address331/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X204Y98    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address331/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X204Y98    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address331/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X176Y77    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address104/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X176Y77    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address104/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X208Y94    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address145/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X208Y94    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address145/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X208Y94    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address145/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X204Y98    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address331/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X176Y82    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address106/RAMA/CLK
Max Skew          Fast    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.560         0.481       0.079      PCIE_X1Y0        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Slow    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.640         0.457       0.183      PCIE_X1Y0        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Fast    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.560         0.011       0.549      PCIE_X1Y0        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Slow    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.640         0.021       0.619      PCIE_X1Y0        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.743ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.266ns (23.555%)  route 0.863ns (76.445%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 5.744 - 4.167 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.419     1.419    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.968    -1.549 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.458    -0.091    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.710     1.712    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X167Y52        FDRE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y52        FDRE (Prop_fdre_C_Q)         0.223     1.935 r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.350     2.285    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X167Y52        LUT2 (Prop_lut2_I1_O)        0.043     2.328 f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.514     2.841    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X171Y53        FDPE                                         f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.257     5.424    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.687     2.737 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.349     4.086    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.575     5.744    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X171Y53        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.090     5.834    
                         clock uncertainty           -0.072     5.762    
    SLICE_X171Y53        FDPE (Recov_fdpe_C_PRE)     -0.178     5.584    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.584    
                         arrival time                          -2.841    
  -------------------------------------------------------------------
                         slack                                  2.743    

Slack (MET) :             2.743ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.266ns (23.555%)  route 0.863ns (76.445%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 5.744 - 4.167 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.419     1.419    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.968    -1.549 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.458    -0.091    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.710     1.712    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X167Y52        FDRE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y52        FDRE (Prop_fdre_C_Q)         0.223     1.935 r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.350     2.285    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X167Y52        LUT2 (Prop_lut2_I1_O)        0.043     2.328 f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.514     2.841    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X171Y53        FDPE                                         f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.257     5.424    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.687     2.737 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.349     4.086    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.575     5.744    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X171Y53        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.090     5.834    
                         clock uncertainty           -0.072     5.762    
    SLICE_X171Y53        FDPE (Recov_fdpe_C_PRE)     -0.178     5.584    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.584    
                         arrival time                          -2.841    
  -------------------------------------------------------------------
                         slack                                  2.743    

Slack (MET) :             2.825ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.302ns (28.916%)  route 0.742ns (71.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 5.684 - 4.167 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.419     1.419    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.968    -1.549 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.458    -0.091    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.653     1.655    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X160Y56        FDRE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y56        FDRE (Prop_fdre_C_Q)         0.259     1.914 r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.356     2.270    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X160Y56        LUT2 (Prop_lut2_I1_O)        0.043     2.313 f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.387     2.699    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X159Y55        FDPE                                         f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.257     5.424    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.687     2.737 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.349     4.086    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.515     5.684    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X159Y55        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.090     5.774    
                         clock uncertainty           -0.072     5.702    
    SLICE_X159Y55        FDPE (Recov_fdpe_C_PRE)     -0.178     5.524    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.524    
                         arrival time                          -2.699    
  -------------------------------------------------------------------
                         slack                                  2.825    

Slack (MET) :             2.825ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.302ns (28.916%)  route 0.742ns (71.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 5.684 - 4.167 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.419     1.419    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.968    -1.549 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.458    -0.091    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.653     1.655    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X160Y56        FDRE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y56        FDRE (Prop_fdre_C_Q)         0.259     1.914 r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.356     2.270    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X160Y56        LUT2 (Prop_lut2_I1_O)        0.043     2.313 f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.387     2.699    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X159Y55        FDPE                                         f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.257     5.424    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.687     2.737 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.349     4.086    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.515     5.684    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X159Y55        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.090     5.774    
                         clock uncertainty           -0.072     5.702    
    SLICE_X159Y55        FDPE (Recov_fdpe_C_PRE)     -0.178     5.524    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.524    
                         arrival time                          -2.699    
  -------------------------------------------------------------------
                         slack                                  2.825    

Slack (MET) :             2.825ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.302ns (28.916%)  route 0.742ns (71.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 5.684 - 4.167 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.419     1.419    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.968    -1.549 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.458    -0.091    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.653     1.655    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X160Y56        FDRE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y56        FDRE (Prop_fdre_C_Q)         0.259     1.914 r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.356     2.270    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X160Y56        LUT2 (Prop_lut2_I1_O)        0.043     2.313 f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.387     2.699    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X159Y55        FDPE                                         f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.257     5.424    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.687     2.737 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.349     4.086    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.515     5.684    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X159Y55        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.090     5.774    
                         clock uncertainty           -0.072     5.702    
    SLICE_X159Y55        FDPE (Recov_fdpe_C_PRE)     -0.178     5.524    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.524    
                         arrival time                          -2.699    
  -------------------------------------------------------------------
                         slack                                  2.825    

Slack (MET) :             3.170ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.236ns (38.173%)  route 0.382ns (61.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 5.683 - 4.167 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.419     1.419    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.968    -1.549 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.458    -0.091    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.653     1.655    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X162Y57        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y57        FDPE (Prop_fdpe_C_Q)         0.236     1.891 f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.382     2.273    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X161Y56        FDPE                                         f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.257     5.424    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.687     2.737 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.349     4.086    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.514     5.683    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X161Y56        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.090     5.773    
                         clock uncertainty           -0.072     5.701    
    SLICE_X161Y56        FDPE (Recov_fdpe_C_PRE)     -0.258     5.443    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          5.443    
                         arrival time                          -2.273    
  -------------------------------------------------------------------
                         slack                                  3.170    

Slack (MET) :             3.265ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.236ns (43.837%)  route 0.302ns (56.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 5.740 - 4.167 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.419     1.419    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.968    -1.549 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.458    -0.091    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.710     1.712    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X166Y53        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y53        FDPE (Prop_fdpe_C_Q)         0.236     1.948 f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.302     2.250    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X166Y52        FDPE                                         f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.257     5.424    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.687     2.737 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.349     4.086    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.571     5.740    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X166Y52        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.114     5.854    
                         clock uncertainty           -0.072     5.782    
    SLICE_X166Y52        FDPE (Recov_fdpe_C_PRE)     -0.267     5.515    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          5.515    
                         arrival time                          -2.250    
  -------------------------------------------------------------------
                         slack                                  3.265    

Slack (MET) :             3.348ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.236ns (52.017%)  route 0.218ns (47.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 5.743 - 4.167 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.419     1.419    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.968    -1.549 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.458    -0.091    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.714     1.716    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X172Y55        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y55        FDPE (Prop_fdpe_C_Q)         0.236     1.952 f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.218     2.170    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X172Y56        FDPE                                         f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.257     5.424    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.687     2.737 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.349     4.086    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.574     5.743    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X172Y56        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.114     5.857    
                         clock uncertainty           -0.072     5.785    
    SLICE_X172Y56        FDPE (Recov_fdpe_C_PRE)     -0.267     5.518    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          5.518    
                         arrival time                          -2.170    
  -------------------------------------------------------------------
                         slack                                  3.348    

Slack (MET) :             3.348ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.236ns (52.017%)  route 0.218ns (47.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 5.743 - 4.167 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.419     1.419    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.968    -1.549 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.458    -0.091    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.714     1.716    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X172Y55        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y55        FDPE (Prop_fdpe_C_Q)         0.236     1.952 f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.218     2.170    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X172Y56        FDPE                                         f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.257     5.424    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.687     2.737 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.349     4.086    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.574     5.743    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X172Y56        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.114     5.857    
                         clock uncertainty           -0.072     5.785    
    SLICE_X172Y56        FDPE (Recov_fdpe_C_PRE)     -0.267     5.518    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          5.518    
                         arrival time                          -2.170    
  -------------------------------------------------------------------
                         slack                                  3.348    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.107ns (51.767%)  route 0.100ns (48.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.978ns
    Source Clock Delay      (SCD):    0.736ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.594     0.594    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.188    -0.594 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.570    -0.024    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.734     0.736    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X172Y55        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y55        FDPE (Prop_fdpe_C_Q)         0.107     0.843 f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.100     0.943    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X172Y56        FDPE                                         f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.809     0.809    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.469    -0.660 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.632    -0.028    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.976     0.978    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X172Y56        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.228     0.750    
    SLICE_X172Y56        FDPE (Remov_fdpe_C_PRE)     -0.088     0.662    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.107ns (51.767%)  route 0.100ns (48.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.978ns
    Source Clock Delay      (SCD):    0.736ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.594     0.594    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.188    -0.594 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.570    -0.024    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.734     0.736    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X172Y55        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y55        FDPE (Prop_fdpe_C_Q)         0.107     0.843 f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.100     0.943    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X172Y56        FDPE                                         f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.809     0.809    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.469    -0.660 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.632    -0.028    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.976     0.978    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X172Y56        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.228     0.750    
    SLICE_X172Y56        FDPE (Remov_fdpe_C_PRE)     -0.088     0.662    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.107ns (43.433%)  route 0.139ns (56.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.974ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.594     0.594    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.188    -0.594 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.570    -0.024    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.730     0.732    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X166Y53        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y53        FDPE (Prop_fdpe_C_Q)         0.107     0.839 f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.139     0.978    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X166Y52        FDPE                                         f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.809     0.809    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.469    -0.660 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.632    -0.028    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.972     0.974    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X166Y52        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.227     0.747    
    SLICE_X166Y52        FDPE (Remov_fdpe_C_PRE)     -0.088     0.659    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.107ns (36.994%)  route 0.182ns (63.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.944ns
    Source Clock Delay      (SCD):    0.702ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.594     0.594    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.188    -0.594 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.570    -0.024    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.700     0.702    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X162Y57        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y57        FDPE (Prop_fdpe_C_Q)         0.107     0.809 f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.182     0.991    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X161Y56        FDPE                                         f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.809     0.809    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.469    -0.660 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.632    -0.028    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.942     0.944    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X161Y56        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.208     0.736    
    SLICE_X161Y56        FDPE (Remov_fdpe_C_PRE)     -0.108     0.628    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.128ns (31.158%)  route 0.283ns (68.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.702ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.594     0.594    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.188    -0.594 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.570    -0.024    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.700     0.702    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X161Y56        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y56        FDPE (Prop_fdpe_C_Q)         0.100     0.802 f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.100     0.902    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X160Y56        LUT2 (Prop_lut2_I0_O)        0.028     0.930 f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.183     1.113    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X159Y55        FDPE                                         f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.809     0.809    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.469    -0.660 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.632    -0.028    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.941     0.943    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X159Y55        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.208     0.735    
    SLICE_X159Y55        FDPE (Remov_fdpe_C_PRE)     -0.072     0.663    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.128ns (31.158%)  route 0.283ns (68.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.702ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.594     0.594    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.188    -0.594 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.570    -0.024    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.700     0.702    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X161Y56        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y56        FDPE (Prop_fdpe_C_Q)         0.100     0.802 f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.100     0.902    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X160Y56        LUT2 (Prop_lut2_I0_O)        0.028     0.930 f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.183     1.113    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X159Y55        FDPE                                         f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.809     0.809    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.469    -0.660 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.632    -0.028    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.941     0.943    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X159Y55        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.208     0.735    
    SLICE_X159Y55        FDPE (Remov_fdpe_C_PRE)     -0.072     0.663    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.128ns (31.158%)  route 0.283ns (68.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.702ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.594     0.594    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.188    -0.594 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.570    -0.024    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.700     0.702    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X161Y56        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y56        FDPE (Prop_fdpe_C_Q)         0.100     0.802 f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.100     0.902    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X160Y56        LUT2 (Prop_lut2_I0_O)        0.028     0.930 f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.183     1.113    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X159Y55        FDPE                                         f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.809     0.809    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.469    -0.660 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.632    -0.028    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.941     0.943    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X159Y55        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.208     0.735    
    SLICE_X159Y55        FDPE (Remov_fdpe_C_PRE)     -0.072     0.663    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.146ns (29.875%)  route 0.343ns (70.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.978ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.594     0.594    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.188    -0.594 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.570    -0.024    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.731     0.733    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X166Y52        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y52        FDPE (Prop_fdpe_C_Q)         0.118     0.851 f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.096     0.947    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X167Y52        LUT2 (Prop_lut2_I0_O)        0.028     0.975 f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.247     1.222    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X171Y53        FDPE                                         f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.809     0.809    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.469    -0.660 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.632    -0.028    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.976     0.978    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X171Y53        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.208     0.770    
    SLICE_X171Y53        FDPE (Remov_fdpe_C_PRE)     -0.072     0.698    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.146ns (29.875%)  route 0.343ns (70.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.978ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.594     0.594    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.188    -0.594 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.570    -0.024    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.731     0.733    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X166Y52        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y52        FDPE (Prop_fdpe_C_Q)         0.118     0.851 f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.096     0.947    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X167Y52        LUT2 (Prop_lut2_I0_O)        0.028     0.975 f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.247     1.222    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X171Y53        FDPE                                         f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.809     0.809    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.469    -0.660 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.632    -0.028    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.976     0.978    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X171Y53        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.208     0.770    
    SLICE_X171Y53        FDPE (Remov_fdpe_C_PRE)     -0.072     0.698    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.524    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.702ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_1 rise@4.167ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.266ns (22.526%)  route 0.915ns (77.474%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 5.758 - 4.167 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.585     1.585    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.373    -1.788 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.697    -0.091    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.728     1.730    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X175Y53        FDRE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y53        FDRE (Prop_fdre_C_Q)         0.223     1.953 r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.532     2.485    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X175Y52        LUT2 (Prop_lut2_I1_O)        0.043     2.528 f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.382     2.911    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X176Y53        FDPE                                         f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.393     5.560    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040     2.520 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.566     4.086    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.589     5.758    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X176Y53        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.114     5.872    
                         clock uncertainty           -0.072     5.800    
    SLICE_X176Y53        FDPE (Recov_fdpe_C_PRE)     -0.187     5.613    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.613    
                         arrival time                          -2.911    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_1 rise@4.167ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.266ns (22.526%)  route 0.915ns (77.474%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 5.758 - 4.167 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.585     1.585    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.373    -1.788 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.697    -0.091    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.728     1.730    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X175Y53        FDRE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y53        FDRE (Prop_fdre_C_Q)         0.223     1.953 r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.532     2.485    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X175Y52        LUT2 (Prop_lut2_I1_O)        0.043     2.528 f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.382     2.911    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X176Y53        FDPE                                         f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.393     5.560    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040     2.520 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.566     4.086    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.589     5.758    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X176Y53        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.114     5.872    
                         clock uncertainty           -0.072     5.800    
    SLICE_X176Y53        FDPE (Recov_fdpe_C_PRE)     -0.187     5.613    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.613    
                         arrival time                          -2.911    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_1 rise@4.167ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.266ns (24.198%)  route 0.833ns (75.802%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 5.812 - 4.167 ) 
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.585     1.585    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.373    -1.788 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.697    -0.091    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.782     1.784    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X181Y57        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y57        FDPE (Prop_fdpe_C_Q)         0.223     2.007 f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.456     2.463    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X181Y56        LUT2 (Prop_lut2_I0_O)        0.043     2.506 f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.377     2.883    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X181Y54        FDPE                                         f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.393     5.560    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040     2.520 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.566     4.086    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.643     5.812    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X181Y54        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.115     5.927    
                         clock uncertainty           -0.072     5.855    
    SLICE_X181Y54        FDPE (Recov_fdpe_C_PRE)     -0.178     5.677    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.677    
                         arrival time                          -2.883    
  -------------------------------------------------------------------
                         slack                                  2.794    

Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_1 rise@4.167ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.266ns (24.198%)  route 0.833ns (75.802%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 5.812 - 4.167 ) 
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.585     1.585    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.373    -1.788 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.697    -0.091    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.782     1.784    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X181Y57        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y57        FDPE (Prop_fdpe_C_Q)         0.223     2.007 f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.456     2.463    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X181Y56        LUT2 (Prop_lut2_I0_O)        0.043     2.506 f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.377     2.883    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X181Y54        FDPE                                         f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.393     5.560    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040     2.520 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.566     4.086    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.643     5.812    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X181Y54        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.115     5.927    
                         clock uncertainty           -0.072     5.855    
    SLICE_X181Y54        FDPE (Recov_fdpe_C_PRE)     -0.178     5.677    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.677    
                         arrival time                          -2.883    
  -------------------------------------------------------------------
                         slack                                  2.794    

Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_1 rise@4.167ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.266ns (24.198%)  route 0.833ns (75.802%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 5.812 - 4.167 ) 
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.585     1.585    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.373    -1.788 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.697    -0.091    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.782     1.784    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X181Y57        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y57        FDPE (Prop_fdpe_C_Q)         0.223     2.007 f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.456     2.463    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X181Y56        LUT2 (Prop_lut2_I0_O)        0.043     2.506 f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.377     2.883    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X181Y54        FDPE                                         f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.393     5.560    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040     2.520 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.566     4.086    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.643     5.812    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X181Y54        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.115     5.927    
                         clock uncertainty           -0.072     5.855    
    SLICE_X181Y54        FDPE (Recov_fdpe_C_PRE)     -0.178     5.677    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.677    
                         arrival time                          -2.883    
  -------------------------------------------------------------------
                         slack                                  2.794    

Slack (MET) :             2.995ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_1 rise@4.167ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.236ns (43.792%)  route 0.303ns (56.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 5.758 - 4.167 ) 
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.585     1.585    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.373    -1.788 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.697    -0.091    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.900     1.902    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X176Y49        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y49        FDPE (Prop_fdpe_C_Q)         0.236     2.138 f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.303     2.441    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X176Y50        FDPE                                         f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.393     5.560    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040     2.520 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.566     4.086    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.589     5.758    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X176Y50        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.017     5.775    
                         clock uncertainty           -0.072     5.703    
    SLICE_X176Y50        FDPE (Recov_fdpe_C_PRE)     -0.267     5.436    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          5.436    
                         arrival time                          -2.441    
  -------------------------------------------------------------------
                         slack                                  2.995    

Slack (MET) :             3.130ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_1 rise@4.167ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.204ns (30.248%)  route 0.470ns (69.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 5.812 - 4.167 ) 
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.585     1.585    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.373    -1.788 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.697    -0.091    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.783     1.785    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X181Y55        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y55        FDPE (Prop_fdpe_C_Q)         0.204     1.989 f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.470     2.459    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X180Y55        FDPE                                         f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.393     5.560    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040     2.520 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.566     4.086    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.643     5.812    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X180Y55        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.119     5.931    
                         clock uncertainty           -0.072     5.859    
    SLICE_X180Y55        FDPE (Recov_fdpe_C_PRE)     -0.270     5.589    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          5.589    
                         arrival time                          -2.459    
  -------------------------------------------------------------------
                         slack                                  3.130    

Slack (MET) :             3.130ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_1 rise@4.167ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.204ns (30.248%)  route 0.470ns (69.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 5.812 - 4.167 ) 
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.585     1.585    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.373    -1.788 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.697    -0.091    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.783     1.785    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X181Y55        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y55        FDPE (Prop_fdpe_C_Q)         0.204     1.989 f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.470     2.459    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X180Y55        FDPE                                         f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.393     5.560    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040     2.520 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.566     4.086    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.643     5.812    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X180Y55        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.119     5.931    
                         clock uncertainty           -0.072     5.859    
    SLICE_X180Y55        FDPE (Recov_fdpe_C_PRE)     -0.270     5.589    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          5.589    
                         arrival time                          -2.459    
  -------------------------------------------------------------------
                         slack                                  3.130    

Slack (MET) :             3.193ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_1 rise@4.167ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.204ns (33.084%)  route 0.413ns (66.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 5.811 - 4.167 ) 
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.585     1.585    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.373    -1.788 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.697    -0.091    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.783     1.785    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X181Y55        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y55        FDPE (Prop_fdpe_C_Q)         0.204     1.989 f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.413     2.402    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X181Y57        FDPE                                         f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.393     5.560    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040     2.520 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.566     4.086    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.642     5.811    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X181Y57        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.115     5.926    
                         clock uncertainty           -0.072     5.854    
    SLICE_X181Y57        FDPE (Recov_fdpe_C_PRE)     -0.259     5.595    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          5.595    
                         arrival time                          -2.402    
  -------------------------------------------------------------------
                         slack                                  3.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.107ns (43.513%)  route 0.139ns (56.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.676     0.676    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.469    -0.793 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.769    -0.024    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.799     0.801    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X176Y49        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y49        FDPE (Prop_fdpe_C_Q)         0.107     0.908 f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.139     1.047    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X176Y50        FDPE                                         f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.911     0.911    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.773    -0.862 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.834    -0.028    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.989     0.991    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X176Y50        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.048     0.943    
    SLICE_X176Y50        FDPE (Remov_fdpe_C_PRE)     -0.088     0.855    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.091ns (32.199%)  route 0.192ns (67.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.019ns
    Source Clock Delay      (SCD):    0.778ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.676     0.676    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.469    -0.793 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.769    -0.024    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.776     0.778    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X181Y55        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y55        FDPE (Prop_fdpe_C_Q)         0.091     0.869 f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.192     1.061    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X181Y57        FDPE                                         f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.911     0.911    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.773    -0.862 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.834    -0.028    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.017     1.019    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X181Y57        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.228     0.791    
    SLICE_X181Y57        FDPE (Remov_fdpe_C_PRE)     -0.108     0.683    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.091ns (29.506%)  route 0.217ns (70.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.020ns
    Source Clock Delay      (SCD):    0.778ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.676     0.676    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.469    -0.793 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.769    -0.024    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.776     0.778    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X181Y55        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y55        FDPE (Prop_fdpe_C_Q)         0.091     0.869 f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.217     1.086    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X180Y55        FDPE                                         f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.911     0.911    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.773    -0.862 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.834    -0.028    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.018     1.020    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X180Y55        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.231     0.789    
    SLICE_X180Y55        FDPE (Remov_fdpe_C_PRE)     -0.090     0.699    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.091ns (29.506%)  route 0.217ns (70.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.020ns
    Source Clock Delay      (SCD):    0.778ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.676     0.676    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.469    -0.793 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.769    -0.024    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.776     0.778    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X181Y55        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y55        FDPE (Prop_fdpe_C_Q)         0.091     0.869 f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.217     1.086    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X180Y55        FDPE                                         f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.911     0.911    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.773    -0.862 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.834    -0.028    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.018     1.020    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X180Y55        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.231     0.789    
    SLICE_X180Y55        FDPE (Remov_fdpe_C_PRE)     -0.090     0.699    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.146ns (30.687%)  route 0.330ns (69.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.749ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.676     0.676    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.469    -0.793 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.769    -0.024    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.747     0.749    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X176Y50        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y50        FDPE (Prop_fdpe_C_Q)         0.118     0.867 f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.153     1.020    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X175Y52        LUT2 (Prop_lut2_I0_O)        0.028     1.048 f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.176     1.225    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X176Y53        FDPE                                         f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.911     0.911    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.773    -0.862 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.834    -0.028    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.988     0.990    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X176Y53        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.228     0.762    
    SLICE_X176Y53        FDPE (Remov_fdpe_C_PRE)     -0.052     0.710    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.146ns (30.687%)  route 0.330ns (69.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.749ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.676     0.676    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.469    -0.793 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.769    -0.024    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.747     0.749    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X176Y50        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y50        FDPE (Prop_fdpe_C_Q)         0.118     0.867 f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.153     1.020    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X175Y52        LUT2 (Prop_lut2_I0_O)        0.028     1.048 f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.176     1.225    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X176Y53        FDPE                                         f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.911     0.911    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.773    -0.862 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.834    -0.028    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.988     0.990    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X176Y53        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.228     0.762    
    SLICE_X176Y53        FDPE (Remov_fdpe_C_PRE)     -0.052     0.710    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.128ns (27.092%)  route 0.344ns (72.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.020ns
    Source Clock Delay      (SCD):    0.778ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.676     0.676    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.469    -0.793 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.769    -0.024    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.776     0.778    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X181Y56        FDRE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y56        FDRE (Prop_fdre_C_Q)         0.100     0.878 r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.170     1.048    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X181Y56        LUT2 (Prop_lut2_I1_O)        0.028     1.076 f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.175     1.250    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X181Y54        FDPE                                         f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.911     0.911    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.773    -0.862 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.834    -0.028    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.018     1.020    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X181Y54        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.228     0.792    
    SLICE_X181Y54        FDPE (Remov_fdpe_C_PRE)     -0.072     0.720    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.128ns (27.092%)  route 0.344ns (72.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.020ns
    Source Clock Delay      (SCD):    0.778ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.676     0.676    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.469    -0.793 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.769    -0.024    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.776     0.778    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X181Y56        FDRE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y56        FDRE (Prop_fdre_C_Q)         0.100     0.878 r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.170     1.048    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X181Y56        LUT2 (Prop_lut2_I1_O)        0.028     1.076 f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.175     1.250    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X181Y54        FDPE                                         f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.911     0.911    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.773    -0.862 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.834    -0.028    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.018     1.020    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X181Y54        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.228     0.792    
    SLICE_X181Y54        FDPE (Remov_fdpe_C_PRE)     -0.072     0.720    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.128ns (27.092%)  route 0.344ns (72.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.020ns
    Source Clock Delay      (SCD):    0.778ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.676     0.676    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.469    -0.793 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.769    -0.024    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.776     0.778    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X181Y56        FDRE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y56        FDRE (Prop_fdre_C_Q)         0.100     0.878 r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.170     1.048    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X181Y56        LUT2 (Prop_lut2_I1_O)        0.028     1.076 f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.175     1.250    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X181Y54        FDPE                                         f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.911     0.911    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.773    -0.862 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.834    -0.028    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.018     1.020    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X181Y54        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.228     0.792    
    SLICE_X181Y54        FDPE (Remov_fdpe_C_PRE)     -0.072     0.720    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.530    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out4_clk_wiz_0_2
  To Clock:  clk_out4_clk_wiz_0_2

Setup :            0  Failing Endpoints,  Worst Slack        2.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.868ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_2 rise@4.167ns - clk_out4_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.266ns (26.586%)  route 0.735ns (73.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 5.665 - 4.167 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.778     1.778    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.009    -2.231 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.138    -0.093    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         1.628     1.628    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X149Y73        FDPE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y73        FDPE (Prop_fdpe_C_Q)         0.223     1.851 f  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.287     2.138    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X149Y73        LUT2 (Prop_lut2_I0_O)        0.043     2.181 f  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.448     2.629    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X150Y72        FDPE                                         f  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.619     5.786    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715     2.071 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.013     4.084    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     4.167 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         1.498     5.665    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X150Y72        FDPE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.090     5.755    
                         clock uncertainty           -0.072     5.683    
    SLICE_X150Y72        FDPE (Recov_fdpe_C_PRE)     -0.187     5.496    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.496    
                         arrival time                          -2.629    
  -------------------------------------------------------------------
                         slack                                  2.868    

Slack (MET) :             2.868ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_2 rise@4.167ns - clk_out4_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.266ns (26.586%)  route 0.735ns (73.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 5.665 - 4.167 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.778     1.778    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.009    -2.231 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.138    -0.093    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         1.628     1.628    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X149Y73        FDPE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y73        FDPE (Prop_fdpe_C_Q)         0.223     1.851 f  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.287     2.138    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X149Y73        LUT2 (Prop_lut2_I0_O)        0.043     2.181 f  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.448     2.629    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X150Y72        FDPE                                         f  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.619     5.786    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715     2.071 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.013     4.084    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     4.167 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         1.498     5.665    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X150Y72        FDPE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.090     5.755    
                         clock uncertainty           -0.072     5.683    
    SLICE_X150Y72        FDPE (Recov_fdpe_C_PRE)     -0.187     5.496    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.496    
                         arrival time                          -2.629    
  -------------------------------------------------------------------
                         slack                                  2.868    

Slack (MET) :             2.868ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_2 rise@4.167ns - clk_out4_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.266ns (26.586%)  route 0.735ns (73.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 5.665 - 4.167 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.778     1.778    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.009    -2.231 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.138    -0.093    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         1.628     1.628    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X149Y73        FDPE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y73        FDPE (Prop_fdpe_C_Q)         0.223     1.851 f  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.287     2.138    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X149Y73        LUT2 (Prop_lut2_I0_O)        0.043     2.181 f  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.448     2.629    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X150Y72        FDPE                                         f  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.619     5.786    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715     2.071 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.013     4.084    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     4.167 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         1.498     5.665    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X150Y72        FDPE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.090     5.755    
                         clock uncertainty           -0.072     5.683    
    SLICE_X150Y72        FDPE (Recov_fdpe_C_PRE)     -0.187     5.496    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.496    
                         arrival time                          -2.629    
  -------------------------------------------------------------------
                         slack                                  2.868    

Slack (MET) :             2.901ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_2 rise@4.167ns - clk_out4_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.266ns (27.570%)  route 0.699ns (72.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 5.666 - 4.167 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.778     1.778    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.009    -2.231 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.138    -0.093    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         1.631     1.631    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X149Y78        FDRE                                         r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y78        FDRE (Prop_fdre_C_Q)         0.223     1.854 r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.490     2.344    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X150Y78        LUT2 (Prop_lut2_I1_O)        0.043     2.387 f  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.209     2.596    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X152Y78        FDPE                                         f  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.619     5.786    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715     2.071 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.013     4.084    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     4.167 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         1.499     5.666    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X152Y78        FDPE                                         r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.090     5.756    
                         clock uncertainty           -0.072     5.684    
    SLICE_X152Y78        FDPE (Recov_fdpe_C_PRE)     -0.187     5.497    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.497    
                         arrival time                          -2.596    
  -------------------------------------------------------------------
                         slack                                  2.901    

Slack (MET) :             2.901ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_2 rise@4.167ns - clk_out4_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.266ns (27.570%)  route 0.699ns (72.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 5.666 - 4.167 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.778     1.778    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.009    -2.231 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.138    -0.093    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         1.631     1.631    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X149Y78        FDRE                                         r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y78        FDRE (Prop_fdre_C_Q)         0.223     1.854 r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.490     2.344    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X150Y78        LUT2 (Prop_lut2_I1_O)        0.043     2.387 f  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.209     2.596    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X152Y78        FDPE                                         f  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.619     5.786    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715     2.071 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.013     4.084    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     4.167 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         1.499     5.666    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X152Y78        FDPE                                         r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.090     5.756    
                         clock uncertainty           -0.072     5.684    
    SLICE_X152Y78        FDPE (Recov_fdpe_C_PRE)     -0.187     5.497    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.497    
                         arrival time                          -2.596    
  -------------------------------------------------------------------
                         slack                                  2.901    

Slack (MET) :             3.278ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_2 rise@4.167ns - clk_out4_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.236ns (44.472%)  route 0.295ns (55.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 5.666 - 4.167 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.778     1.778    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.009    -2.231 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.138    -0.093    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         1.631     1.631    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X150Y76        FDPE                                         r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y76        FDPE (Prop_fdpe_C_Q)         0.236     1.867 f  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.295     2.162    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X150Y78        FDPE                                         f  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.619     5.786    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715     2.071 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.013     4.084    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     4.167 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         1.499     5.666    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X150Y78        FDPE                                         r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.113     5.779    
                         clock uncertainty           -0.072     5.707    
    SLICE_X150Y78        FDPE (Recov_fdpe_C_PRE)     -0.267     5.440    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          5.440    
                         arrival time                          -2.162    
  -------------------------------------------------------------------
                         slack                                  3.278    

Slack (MET) :             3.279ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_2 rise@4.167ns - clk_out4_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.236ns (43.837%)  route 0.302ns (56.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 5.661 - 4.167 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.778     1.778    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.009    -2.231 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.138    -0.093    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         1.627     1.627    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X148Y74        FDPE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y74        FDPE (Prop_fdpe_C_Q)         0.236     1.863 f  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.302     2.165    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X149Y73        FDPE                                         f  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.619     5.786    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715     2.071 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.013     4.084    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     4.167 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         1.494     5.661    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X149Y73        FDPE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.113     5.774    
                         clock uncertainty           -0.072     5.702    
    SLICE_X149Y73        FDPE (Recov_fdpe_C_PRE)     -0.258     5.444    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          5.444    
                         arrival time                          -2.165    
  -------------------------------------------------------------------
                         slack                                  3.279    

Slack (MET) :             3.391ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_2 rise@4.167ns - clk_out4_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.204ns (48.191%)  route 0.219ns (51.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 5.668 - 4.167 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.778     1.778    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.009    -2.231 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.138    -0.093    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         1.634     1.634    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X153Y78        FDPE                                         r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y78        FDPE (Prop_fdpe_C_Q)         0.204     1.838 f  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.219     2.057    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X153Y79        FDPE                                         f  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.619     5.786    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715     2.071 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.013     4.084    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     4.167 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         1.501     5.668    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X153Y79        FDPE                                         r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.113     5.781    
                         clock uncertainty           -0.072     5.709    
    SLICE_X153Y79        FDPE (Recov_fdpe_C_PRE)     -0.261     5.448    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          5.448    
                         arrival time                          -2.057    
  -------------------------------------------------------------------
                         slack                                  3.391    

Slack (MET) :             3.391ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_2 rise@4.167ns - clk_out4_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.204ns (48.191%)  route 0.219ns (51.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 5.668 - 4.167 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.778     1.778    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.009    -2.231 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.138    -0.093    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         1.634     1.634    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X153Y78        FDPE                                         r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y78        FDPE (Prop_fdpe_C_Q)         0.204     1.838 f  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.219     2.057    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X153Y79        FDPE                                         f  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.619     5.786    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715     2.071 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.013     4.084    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     4.167 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         1.501     5.668    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X153Y79        FDPE                                         r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.113     5.781    
                         clock uncertainty           -0.072     5.709    
    SLICE_X153Y79        FDPE (Recov_fdpe_C_PRE)     -0.261     5.448    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          5.448    
                         arrival time                          -2.057    
  -------------------------------------------------------------------
                         slack                                  3.391    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_2 rise@0.000ns - clk_out4_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.318%)  route 0.101ns (52.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.714     0.714    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.686    -0.972 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.946    -0.026    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         0.686     0.686    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X153Y78        FDPE                                         r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y78        FDPE (Prop_fdpe_C_Q)         0.091     0.777 f  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.101     0.878    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X153Y79        FDPE                                         f  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.964     0.964    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.006    -1.042 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.012    -0.030    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         0.926     0.926    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X153Y79        FDPE                                         r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.227     0.699    
    SLICE_X153Y79        FDPE (Remov_fdpe_C_PRE)     -0.110     0.589    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.589    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_2 rise@0.000ns - clk_out4_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.318%)  route 0.101ns (52.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.714     0.714    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.686    -0.972 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.946    -0.026    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         0.686     0.686    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X153Y78        FDPE                                         r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y78        FDPE (Prop_fdpe_C_Q)         0.091     0.777 f  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.101     0.878    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X153Y79        FDPE                                         f  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.964     0.964    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.006    -1.042 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.012    -0.030    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         0.926     0.926    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X153Y79        FDPE                                         r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.227     0.699    
    SLICE_X153Y79        FDPE (Remov_fdpe_C_PRE)     -0.110     0.589    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.589    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_2 rise@0.000ns - clk_out4_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.107ns (44.275%)  route 0.135ns (55.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.714     0.714    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.686    -0.972 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.946    -0.026    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         0.684     0.684    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X150Y76        FDPE                                         r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y76        FDPE (Prop_fdpe_C_Q)         0.107     0.791 f  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.135     0.926    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X150Y78        FDPE                                         f  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.964     0.964    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.006    -1.042 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.012    -0.030    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         0.925     0.925    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X150Y78        FDPE                                         r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.227     0.698    
    SLICE_X150Y78        FDPE (Remov_fdpe_C_PRE)     -0.088     0.610    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.610    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_2 rise@0.000ns - clk_out4_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.107ns (43.433%)  route 0.139ns (56.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.714     0.714    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.686    -0.972 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.946    -0.026    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         0.680     0.680    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X148Y74        FDPE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y74        FDPE (Prop_fdpe_C_Q)         0.107     0.787 f  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.139     0.926    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X149Y73        FDPE                                         f  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.964     0.964    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.006    -1.042 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.012    -0.030    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         0.919     0.919    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X149Y73        FDPE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.227     0.692    
    SLICE_X149Y73        FDPE (Remov_fdpe_C_PRE)     -0.108     0.584    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.584    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_2 rise@0.000ns - clk_out4_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.146ns (37.294%)  route 0.245ns (62.706%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.714     0.714    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.686    -0.972 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.946    -0.026    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         0.686     0.686    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X150Y78        FDPE                                         r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y78        FDPE (Prop_fdpe_C_Q)         0.118     0.804 f  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.155     0.959    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X150Y78        LUT2 (Prop_lut2_I0_O)        0.028     0.987 f  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.090     1.077    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X152Y78        FDPE                                         f  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.964     0.964    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.006    -1.042 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.012    -0.030    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         0.925     0.925    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X152Y78        FDPE                                         r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.227     0.698    
    SLICE_X152Y78        FDPE (Remov_fdpe_C_PRE)     -0.052     0.646    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_2 rise@0.000ns - clk_out4_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.146ns (37.294%)  route 0.245ns (62.706%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.714     0.714    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.686    -0.972 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.946    -0.026    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         0.686     0.686    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X150Y78        FDPE                                         r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y78        FDPE (Prop_fdpe_C_Q)         0.118     0.804 f  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.155     0.959    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X150Y78        LUT2 (Prop_lut2_I0_O)        0.028     0.987 f  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.090     1.077    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X152Y78        FDPE                                         f  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.964     0.964    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.006    -1.042 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.012    -0.030    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         0.925     0.925    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X152Y78        FDPE                                         r  xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.227     0.698    
    SLICE_X152Y78        FDPE (Remov_fdpe_C_PRE)     -0.052     0.646    xillybus_interface_0/fifo_from_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_2 rise@0.000ns - clk_out4_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.146ns (29.608%)  route 0.347ns (70.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.714     0.714    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.686    -0.972 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.946    -0.026    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         0.681     0.681    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X148Y73        FDRE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y73        FDRE (Prop_fdre_C_Q)         0.118     0.799 r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.116     0.915    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X149Y73        LUT2 (Prop_lut2_I1_O)        0.028     0.943 f  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.232     1.174    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X150Y72        FDPE                                         f  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.964     0.964    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.006    -1.042 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.012    -0.030    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         0.924     0.924    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X150Y72        FDPE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.208     0.716    
    SLICE_X150Y72        FDPE (Remov_fdpe_C_PRE)     -0.052     0.664    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_2 rise@0.000ns - clk_out4_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.146ns (29.608%)  route 0.347ns (70.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.714     0.714    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.686    -0.972 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.946    -0.026    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         0.681     0.681    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X148Y73        FDRE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y73        FDRE (Prop_fdre_C_Q)         0.118     0.799 r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.116     0.915    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X149Y73        LUT2 (Prop_lut2_I1_O)        0.028     0.943 f  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.232     1.174    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X150Y72        FDPE                                         f  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.964     0.964    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.006    -1.042 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.012    -0.030    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         0.924     0.924    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X150Y72        FDPE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.208     0.716    
    SLICE_X150Y72        FDPE (Remov_fdpe_C_PRE)     -0.052     0.664    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_2  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_2 rise@0.000ns - clk_out4_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.146ns (29.608%)  route 0.347ns (70.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.714     0.714    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.686    -0.972 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.946    -0.026    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         0.681     0.681    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X148Y73        FDRE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y73        FDRE (Prop_fdre_C_Q)         0.118     0.799 r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.116     0.915    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X149Y73        LUT2 (Prop_lut2_I1_O)        0.028     0.943 f  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.232     1.174    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X150Y72        FDPE                                         f  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.964     0.964    clk_wiz_3/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.006    -1.042 r  clk_wiz_3/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.012    -0.030    clk_wiz_3/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clk_wiz_3/inst/clkout4_buf/O
                         net (fo=161, routed)         0.924     0.924    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X150Y72        FDPE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.208     0.716    
    SLICE_X150Y72        FDPE (Remov_fdpe_C_PRE)     -0.052     0.664    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.510    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out4_clk_wiz_0_3
  To Clock:  clk_out4_clk_wiz_0_3

Setup :            0  Failing Endpoints,  Worst Slack        2.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.626ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_3 rise@4.167ns - clk_out4_clk_wiz_0_3 rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.302ns (23.902%)  route 0.961ns (76.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 5.813 - 4.167 ) 
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.434     1.434    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.987    -1.553 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.460    -0.093    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.789     1.789    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X196Y57        FDPE                                         r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y57        FDPE (Prop_fdpe_C_Q)         0.259     2.048 f  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.548     2.596    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X197Y59        LUT2 (Prop_lut2_I0_O)        0.043     2.639 f  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.413     3.052    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X197Y62        FDPE                                         f  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.279     5.446    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.713     2.733 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.351     4.084    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     4.167 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.646     5.813    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X197Y62        FDPE                                         r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.115     5.928    
                         clock uncertainty           -0.072     5.856    
    SLICE_X197Y62        FDPE (Recov_fdpe_C_PRE)     -0.178     5.678    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.678    
                         arrival time                          -3.052    
  -------------------------------------------------------------------
                         slack                                  2.626    

Slack (MET) :             2.626ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_3 rise@4.167ns - clk_out4_clk_wiz_0_3 rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.302ns (23.902%)  route 0.961ns (76.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 5.813 - 4.167 ) 
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.434     1.434    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.987    -1.553 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.460    -0.093    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.789     1.789    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X196Y57        FDPE                                         r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y57        FDPE (Prop_fdpe_C_Q)         0.259     2.048 f  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.548     2.596    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X197Y59        LUT2 (Prop_lut2_I0_O)        0.043     2.639 f  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.413     3.052    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X197Y62        FDPE                                         f  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.279     5.446    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.713     2.733 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.351     4.084    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     4.167 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.646     5.813    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X197Y62        FDPE                                         r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.115     5.928    
                         clock uncertainty           -0.072     5.856    
    SLICE_X197Y62        FDPE (Recov_fdpe_C_PRE)     -0.178     5.678    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.678    
                         arrival time                          -3.052    
  -------------------------------------------------------------------
                         slack                                  2.626    

Slack (MET) :             2.916ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_3 rise@4.167ns - clk_out4_clk_wiz_0_3 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.302ns (30.935%)  route 0.674ns (69.065%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 5.816 - 4.167 ) 
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.434     1.434    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.987    -1.553 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.460    -0.093    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.789     1.789    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X202Y58        FDRE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y58        FDRE (Prop_fdre_C_Q)         0.259     2.048 r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.356     2.404    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X202Y58        LUT2 (Prop_lut2_I1_O)        0.043     2.447 f  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.319     2.765    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X201Y58        FDPE                                         f  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.279     5.446    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.713     2.733 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.351     4.084    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     4.167 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.649     5.816    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X201Y58        FDPE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.115     5.931    
                         clock uncertainty           -0.072     5.859    
    SLICE_X201Y58        FDPE (Recov_fdpe_C_PRE)     -0.178     5.681    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.681    
                         arrival time                          -2.765    
  -------------------------------------------------------------------
                         slack                                  2.916    

Slack (MET) :             2.916ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_3 rise@4.167ns - clk_out4_clk_wiz_0_3 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.302ns (30.935%)  route 0.674ns (69.065%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 5.816 - 4.167 ) 
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.434     1.434    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.987    -1.553 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.460    -0.093    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.789     1.789    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X202Y58        FDRE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y58        FDRE (Prop_fdre_C_Q)         0.259     2.048 r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.356     2.404    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X202Y58        LUT2 (Prop_lut2_I1_O)        0.043     2.447 f  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.319     2.765    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X201Y58        FDPE                                         f  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.279     5.446    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.713     2.733 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.351     4.084    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     4.167 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.649     5.816    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X201Y58        FDPE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.115     5.931    
                         clock uncertainty           -0.072     5.859    
    SLICE_X201Y58        FDPE (Recov_fdpe_C_PRE)     -0.178     5.681    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.681    
                         arrival time                          -2.765    
  -------------------------------------------------------------------
                         slack                                  2.916    

Slack (MET) :             2.916ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_3 rise@4.167ns - clk_out4_clk_wiz_0_3 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.302ns (30.935%)  route 0.674ns (69.065%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 5.816 - 4.167 ) 
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.434     1.434    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.987    -1.553 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.460    -0.093    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.789     1.789    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X202Y58        FDRE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y58        FDRE (Prop_fdre_C_Q)         0.259     2.048 r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.356     2.404    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X202Y58        LUT2 (Prop_lut2_I1_O)        0.043     2.447 f  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.319     2.765    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X201Y58        FDPE                                         f  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.279     5.446    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.713     2.733 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.351     4.084    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     4.167 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.649     5.816    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X201Y58        FDPE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.115     5.931    
                         clock uncertainty           -0.072     5.859    
    SLICE_X201Y58        FDPE (Recov_fdpe_C_PRE)     -0.178     5.681    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.681    
                         arrival time                          -2.765    
  -------------------------------------------------------------------
                         slack                                  2.916    

Slack (MET) :             3.203ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_3 rise@4.167ns - clk_out4_clk_wiz_0_3 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.204ns (33.939%)  route 0.397ns (66.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 5.816 - 4.167 ) 
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.434     1.434    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.987    -1.553 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.460    -0.093    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.789     1.789    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X199Y58        FDPE                                         r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y58        FDPE (Prop_fdpe_C_Q)         0.204     1.993 f  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.397     2.390    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X198Y58        FDPE                                         f  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.279     5.446    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.713     2.733 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.351     4.084    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     4.167 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.649     5.816    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X198Y58        FDPE                                         r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.119     5.935    
                         clock uncertainty           -0.072     5.863    
    SLICE_X198Y58        FDPE (Recov_fdpe_C_PRE)     -0.270     5.593    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          5.593    
                         arrival time                          -2.390    
  -------------------------------------------------------------------
                         slack                                  3.203    

Slack (MET) :             3.203ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_3 rise@4.167ns - clk_out4_clk_wiz_0_3 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.204ns (33.939%)  route 0.397ns (66.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 5.816 - 4.167 ) 
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.434     1.434    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.987    -1.553 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.460    -0.093    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.789     1.789    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X199Y58        FDPE                                         r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y58        FDPE (Prop_fdpe_C_Q)         0.204     1.993 f  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.397     2.390    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X198Y58        FDPE                                         f  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.279     5.446    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.713     2.733 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.351     4.084    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     4.167 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.649     5.816    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X198Y58        FDPE                                         r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.119     5.935    
                         clock uncertainty           -0.072     5.863    
    SLICE_X198Y58        FDPE (Recov_fdpe_C_PRE)     -0.270     5.593    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          5.593    
                         arrival time                          -2.390    
  -------------------------------------------------------------------
                         slack                                  3.203    

Slack (MET) :             3.260ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_3 rise@4.167ns - clk_out4_clk_wiz_0_3 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.204ns (39.676%)  route 0.310ns (60.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 5.816 - 4.167 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.434     1.434    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.987    -1.553 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.460    -0.093    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.790     1.790    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X199Y57        FDPE                                         r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y57        FDPE (Prop_fdpe_C_Q)         0.204     1.994 f  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.310     2.304    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X196Y57        FDPE                                         f  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.279     5.446    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.713     2.733 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.351     4.084    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     4.167 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.649     5.816    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X196Y57        FDPE                                         r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.090     5.906    
                         clock uncertainty           -0.072     5.834    
    SLICE_X196Y57        FDPE (Recov_fdpe_C_PRE)     -0.270     5.564    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          5.564    
                         arrival time                          -2.304    
  -------------------------------------------------------------------
                         slack                                  3.260    

Slack (MET) :             3.385ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_3 rise@4.167ns - clk_out4_clk_wiz_0_3 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.204ns (49.237%)  route 0.210ns (50.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 5.816 - 4.167 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.434     1.434    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.987    -1.553 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.460    -0.093    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.790     1.790    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X201Y57        FDPE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y57        FDPE (Prop_fdpe_C_Q)         0.204     1.994 f  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.210     2.204    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X200Y58        FDPE                                         f  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.279     5.446    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.713     2.733 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.351     4.084    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     4.167 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.649     5.816    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X200Y58        FDPE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.115     5.931    
                         clock uncertainty           -0.072     5.859    
    SLICE_X200Y58        FDPE (Recov_fdpe_C_PRE)     -0.270     5.589    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          5.589    
                         arrival time                          -2.204    
  -------------------------------------------------------------------
                         slack                                  3.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_3 rise@0.000ns - clk_out4_clk_wiz_0_3 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.091ns (49.639%)  route 0.092ns (50.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.026ns
    Source Clock Delay      (SCD):    0.783ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.610     0.610    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.208    -0.598 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.572    -0.026    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         0.783     0.783    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X201Y57        FDPE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y57        FDPE (Prop_fdpe_C_Q)         0.091     0.874 f  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.092     0.966    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X200Y58        FDPE                                         f  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.820     0.820    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.484    -0.664 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.634    -0.030    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.026     1.026    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X200Y58        FDPE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.229     0.797    
    SLICE_X200Y58        FDPE (Remov_fdpe_C_PRE)     -0.090     0.707    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_3 rise@0.000ns - clk_out4_clk_wiz_0_3 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.696%)  route 0.144ns (61.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.024ns
    Source Clock Delay      (SCD):    0.782ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.610     0.610    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.208    -0.598 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.572    -0.026    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         0.782     0.782    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X199Y57        FDPE                                         r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y57        FDPE (Prop_fdpe_C_Q)         0.091     0.873 f  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.144     1.017    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X196Y57        FDPE                                         f  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.820     0.820    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.484    -0.664 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.634    -0.030    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.024     1.024    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X196Y57        FDPE                                         r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.208     0.816    
    SLICE_X196Y57        FDPE (Remov_fdpe_C_PRE)     -0.090     0.726    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_3 rise@0.000ns - clk_out4_clk_wiz_0_3 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.091ns (32.147%)  route 0.192ns (67.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.025ns
    Source Clock Delay      (SCD):    0.782ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.610     0.610    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.208    -0.598 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.572    -0.026    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         0.782     0.782    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X199Y58        FDPE                                         r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y58        FDPE (Prop_fdpe_C_Q)         0.091     0.873 f  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.192     1.065    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X198Y58        FDPE                                         f  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.820     0.820    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.484    -0.664 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.634    -0.030    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.025     1.025    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X198Y58        FDPE                                         r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.232     0.793    
    SLICE_X198Y58        FDPE (Remov_fdpe_C_PRE)     -0.090     0.703    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_3 rise@0.000ns - clk_out4_clk_wiz_0_3 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.091ns (32.147%)  route 0.192ns (67.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.025ns
    Source Clock Delay      (SCD):    0.782ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.610     0.610    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.208    -0.598 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.572    -0.026    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         0.782     0.782    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X199Y58        FDPE                                         r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y58        FDPE (Prop_fdpe_C_Q)         0.091     0.873 f  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.192     1.065    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X198Y58        FDPE                                         f  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.820     0.820    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.484    -0.664 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.634    -0.030    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.025     1.025    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X198Y58        FDPE                                         r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.232     0.793    
    SLICE_X198Y58        FDPE (Remov_fdpe_C_PRE)     -0.090     0.703    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_3 rise@0.000ns - clk_out4_clk_wiz_0_3 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.128ns (30.504%)  route 0.292ns (69.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.021ns
    Source Clock Delay      (SCD):    0.781ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.610     0.610    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.208    -0.598 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.572    -0.026    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         0.781     0.781    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X197Y57        FDRE                                         r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y57        FDRE (Prop_fdre_C_Q)         0.100     0.881 r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.100     0.981    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X197Y59        LUT2 (Prop_lut2_I1_O)        0.028     1.009 f  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.191     1.201    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X197Y62        FDPE                                         f  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.820     0.820    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.484    -0.664 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.634    -0.030    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.021     1.021    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X197Y62        FDPE                                         r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.229     0.792    
    SLICE_X197Y62        FDPE (Remov_fdpe_C_PRE)     -0.072     0.720    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_3 rise@0.000ns - clk_out4_clk_wiz_0_3 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.128ns (30.504%)  route 0.292ns (69.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.021ns
    Source Clock Delay      (SCD):    0.781ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.610     0.610    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.208    -0.598 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.572    -0.026    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         0.781     0.781    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X197Y57        FDRE                                         r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y57        FDRE (Prop_fdre_C_Q)         0.100     0.881 r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.100     0.981    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X197Y59        LUT2 (Prop_lut2_I1_O)        0.028     1.009 f  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.191     1.201    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X197Y62        FDPE                                         f  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.820     0.820    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.484    -0.664 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.634    -0.030    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.021     1.021    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X197Y62        FDPE                                         r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.229     0.792    
    SLICE_X197Y62        FDPE (Remov_fdpe_C_PRE)     -0.072     0.720    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_3 rise@0.000ns - clk_out4_clk_wiz_0_3 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.146ns (31.588%)  route 0.316ns (68.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.026ns
    Source Clock Delay      (SCD):    0.783ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.610     0.610    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.208    -0.598 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.572    -0.026    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         0.783     0.783    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X200Y58        FDPE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y58        FDPE (Prop_fdpe_C_Q)         0.118     0.901 f  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.175     1.076    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X202Y58        LUT2 (Prop_lut2_I0_O)        0.028     1.104 f  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.141     1.245    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X201Y58        FDPE                                         f  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.820     0.820    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.484    -0.664 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.634    -0.030    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.026     1.026    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X201Y58        FDPE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.232     0.794    
    SLICE_X201Y58        FDPE (Remov_fdpe_C_PRE)     -0.072     0.722    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_3 rise@0.000ns - clk_out4_clk_wiz_0_3 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.146ns (31.588%)  route 0.316ns (68.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.026ns
    Source Clock Delay      (SCD):    0.783ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.610     0.610    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.208    -0.598 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.572    -0.026    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         0.783     0.783    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X200Y58        FDPE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y58        FDPE (Prop_fdpe_C_Q)         0.118     0.901 f  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.175     1.076    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X202Y58        LUT2 (Prop_lut2_I0_O)        0.028     1.104 f  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.141     1.245    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X201Y58        FDPE                                         f  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.820     0.820    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.484    -0.664 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.634    -0.030    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.026     1.026    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X201Y58        FDPE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.232     0.794    
    SLICE_X201Y58        FDPE (Remov_fdpe_C_PRE)     -0.072     0.722    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_3  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_3 rise@0.000ns - clk_out4_clk_wiz_0_3 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.146ns (31.588%)  route 0.316ns (68.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.026ns
    Source Clock Delay      (SCD):    0.783ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.610     0.610    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.208    -0.598 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.572    -0.026    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         0.783     0.783    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X200Y58        FDPE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y58        FDPE (Prop_fdpe_C_Q)         0.118     0.901 f  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.175     1.076    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X202Y58        LUT2 (Prop_lut2_I0_O)        0.028     1.104 f  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.141     1.245    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X201Y58        FDPE                                         f  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.820     0.820    clk_wiz_4/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.484    -0.664 r  clk_wiz_4/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.634    -0.030    clk_wiz_4/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_4/inst/clkout4_buf/O
                         net (fo=161, routed)         1.026     1.026    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X201Y58        FDPE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.232     0.794    
    SLICE_X201Y58        FDPE (Remov_fdpe_C_PRE)     -0.072     0.722    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.523    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        1.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.572ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.275ns (15.275%)  route 1.525ns (84.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.831ns = ( 10.831 - 4.000 ) 
    Source Clock Delay      (SCD):    7.575ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.599     3.710    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.787 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.797     5.584    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.677 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.898     7.575    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X177Y49        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y49        FDPE (Prop_fdpe_C_Q)         0.223     7.798 f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.174     8.972    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X177Y59        LUT2 (Prop_lut2_I0_O)        0.052     9.024 f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.351     9.375    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X177Y59        FDPE                                         f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.442     7.410    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.483 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.680     9.163    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.246 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.585    10.831    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X177Y59        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.448    11.279    
                         clock uncertainty           -0.065    11.214    
    SLICE_X177Y59        FDPE (Recov_fdpe_C_PRE)     -0.267    10.947    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.947    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                  1.572    

Slack (MET) :             1.572ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.275ns (15.275%)  route 1.525ns (84.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.831ns = ( 10.831 - 4.000 ) 
    Source Clock Delay      (SCD):    7.575ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.599     3.710    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.787 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.797     5.584    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.677 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.898     7.575    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X177Y49        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y49        FDPE (Prop_fdpe_C_Q)         0.223     7.798 f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.174     8.972    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X177Y59        LUT2 (Prop_lut2_I0_O)        0.052     9.024 f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.351     9.375    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X177Y59        FDPE                                         f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.442     7.410    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.483 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.680     9.163    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.246 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.585    10.831    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X177Y59        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.448    11.279    
                         clock uncertainty           -0.065    11.214    
    SLICE_X177Y59        FDPE (Recov_fdpe_C_PRE)     -0.267    10.947    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.947    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                  1.572    

Slack (MET) :             1.572ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.275ns (15.275%)  route 1.525ns (84.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.831ns = ( 10.831 - 4.000 ) 
    Source Clock Delay      (SCD):    7.575ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.599     3.710    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.787 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.797     5.584    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.677 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.898     7.575    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X177Y49        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y49        FDPE (Prop_fdpe_C_Q)         0.223     7.798 f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.174     8.972    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X177Y59        LUT2 (Prop_lut2_I0_O)        0.052     9.024 f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.351     9.375    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X177Y59        FDPE                                         f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.442     7.410    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.483 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.680     9.163    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.246 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.585    10.831    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X177Y59        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.448    11.279    
                         clock uncertainty           -0.065    11.214    
    SLICE_X177Y59        FDPE (Recov_fdpe_C_PRE)     -0.267    10.947    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.947    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                  1.572    

Slack (MET) :             2.317ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.266ns (19.035%)  route 1.131ns (80.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.891ns = ( 10.891 - 4.000 ) 
    Source Clock Delay      (SCD):    7.455ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.599     3.710    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.787 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.797     5.584    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.677 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.778     7.455    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X183Y63        FDPE                                         r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y63        FDPE (Prop_fdpe_C_Q)         0.223     7.678 f  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.393     8.071    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X182Y63        LUT2 (Prop_lut2_I0_O)        0.043     8.114 f  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.738     8.852    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X195Y64        FDPE                                         f  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.442     7.410    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.483 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.680     9.163    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.246 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.645    10.891    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X195Y64        FDPE                                         r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.521    11.412    
                         clock uncertainty           -0.065    11.347    
    SLICE_X195Y64        FDPE (Recov_fdpe_C_PRE)     -0.178    11.169    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.169    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                  2.317    

Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.266ns (20.274%)  route 1.046ns (79.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.892ns = ( 10.892 - 4.000 ) 
    Source Clock Delay      (SCD):    7.455ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.599     3.710    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.787 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.797     5.584    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.677 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.778     7.455    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X183Y63        FDPE                                         r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y63        FDPE (Prop_fdpe_C_Q)         0.223     7.678 f  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.393     8.071    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X182Y63        LUT2 (Prop_lut2_I0_O)        0.043     8.114 f  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.653     8.767    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X195Y63        FDPE                                         f  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.442     7.410    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.483 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.680     9.163    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.246 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.646    10.892    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X195Y63        FDPE                                         r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.521    11.413    
                         clock uncertainty           -0.065    11.348    
    SLICE_X195Y63        FDPE (Recov_fdpe_C_PRE)     -0.178    11.170    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.170    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.266ns (20.274%)  route 1.046ns (79.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.892ns = ( 10.892 - 4.000 ) 
    Source Clock Delay      (SCD):    7.455ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.599     3.710    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.787 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.797     5.584    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.677 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.778     7.455    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X183Y63        FDPE                                         r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y63        FDPE (Prop_fdpe_C_Q)         0.223     7.678 f  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.393     8.071    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X182Y63        LUT2 (Prop_lut2_I0_O)        0.043     8.114 f  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.653     8.767    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X195Y63        FDPE                                         f  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.442     7.410    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.483 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.680     9.163    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.246 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.646    10.892    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X195Y63        FDPE                                         r  xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.521    11.413    
                         clock uncertainty           -0.065    11.348    
    SLICE_X195Y63        FDPE (Recov_fdpe_C_PRE)     -0.178    11.170    xillybus_interface_0/fifo_from_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.170    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.560ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_int_reg/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.330ns (28.313%)  route 0.836ns (71.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.761ns = ( 10.761 - 4.000 ) 
    Source Clock Delay      (SCD):    7.338ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.599     3.710    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.787 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.797     5.584    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.677 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.661     7.338    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_userclk2_in
    SLICE_X207Y106       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y106       FDRE (Prop_fdre_C_Q)         0.204     7.542 f  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.100     7.642    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst
    SLICE_X207Y106       LUT2 (Prop_lut2_I0_O)        0.126     7.768 f  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.736     8.504    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_i_1_n_0
    SLICE_X207Y117       FDPE                                         f  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.442     7.410    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.483 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.680     9.163    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.246 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.515    10.761    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_userclk2_in
    SLICE_X207Y117       FDPE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_int_reg/C
                         clock pessimism              0.545    11.306    
                         clock uncertainty           -0.065    11.241    
    SLICE_X207Y117       FDPE (Recov_fdpe_C_PRE)     -0.178    11.063    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         11.063    
                         arrival time                          -8.504    
  -------------------------------------------------------------------
                         slack                                  2.560    

Slack (MET) :             2.560ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.330ns (28.313%)  route 0.836ns (71.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.761ns = ( 10.761 - 4.000 ) 
    Source Clock Delay      (SCD):    7.338ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.599     3.710    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.787 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.797     5.584    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.677 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.661     7.338    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_userclk2_in
    SLICE_X207Y106       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y106       FDRE (Prop_fdre_C_Q)         0.204     7.542 f  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.100     7.642    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst
    SLICE_X207Y106       LUT2 (Prop_lut2_I0_O)        0.126     7.768 f  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.736     8.504    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_i_1_n_0
    SLICE_X207Y117       FDPE                                         f  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.442     7.410    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.483 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.680     9.163    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.246 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.515    10.761    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_userclk2_in
    SLICE_X207Y117       FDPE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/C
                         clock pessimism              0.545    11.306    
                         clock uncertainty           -0.065    11.241    
    SLICE_X207Y117       FDPE (Recov_fdpe_C_PRE)     -0.178    11.063    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg
  -------------------------------------------------------------------
                         required time                         11.063    
                         arrival time                          -8.504    
  -------------------------------------------------------------------
                         slack                                  2.560    

Slack (MET) :             2.579ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.362ns (32.033%)  route 0.768ns (67.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.935ns = ( 10.935 - 4.000 ) 
    Source Clock Delay      (SCD):    7.504ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.599     3.710    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.787 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.797     5.584    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.677 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.827     7.504    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X204Y64        FDRE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y64        FDRE (Prop_fdre_C_Q)         0.236     7.740 r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.453     8.193    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X207Y63        LUT2 (Prop_lut2_I1_O)        0.126     8.319 f  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.316     8.634    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X207Y62        FDPE                                         f  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.442     7.410    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.483 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.680     9.163    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.246 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.689    10.935    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X207Y62        FDPE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.521    11.456    
                         clock uncertainty           -0.065    11.391    
    SLICE_X207Y62        FDPE (Recov_fdpe_C_PRE)     -0.178    11.213    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.213    
                         arrival time                          -8.634    
  -------------------------------------------------------------------
                         slack                                  2.579    

Slack (MET) :             2.579ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.362ns (32.033%)  route 0.768ns (67.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.935ns = ( 10.935 - 4.000 ) 
    Source Clock Delay      (SCD):    7.504ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.599     3.710    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.787 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.797     5.584    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.677 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.827     7.504    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X204Y64        FDRE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y64        FDRE (Prop_fdre_C_Q)         0.236     7.740 r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.453     8.193    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X207Y63        LUT2 (Prop_lut2_I1_O)        0.126     8.319 f  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.316     8.634    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X207Y62        FDPE                                         f  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.442     7.410    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.483 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.680     9.163    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.246 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.689    10.935    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X207Y62        FDPE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.521    11.456    
                         clock uncertainty           -0.065    11.391    
    SLICE_X207Y62        FDPE (Recov_fdpe_C_PRE)     -0.178    11.213    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.213    
                         arrival time                          -8.634    
  -------------------------------------------------------------------
                         slack                                  2.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.107ns (53.872%)  route 0.092ns (46.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.825ns
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.659     1.587    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.637 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.757     2.394    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.420 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.773     3.193    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X178Y50        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y50        FDPE (Prop_fdpe_C_Q)         0.107     3.300 f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.092     3.392    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X178Y51        FDPE                                         f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.889     1.905    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.958 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.821     2.779    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.809 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.016     3.825    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X178Y51        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.618     3.207    
    SLICE_X178Y51        FDPE (Remov_fdpe_C_PRE)     -0.088     3.119    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.119    
                         arrival time                           3.392    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.091ns (39.027%)  route 0.142ns (60.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.868ns
    Source Clock Delay      (SCD):    3.217ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.659     1.587    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.637 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.757     2.394    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.420 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.797     3.217    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X177Y48        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y48        FDPE (Prop_fdpe_C_Q)         0.091     3.308 f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.142     3.450    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X177Y49        FDPE                                         f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.889     1.905    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.958 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.821     2.779    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.809 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.059     3.868    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X177Y49        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.637     3.231    
    SLICE_X177Y49        FDPE (Remov_fdpe_C_PRE)     -0.110     3.121    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.121    
                         arrival time                           3.450    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.107ns (41.860%)  route 0.149ns (58.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.732ns
    Source Clock Delay      (SCD):    3.104ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.659     1.587    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.637 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.757     2.394    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.420 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.684     3.104    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X152Y73        FDPE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y73        FDPE (Prop_fdpe_C_Q)         0.107     3.211 f  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.149     3.360    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X155Y73        FDPE                                         f  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.889     1.905    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.958 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.821     2.779    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.809 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.923     3.732    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X155Y73        FDPE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.597     3.135    
    SLICE_X155Y73        FDPE (Remov_fdpe_C_PRE)     -0.108     3.027    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.027    
                         arrival time                           3.360    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.107ns (41.860%)  route 0.149ns (58.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.732ns
    Source Clock Delay      (SCD):    3.104ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.659     1.587    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.637 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.757     2.394    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.420 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.684     3.104    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X152Y73        FDPE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y73        FDPE (Prop_fdpe_C_Q)         0.107     3.211 f  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.149     3.360    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X155Y73        FDPE                                         f  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.889     1.905    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.958 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.821     2.779    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.809 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.923     3.732    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X155Y73        FDPE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.597     3.135    
    SLICE_X155Y73        FDPE (Remov_fdpe_C_PRE)     -0.108     3.027    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -3.027    
                         arrival time                           3.360    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.091ns (37.734%)  route 0.150ns (62.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.828ns
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.659     1.587    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.637 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.757     2.394    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.420 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.776     3.196    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X183Y55        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y55        FDPE (Prop_fdpe_C_Q)         0.091     3.287 f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.150     3.437    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X185Y55        FDPE                                         f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.889     1.905    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.958 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.821     2.779    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.809 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.019     3.828    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X185Y55        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.618     3.210    
    SLICE_X185Y55        FDPE (Remov_fdpe_C_PRE)     -0.110     3.100    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.100    
                         arrival time                           3.437    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.091ns (37.734%)  route 0.150ns (62.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.828ns
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.659     1.587    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.637 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.757     2.394    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.420 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.776     3.196    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X183Y55        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y55        FDPE (Prop_fdpe_C_Q)         0.091     3.287 f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.150     3.437    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X185Y55        FDPE                                         f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.889     1.905    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.958 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.821     2.779    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.809 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.019     3.828    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X185Y55        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.618     3.210    
    SLICE_X185Y55        FDPE (Remov_fdpe_C_PRE)     -0.110     3.100    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -3.100    
                         arrival time                           3.437    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.091ns (31.994%)  route 0.193ns (68.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    3.109ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.659     1.587    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.637 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.757     2.394    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.420 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.689     3.109    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X153Y68        FDPE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y68        FDPE (Prop_fdpe_C_Q)         0.091     3.200 f  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.193     3.393    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X156Y67        FDPE                                         f  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.889     1.905    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.958 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.821     2.779    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.809 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.931     3.740    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X156Y67        FDPE                                         r  xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.597     3.143    
    SLICE_X156Y67        FDPE (Remov_fdpe_C_PRE)     -0.090     3.053    xillybus_interface_0/fifo_to_function_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.053    
                         arrival time                           3.393    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.107ns (43.236%)  route 0.140ns (56.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.856ns
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.659     1.587    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.637 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.757     2.394    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.420 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.804     3.224    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X208Y63        FDPE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y63        FDPE (Prop_fdpe_C_Q)         0.107     3.331 f  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.140     3.471    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X207Y63        FDPE                                         f  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.889     1.905    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.958 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.821     2.779    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.809 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       1.047     3.856    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X207Y63        FDPE                                         r  xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.619     3.237    
    SLICE_X207Y63        FDPE (Remov_fdpe_C_PRE)     -0.108     3.129    xillybus_interface_0/fifo_to_function_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.129    
                         arrival time                           3.471    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.088%)  route 0.153ns (58.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.749ns
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.659     1.587    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.637 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.757     2.394    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.420 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.699     3.119    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X162Y56        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y56        FDPE (Prop_fdpe_C_Q)         0.107     3.226 f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.153     3.379    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X163Y56        FDPE                                         f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.889     1.905    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.958 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.821     2.779    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.809 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.940     3.749    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X163Y56        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.619     3.130    
    SLICE_X163Y56        FDPE (Remov_fdpe_C_PRE)     -0.108     3.022    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.022    
                         arrival time                           3.379    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.088%)  route 0.153ns (58.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.749ns
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.659     1.587    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.637 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.757     2.394    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.420 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.699     3.119    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X162Y56        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y56        FDPE (Prop_fdpe_C_Q)         0.107     3.226 f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.153     3.379    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X163Y56        FDPE                                         f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.889     1.905    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.958 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.821     2.779    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.809 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=10152, routed)       0.940     3.749    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X163Y56        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.619     3.130    
    SLICE_X163Y56        FDPE (Remov_fdpe_C_PRE)     -0.108     3.022    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -3.022    
                         arrival time                           3.379    
  -------------------------------------------------------------------
                         slack                                  0.357    





