
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_ss_125C_4v50 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004130    0.204247    0.066485    4.066485 ^ ena (in)
                                                         ena (net)
                      0.204247    0.000000    4.066485 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017352    0.557086    0.575508    4.641993 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.557086    0.000323    4.642316 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035472    0.572766    0.462422    5.104738 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.572766    0.000504    5.105242 v _136_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004062    0.741647    0.524246    5.629488 ^ _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.741647    0.000077    5.629565 ^ _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.629565   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000357   20.562517 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922   20.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000712   20.985151 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.885153   clock uncertainty
                                  0.000000   20.885153   clock reconvergence pessimism
                                 -0.696766   20.188387   library setup time
                                             20.188387   data required time
---------------------------------------------------------------------------------------------
                                             20.188387   data required time
                                             -5.629565   data arrival time
---------------------------------------------------------------------------------------------
                                             14.558822   slack (MET)


Startpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000633    0.562793 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425387    0.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000692    0.988873 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.026872    0.870223    2.059300    3.048173 ^ _169_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.870223    0.000412    3.048585 ^ _131_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.015299    0.610961    1.006131    4.054716 ^ _131_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _066_ (net)
                      0.610961    0.000099    4.054815 ^ _134_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     3    0.020203    0.686717    0.825669    4.880484 ^ _134_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _068_ (net)
                      0.686717    0.000227    4.880711 ^ _137_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005168    0.425743    0.332368    5.213078 v _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _070_ (net)
                      0.425743    0.000100    5.213179 v _138_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005675    0.547876    0.428109    5.641288 ^ _138_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.547876    0.000075    5.641362 ^ _173_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.641362   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000632   20.562794 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425388   20.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000682   20.988863 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888863   clock uncertainty
                                  0.000000   20.888863   clock reconvergence pessimism
                                 -0.667797   20.221066   library setup time
                                             20.221066   data required time
---------------------------------------------------------------------------------------------
                                             20.221066   data required time
                                             -5.641362   data arrival time
---------------------------------------------------------------------------------------------
                                             14.579704   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004130    0.204247    0.066485    4.066485 ^ ena (in)
                                                         ena (net)
                      0.204247    0.000000    4.066485 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017352    0.557086    0.575508    4.641993 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.557086    0.000323    4.642316 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035472    0.572766    0.462422    5.104738 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.572766    0.000552    5.105290 v _133_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003439    0.692127    0.497442    5.602733 ^ _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.692127    0.000033    5.602766 ^ _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.602766   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000357   20.562517 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922   20.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000730   20.985170 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.885170   clock uncertainty
                                  0.000000   20.885170   clock reconvergence pessimism
                                 -0.689864   20.195305   library setup time
                                             20.195305   data required time
---------------------------------------------------------------------------------------------
                                             20.195305   data required time
                                             -5.602766   data arrival time
---------------------------------------------------------------------------------------------
                                             14.592540   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004130    0.204247    0.066485    4.066485 ^ ena (in)
                                                         ena (net)
                      0.204247    0.000000    4.066485 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017352    0.557086    0.575508    4.641993 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.557086    0.000323    4.642316 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035472    0.572766    0.462422    5.104738 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.572767    0.000623    5.105361 v _128_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006468    0.582322    0.478010    5.583371 ^ _128_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.582322    0.000145    5.583516 ^ _169_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.583516   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000632   20.562794 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425388   20.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000693   20.988873 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888874   clock uncertainty
                                  0.000000   20.888874   clock reconvergence pessimism
                                 -0.673421   20.215452   library setup time
                                             20.215452   data required time
---------------------------------------------------------------------------------------------
                                             20.215452   data required time
                                             -5.583516   data arrival time
---------------------------------------------------------------------------------------------
                                             14.631937   slack (MET)


Startpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000633    0.562793 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425387    0.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000692    0.988873 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.026872    0.870223    2.059300    3.048173 ^ _169_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.870223    0.000412    3.048585 ^ _131_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.015299    0.610961    1.006131    4.054716 ^ _131_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _066_ (net)
                      0.610961    0.000099    4.054815 ^ _134_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     3    0.020203    0.686717    0.825669    4.880484 ^ _134_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _068_ (net)
                      0.686717    0.000207    4.880691 ^ _139_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.006812    0.467095    0.271990    5.152681 v _139_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _071_ (net)
                      0.467095    0.000147    5.152829 v _140_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003658    0.451648    0.372914    5.525743 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.451648    0.000036    5.525779 ^ _174_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.525779   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000632   20.562794 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425388   20.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000700   20.988880 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888880   clock uncertainty
                                  0.000000   20.888880   clock reconvergence pessimism
                                 -0.647929   20.240952   library setup time
                                             20.240952   data required time
---------------------------------------------------------------------------------------------
                                             20.240952   data required time
                                             -5.525779   data arrival time
---------------------------------------------------------------------------------------------
                                             14.715172   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004130    0.204247    0.066485    4.066485 ^ ena (in)
                                                         ena (net)
                      0.204247    0.000000    4.066485 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017352    0.557086    0.575508    4.641993 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.557086    0.000323    4.642316 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035472    0.572766    0.462422    5.104738 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.572766    0.000561    5.105299 v _130_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003810    0.458613    0.401026    5.506325 ^ _130_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.458613    0.000071    5.506396 ^ _170_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.506396   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000632   20.562794 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425388   20.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180894    0.000307   20.988487 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888489   clock uncertainty
                                  0.000000   20.888489   clock reconvergence pessimism
                                 -0.649368   20.239120   library setup time
                                             20.239120   data required time
---------------------------------------------------------------------------------------------
                                             20.239120   data required time
                                             -5.506396   data arrival time
---------------------------------------------------------------------------------------------
                                             14.732726   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004130    0.204247    0.066485    4.066485 ^ ena (in)
                                                         ena (net)
                      0.204247    0.000000    4.066485 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017352    0.557086    0.575508    4.641993 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.557086    0.000307    4.642301 ^ _154_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004719    0.446055    0.336286    4.978587 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _077_ (net)
                      0.446055    0.000048    4.978634 v _155_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003611    0.580768    0.495207    5.473841 ^ _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _043_ (net)
                      0.580768    0.000035    5.473876 ^ _198_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.473876   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000357   20.562517 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922   20.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000693   20.985132 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.885132   clock uncertainty
                                  0.000000   20.885132   clock reconvergence pessimism
                                 -0.674343   20.210791   library setup time
                                             20.210791   data required time
---------------------------------------------------------------------------------------------
                                             20.210791   data required time
                                             -5.473876   data arrival time
---------------------------------------------------------------------------------------------
                                             14.736915   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695201    0.002383    6.056369 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.056369   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000357   20.562517 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922   20.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000542   20.984982 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.884981   clock uncertainty
                                  0.000000   20.884981   clock reconvergence pessimism
                                  0.394951   21.279934   library recovery time
                                             21.279934   data required time
---------------------------------------------------------------------------------------------
                                             21.279934   data required time
                                             -6.056369   data arrival time
---------------------------------------------------------------------------------------------
                                             15.223563   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _172_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695196    0.001673    6.055658 ^ _172_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.055658   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000357   20.562517 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922   20.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000712   20.985151 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.885153   clock uncertainty
                                  0.000000   20.885153   clock reconvergence pessimism
                                  0.394951   21.280104   library recovery time
                                             21.280104   data required time
---------------------------------------------------------------------------------------------
                                             21.280104   data required time
                                             -6.055658   data arrival time
---------------------------------------------------------------------------------------------
                                             15.224444   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _198_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695196    0.001240    6.055225 ^ _198_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.055225   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000357   20.562517 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922   20.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000693   20.985132 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.885132   clock uncertainty
                                  0.000000   20.885132   clock reconvergence pessimism
                                  0.394951   21.280085   library recovery time
                                             21.280085   data required time
---------------------------------------------------------------------------------------------
                                             21.280085   data required time
                                             -6.055225   data arrival time
---------------------------------------------------------------------------------------------
                                             15.224858   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _169_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695206    0.002844    6.056830 ^ _169_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.056830   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000632   20.562794 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425388   20.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000693   20.988873 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888874   clock uncertainty
                                  0.000000   20.888874   clock reconvergence pessimism
                                  0.395763   21.284637   library recovery time
                                             21.284637   data required time
---------------------------------------------------------------------------------------------
                                             21.284637   data required time
                                             -6.056830   data arrival time
---------------------------------------------------------------------------------------------
                                             15.227807   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _173_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695205    0.002824    6.056809 ^ _173_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.056809   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000632   20.562794 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425388   20.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000682   20.988863 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888863   clock uncertainty
                                  0.000000   20.888863   clock reconvergence pessimism
                                  0.395763   21.284626   library recovery time
                                             21.284626   data required time
---------------------------------------------------------------------------------------------
                                             21.284626   data required time
                                             -6.056809   data arrival time
---------------------------------------------------------------------------------------------
                                             15.227818   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _170_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695201    0.002404    6.056390 ^ _170_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.056390   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000632   20.562794 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425388   20.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180894    0.000307   20.988487 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888489   clock uncertainty
                                  0.000000   20.888489   clock reconvergence pessimism
                                  0.395764   21.284252   library recovery time
                                             21.284252   data required time
---------------------------------------------------------------------------------------------
                                             21.284252   data required time
                                             -6.056390   data arrival time
---------------------------------------------------------------------------------------------
                                             15.227862   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _180_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695206    0.002850    6.056835 ^ _180_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.056835   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000632   20.562794 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425388   20.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000762   20.988943 ^ _180_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888943   clock uncertainty
                                  0.000000   20.888943   clock reconvergence pessimism
                                  0.395763   21.284706   library recovery time
                                             21.284706   data required time
---------------------------------------------------------------------------------------------
                                             21.284706   data required time
                                             -6.056835   data arrival time
---------------------------------------------------------------------------------------------
                                             15.227871   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _174_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695205    0.002750    6.056736 ^ _174_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.056736   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000632   20.562794 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425388   20.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000700   20.988880 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888880   clock uncertainty
                                  0.000000   20.888880   clock reconvergence pessimism
                                  0.395763   21.284643   library recovery time
                                             21.284643   data required time
---------------------------------------------------------------------------------------------
                                             21.284643   data required time
                                             -6.056736   data arrival time
---------------------------------------------------------------------------------------------
                                             15.227908   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _178_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695206    0.002903    6.056888 ^ _178_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.056888   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000632   20.562794 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425388   20.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000865   20.989046 ^ _178_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.889046   clock uncertainty
                                  0.000000   20.889046   clock reconvergence pessimism
                                  0.395763   21.284809   library recovery time
                                             21.284809   data required time
---------------------------------------------------------------------------------------------
                                             21.284809   data required time
                                             -6.056888   data arrival time
---------------------------------------------------------------------------------------------
                                             15.227921   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _179_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695207    0.002927    6.056912 ^ _179_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.056912   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000632   20.562794 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425388   20.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000878   20.989058 ^ _179_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.889059   clock uncertainty
                                  0.000000   20.889059   clock reconvergence pessimism
                                  0.395763   21.284822   library recovery time
                                             21.284822   data required time
---------------------------------------------------------------------------------------------
                                             21.284822   data required time
                                             -6.056912   data arrival time
---------------------------------------------------------------------------------------------
                                             15.227908   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _175_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805149    0.001124    5.156051 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053795    0.796555    0.770977    5.927028 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.796561    0.001203    5.928231 ^ _175_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.928231   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000357   20.562517 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922   20.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000547   20.984987 ^ _175_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.884987   clock uncertainty
                                  0.000000   20.884987   clock reconvergence pessimism
                                  0.384250   21.269238   library recovery time
                                             21.269238   data required time
---------------------------------------------------------------------------------------------
                                             21.269238   data required time
                                             -5.928231   data arrival time
---------------------------------------------------------------------------------------------
                                             15.341007   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _176_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805149    0.001124    5.156051 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053795    0.796555    0.770977    5.927028 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.796560    0.001180    5.928208 ^ _176_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.928208   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000357   20.562517 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922   20.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000531   20.984970 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.884972   clock uncertainty
                                  0.000000   20.884972   clock reconvergence pessimism
                                  0.384250   21.269222   library recovery time
                                             21.269222   data required time
---------------------------------------------------------------------------------------------
                                             21.269222   data required time
                                             -5.928208   data arrival time
---------------------------------------------------------------------------------------------
                                             15.341014   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _171_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805149    0.001124    5.156051 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053795    0.796555    0.770977    5.927028 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.796555    0.000445    5.927473 ^ _171_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.927473   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000357   20.562517 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922   20.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000730   20.985170 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.885170   clock uncertainty
                                  0.000000   20.885170   clock reconvergence pessimism
                                  0.384251   21.269421   library recovery time
                                             21.269421   data required time
---------------------------------------------------------------------------------------------
                                             21.269421   data required time
                                             -5.927473   data arrival time
---------------------------------------------------------------------------------------------
                                             15.341949   slack (MET)



